Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  9 00:38:02 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.577        0.000                      0                  181        0.104        0.000                      0                  181        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.577        0.000                      0                  181        0.104        0.000                      0                  181        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 cnt/M_ctr_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans/FSM_sequential_M_state_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 1.306ns (22.688%)  route 4.450ns (77.312%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.974     3.491    btn_cnd/clk_IBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     3.615 r  btn_cnd/M_cnt_clk_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.302     3.917    btn_cnd/M_cnt_clk_BUFG_inst_i_4_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.041 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.621    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.717 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.627     6.345    cnt/CLK
    SLICE_X3Y18          FDRE                                         r  cnt/M_ctr_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  cnt/M_ctr_q_reg[27]/Q
                         net (fo=209, routed)         1.688     8.488    cnt/Q[1]
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.150     8.638 f  cnt/p0_i_152/O
                         net (fo=5, routed)           0.639     9.277    cnt/p0_i_152_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.328     9.605 f  cnt/p0_i_67/O
                         net (fo=2, routed)           0.462    10.067    ans/FSM_sequential_M_state_q[3]_i_6
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.191 r  ans/FSM_sequential_M_state_q[3]_i_13/O
                         net (fo=1, routed)           0.503    10.694    cnt/FSM_sequential_M_state_q_reg[3]_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.818 r  cnt/FSM_sequential_M_state_q[3]_i_6/O
                         net (fo=1, routed)           0.670    11.488    cnt/FSM_sequential_M_state_q[3]_i_6_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.612 r  cnt/FSM_sequential_M_state_q[3]_i_1/O
                         net (fo=4, routed)           0.489    12.101    ans/E[0]
    SLICE_X9Y17          FDRE                                         r  ans/FSM_sequential_M_state_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.442    14.847    ans/CLK
    SLICE_X9Y17          FDRE                                         r  ans/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism              0.071    14.918    
                         clock uncertainty           -0.035    14.883    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.678    ans/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 cnt/M_ctr_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans/FSM_sequential_M_state_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 1.306ns (22.688%)  route 4.450ns (77.312%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.974     3.491    btn_cnd/clk_IBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     3.615 r  btn_cnd/M_cnt_clk_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.302     3.917    btn_cnd/M_cnt_clk_BUFG_inst_i_4_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.041 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.621    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.717 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.627     6.345    cnt/CLK
    SLICE_X3Y18          FDRE                                         r  cnt/M_ctr_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  cnt/M_ctr_q_reg[27]/Q
                         net (fo=209, routed)         1.688     8.488    cnt/Q[1]
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.150     8.638 f  cnt/p0_i_152/O
                         net (fo=5, routed)           0.639     9.277    cnt/p0_i_152_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.328     9.605 f  cnt/p0_i_67/O
                         net (fo=2, routed)           0.462    10.067    ans/FSM_sequential_M_state_q[3]_i_6
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.191 r  ans/FSM_sequential_M_state_q[3]_i_13/O
                         net (fo=1, routed)           0.503    10.694    cnt/FSM_sequential_M_state_q_reg[3]_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.818 r  cnt/FSM_sequential_M_state_q[3]_i_6/O
                         net (fo=1, routed)           0.670    11.488    cnt/FSM_sequential_M_state_q[3]_i_6_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.612 r  cnt/FSM_sequential_M_state_q[3]_i_1/O
                         net (fo=4, routed)           0.489    12.101    ans/E[0]
    SLICE_X9Y17          FDRE                                         r  ans/FSM_sequential_M_state_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.442    14.847    ans/CLK
    SLICE_X9Y17          FDRE                                         r  ans/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism              0.071    14.918    
                         clock uncertainty           -0.035    14.883    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.678    ans/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 cnt/M_ctr_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans/FSM_sequential_M_state_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 1.306ns (22.688%)  route 4.450ns (77.312%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.974     3.491    btn_cnd/clk_IBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     3.615 r  btn_cnd/M_cnt_clk_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.302     3.917    btn_cnd/M_cnt_clk_BUFG_inst_i_4_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.041 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.621    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.717 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.627     6.345    cnt/CLK
    SLICE_X3Y18          FDRE                                         r  cnt/M_ctr_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  cnt/M_ctr_q_reg[27]/Q
                         net (fo=209, routed)         1.688     8.488    cnt/Q[1]
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.150     8.638 f  cnt/p0_i_152/O
                         net (fo=5, routed)           0.639     9.277    cnt/p0_i_152_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.328     9.605 f  cnt/p0_i_67/O
                         net (fo=2, routed)           0.462    10.067    ans/FSM_sequential_M_state_q[3]_i_6
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.191 r  ans/FSM_sequential_M_state_q[3]_i_13/O
                         net (fo=1, routed)           0.503    10.694    cnt/FSM_sequential_M_state_q_reg[3]_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.818 r  cnt/FSM_sequential_M_state_q[3]_i_6/O
                         net (fo=1, routed)           0.670    11.488    cnt/FSM_sequential_M_state_q[3]_i_6_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.612 r  cnt/FSM_sequential_M_state_q[3]_i_1/O
                         net (fo=4, routed)           0.489    12.101    ans/E[0]
    SLICE_X9Y17          FDRE                                         r  ans/FSM_sequential_M_state_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.442    14.847    ans/CLK
    SLICE_X9Y17          FDRE                                         r  ans/FSM_sequential_M_state_q_reg[2]/C
                         clock pessimism              0.071    14.918    
                         clock uncertainty           -0.035    14.883    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.678    ans/FSM_sequential_M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 cnt/M_ctr_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans/FSM_sequential_M_state_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 1.306ns (22.688%)  route 4.450ns (77.312%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.974     3.491    btn_cnd/clk_IBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     3.615 r  btn_cnd/M_cnt_clk_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.302     3.917    btn_cnd/M_cnt_clk_BUFG_inst_i_4_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.041 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.621    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.717 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.627     6.345    cnt/CLK
    SLICE_X3Y18          FDRE                                         r  cnt/M_ctr_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     6.801 r  cnt/M_ctr_q_reg[27]/Q
                         net (fo=209, routed)         1.688     8.488    cnt/Q[1]
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.150     8.638 f  cnt/p0_i_152/O
                         net (fo=5, routed)           0.639     9.277    cnt/p0_i_152_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.328     9.605 f  cnt/p0_i_67/O
                         net (fo=2, routed)           0.462    10.067    ans/FSM_sequential_M_state_q[3]_i_6
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.191 r  ans/FSM_sequential_M_state_q[3]_i_13/O
                         net (fo=1, routed)           0.503    10.694    cnt/FSM_sequential_M_state_q_reg[3]_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.818 r  cnt/FSM_sequential_M_state_q[3]_i_6/O
                         net (fo=1, routed)           0.670    11.488    cnt/FSM_sequential_M_state_q[3]_i_6_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.612 r  cnt/FSM_sequential_M_state_q[3]_i_1/O
                         net (fo=4, routed)           0.489    12.101    ans/E[0]
    SLICE_X9Y17          FDRE                                         r  ans/FSM_sequential_M_state_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.442    14.847    ans/CLK
    SLICE_X9Y17          FDRE                                         r  ans/FSM_sequential_M_state_q_reg[3]/C
                         clock pessimism              0.071    14.918    
                         clock uncertainty           -0.035    14.883    
    SLICE_X9Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.678    ans/FSM_sequential_M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 cnt/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 1.286ns (24.225%)  route 4.023ns (75.775%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 15.464 - 10.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.859ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.974     3.491    btn_cnd/clk_IBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     3.615 r  btn_cnd/M_cnt_clk_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.302     3.917    btn_cnd/M_cnt_clk_BUFG_inst_i_4_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.041 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.621    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.717 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.630     6.348    cnt/CLK
    SLICE_X2Y16          FDRE                                         r  cnt/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.866 f  cnt/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.992     7.857    cnt/M_ctr_q[9]
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.124     7.981 r  cnt/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.304     8.285    cnt/M_ctr_q[32]_i_10_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.409 r  cnt/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.432     8.841    cnt/M_ctr_q[32]_i_9_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  cnt/M_ctr_q[32]_i_7/O
                         net (fo=1, routed)           0.464     9.430    cnt/M_ctr_q[32]_i_7_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     9.554 r  cnt/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.300     9.853    cnt/M_ctr_q[32]_i_5_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.977 f  cnt/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          0.846    10.823    cnt/M_ctr_q[32]_i_2_n_0
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.148    10.971 r  cnt/M_ctr_q[30]_i_1/O
                         net (fo=1, routed)           0.685    11.656    cnt/M_ctr_d[30]
    SLICE_X3Y17          FDRE                                         r  cnt/M_ctr_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.795    13.240    btn_cnd/clk_IBUF
    SLICE_X36Y47         LUT6 (Prop_lut6_I1_O)        0.100    13.340 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521    13.861    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.952 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.511    15.464    cnt/CLK
    SLICE_X3Y17          FDRE                                         r  cnt/M_ctr_q_reg[30]/C
                         clock pessimism              0.859    16.323    
                         clock uncertainty           -0.035    16.287    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)       -0.307    15.980    cnt/M_ctr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.980    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 cnt/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 1.254ns (24.312%)  route 3.904ns (75.688%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 15.462 - 10.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.859ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.974     3.491    btn_cnd/clk_IBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     3.615 r  btn_cnd/M_cnt_clk_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.302     3.917    btn_cnd/M_cnt_clk_BUFG_inst_i_4_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.041 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.621    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.717 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.630     6.348    cnt/CLK
    SLICE_X2Y16          FDRE                                         r  cnt/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.866 f  cnt/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.992     7.857    cnt/M_ctr_q[9]
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.124     7.981 r  cnt/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.304     8.285    cnt/M_ctr_q[32]_i_10_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.409 r  cnt/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.432     8.841    cnt/M_ctr_q[32]_i_9_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  cnt/M_ctr_q[32]_i_7/O
                         net (fo=1, routed)           0.464     9.430    cnt/M_ctr_q[32]_i_7_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     9.554 r  cnt/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.300     9.853    cnt/M_ctr_q[32]_i_5_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.977 f  cnt/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          0.766    10.743    cnt/M_ctr_q[32]_i_2_n_0
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.116    10.859 r  cnt/M_ctr_q[27]_i_1/O
                         net (fo=1, routed)           0.647    11.505    cnt/M_ctr_d[27]
    SLICE_X3Y18          FDRE                                         r  cnt/M_ctr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.795    13.240    btn_cnd/clk_IBUF
    SLICE_X36Y47         LUT6 (Prop_lut6_I1_O)        0.100    13.340 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521    13.861    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.952 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.509    15.462    cnt/CLK
    SLICE_X3Y18          FDRE                                         r  cnt/M_ctr_q_reg[27]/C
                         clock pessimism              0.859    16.321    
                         clock uncertainty           -0.035    16.285    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)       -0.307    15.978    cnt/M_ctr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.978    
                         arrival time                         -11.505    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 cnt/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.255ns (25.028%)  route 3.759ns (74.972%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 15.465 - 10.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.861ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.974     3.491    btn_cnd/clk_IBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     3.615 r  btn_cnd/M_cnt_clk_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.302     3.917    btn_cnd/M_cnt_clk_BUFG_inst_i_4_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.041 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.621    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.717 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.630     6.348    cnt/CLK
    SLICE_X2Y16          FDRE                                         r  cnt/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.866 f  cnt/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.992     7.857    cnt/M_ctr_q[9]
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.124     7.981 r  cnt/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.304     8.285    cnt/M_ctr_q[32]_i_10_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.409 r  cnt/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.432     8.841    cnt/M_ctr_q[32]_i_9_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  cnt/M_ctr_q[32]_i_7/O
                         net (fo=1, routed)           0.464     9.430    cnt/M_ctr_q[32]_i_7_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     9.554 r  cnt/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.300     9.853    cnt/M_ctr_q[32]_i_5_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.977 f  cnt/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          0.861    10.838    cnt/M_ctr_q[32]_i_2_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.117    10.955 r  cnt/M_ctr_q[29]_i_1/O
                         net (fo=1, routed)           0.407    11.362    cnt/M_ctr_d[29]
    SLICE_X3Y16          FDRE                                         r  cnt/M_ctr_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.795    13.240    btn_cnd/clk_IBUF
    SLICE_X36Y47         LUT6 (Prop_lut6_I1_O)        0.100    13.340 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521    13.861    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.952 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.512    15.465    cnt/CLK
    SLICE_X3Y16          FDRE                                         r  cnt/M_ctr_q_reg[29]/C
                         clock pessimism              0.861    16.326    
                         clock uncertainty           -0.035    16.290    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)       -0.295    15.995    cnt/M_ctr_q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.995    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 cnt/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.255ns (25.229%)  route 3.719ns (74.771%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 15.467 - 10.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.859ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.974     3.491    btn_cnd/clk_IBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     3.615 r  btn_cnd/M_cnt_clk_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.302     3.917    btn_cnd/M_cnt_clk_BUFG_inst_i_4_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.041 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.621    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.717 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.630     6.348    cnt/CLK
    SLICE_X2Y16          FDRE                                         r  cnt/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.866 f  cnt/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.992     7.857    cnt/M_ctr_q[9]
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.124     7.981 r  cnt/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.304     8.285    cnt/M_ctr_q[32]_i_10_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.409 r  cnt/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.432     8.841    cnt/M_ctr_q[32]_i_9_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  cnt/M_ctr_q[32]_i_7/O
                         net (fo=1, routed)           0.464     9.430    cnt/M_ctr_q[32]_i_7_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     9.554 r  cnt/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.300     9.853    cnt/M_ctr_q[32]_i_5_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.977 f  cnt/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          0.727    10.704    cnt/M_ctr_q[32]_i_2_n_0
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.117    10.821 r  cnt/M_ctr_q[31]_i_1/O
                         net (fo=1, routed)           0.501    11.322    cnt/M_ctr_d[31]
    SLICE_X3Y14          FDRE                                         r  cnt/M_ctr_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.795    13.240    btn_cnd/clk_IBUF
    SLICE_X36Y47         LUT6 (Prop_lut6_I1_O)        0.100    13.340 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521    13.861    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.952 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.514    15.467    cnt/CLK
    SLICE_X3Y14          FDRE                                         r  cnt/M_ctr_q_reg[31]/C
                         clock pessimism              0.859    16.326    
                         clock uncertainty           -0.035    16.290    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)       -0.312    15.978    cnt/M_ctr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.978    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 cnt/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.256ns (25.295%)  route 3.709ns (74.705%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 15.460 - 10.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.845ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.974     3.491    btn_cnd/clk_IBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     3.615 r  btn_cnd/M_cnt_clk_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.302     3.917    btn_cnd/M_cnt_clk_BUFG_inst_i_4_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.041 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.621    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.717 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.630     6.348    cnt/CLK
    SLICE_X2Y16          FDRE                                         r  cnt/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.866 f  cnt/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.992     7.857    cnt/M_ctr_q[9]
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.124     7.981 r  cnt/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.304     8.285    cnt/M_ctr_q[32]_i_10_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.409 r  cnt/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.432     8.841    cnt/M_ctr_q[32]_i_9_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  cnt/M_ctr_q[32]_i_7/O
                         net (fo=1, routed)           0.464     9.430    cnt/M_ctr_q[32]_i_7_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     9.554 r  cnt/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.300     9.853    cnt/M_ctr_q[32]_i_5_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.977 f  cnt/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          0.835    10.812    cnt/M_ctr_q[32]_i_2_n_0
    SLICE_X4Y18          LUT2 (Prop_lut2_I1_O)        0.118    10.930 r  cnt/M_ctr_q[26]_i_1/O
                         net (fo=1, routed)           0.382    11.313    cnt/M_ctr_d[26]
    SLICE_X4Y18          FDRE                                         r  cnt/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.795    13.240    btn_cnd/clk_IBUF
    SLICE_X36Y47         LUT6 (Prop_lut6_I1_O)        0.100    13.340 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521    13.861    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.952 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.507    15.460    cnt/CLK
    SLICE_X4Y18          FDRE                                         r  cnt/M_ctr_q_reg[26]/C
                         clock pessimism              0.845    16.305    
                         clock uncertainty           -0.035    16.269    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)       -0.283    15.986    cnt/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.986    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 cnt/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.256ns (26.035%)  route 3.568ns (73.965%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 15.462 - 10.000 ) 
    Source Clock Delay      (SCD):    6.348ns
    Clock Pessimism Removal (CPR):    0.845ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.974     3.491    btn_cnd/clk_IBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.124     3.615 r  btn_cnd/M_cnt_clk_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.302     3.917    btn_cnd/M_cnt_clk_BUFG_inst_i_4_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.041 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     4.621    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.717 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.630     6.348    cnt/CLK
    SLICE_X2Y16          FDRE                                         r  cnt/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.866 f  cnt/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.992     7.857    cnt/M_ctr_q[9]
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.124     7.981 r  cnt/M_ctr_q[32]_i_10/O
                         net (fo=1, routed)           0.304     8.285    cnt/M_ctr_q[32]_i_10_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.409 r  cnt/M_ctr_q[32]_i_9/O
                         net (fo=1, routed)           0.432     8.841    cnt/M_ctr_q[32]_i_9_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     8.965 r  cnt/M_ctr_q[32]_i_7/O
                         net (fo=1, routed)           0.464     9.430    cnt/M_ctr_q[32]_i_7_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     9.554 r  cnt/M_ctr_q[32]_i_5/O
                         net (fo=1, routed)           0.300     9.853    cnt/M_ctr_q[32]_i_5_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.977 f  cnt/M_ctr_q[32]_i_2/O
                         net (fo=32, routed)          0.694    10.671    cnt/M_ctr_q[32]_i_2_n_0
    SLICE_X4Y17          LUT2 (Prop_lut2_I1_O)        0.118    10.789 r  cnt/M_ctr_q[28]_i_1/O
                         net (fo=1, routed)           0.382    11.172    cnt/M_ctr_d[28]
    SLICE_X4Y17          FDRE                                         r  cnt/M_ctr_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.795    13.240    btn_cnd/clk_IBUF
    SLICE_X36Y47         LUT6 (Prop_lut6_I1_O)        0.100    13.340 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521    13.861    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.952 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.509    15.462    cnt/CLK
    SLICE_X4Y17          FDRE                                         r  cnt/M_ctr_q_reg[28]/C
                         clock pessimism              0.845    16.307    
                         clock uncertainty           -0.035    16.271    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)       -0.283    15.988    cnt/M_ctr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.988    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  4.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 btn_cnd/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.508    btn_cnd/CLK
    SLICE_X37Y49         FDRE                                         r  btn_cnd/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  btn_cnd/M_ctr_q_reg[19]/Q
                         net (fo=3, routed)           0.120     1.769    btn_cnd/M_ctr_q_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  btn_cnd/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    btn_cnd/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  btn_cnd/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.984    btn_cnd/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  btn_cnd/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     2.020    btn_cnd/CLK
    SLICE_X37Y50         FDRE                                         r  btn_cnd/M_ctr_q_reg[20]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    btn_cnd/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.533    reset_cond/CLK
    SLICE_X4Y13          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDSE (Prop_fdse_C_Q)         0.141     1.674 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.846    reset_cond/M_stage_d[2]
    SLICE_X4Y13          FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.859     2.049    reset_cond/CLK
    SLICE_X4Y13          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X4Y13          FDSE (Hold_fdse_C_D)         0.070     1.603    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.534    seg/ctr/CLK
    SLICE_X0Y16          FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.675 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.185     1.859    seg/ctr/M_ctr_q[0]
    SLICE_X0Y16          LUT1 (Prop_lut1_I0_O)        0.042     1.901 r  seg/ctr/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    seg/ctr/M_ctr_d[0]
    SLICE_X0Y16          FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.859     2.049    seg/ctr/CLK
    SLICE_X0Y16          FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.639    seg/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_cnd/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.508    btn_cnd/CLK
    SLICE_X37Y48         FDRE                                         r  btn_cnd/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  btn_cnd/M_ctr_q_reg[15]/Q
                         net (fo=3, routed)           0.120     1.769    btn_cnd/M_ctr_q_reg[15]
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  btn_cnd/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    btn_cnd/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X37Y48         FDRE                                         r  btn_cnd/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.023    btn_cnd/CLK
    SLICE_X37Y48         FDRE                                         r  btn_cnd/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.105     1.613    btn_cnd/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_cnd/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.508    btn_cnd/CLK
    SLICE_X37Y49         FDRE                                         r  btn_cnd/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  btn_cnd/M_ctr_q_reg[19]/Q
                         net (fo=3, routed)           0.120     1.769    btn_cnd/M_ctr_q_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  btn_cnd/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    btn_cnd/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X37Y49         FDRE                                         r  btn_cnd/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.023    btn_cnd/CLK
    SLICE_X37Y49         FDRE                                         r  btn_cnd/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.105     1.613    btn_cnd/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btn_cnd/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.507    btn_cnd/CLK
    SLICE_X37Y45         FDRE                                         r  btn_cnd/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  btn_cnd/M_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.120     1.768    btn_cnd/M_ctr_q_reg[3]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  btn_cnd/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.876    btn_cnd/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X37Y45         FDRE                                         r  btn_cnd/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     2.022    btn_cnd/CLK
    SLICE_X37Y45         FDRE                                         r  btn_cnd/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.612    btn_cnd/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 btn_cnd/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.508    btn_cnd/CLK
    SLICE_X37Y49         FDRE                                         r  btn_cnd/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  btn_cnd/M_ctr_q_reg[16]/Q
                         net (fo=3, routed)           0.117     1.766    btn_cnd/M_ctr_q_reg[16]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  btn_cnd/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    btn_cnd/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X37Y49         FDRE                                         r  btn_cnd/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.023    btn_cnd/CLK
    SLICE_X37Y49         FDRE                                         r  btn_cnd/M_ctr_q_reg[16]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.105     1.613    btn_cnd/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 btn_cnd/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.508    btn_cnd/CLK
    SLICE_X37Y49         FDRE                                         r  btn_cnd/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  btn_cnd/M_ctr_q_reg[18]/Q
                         net (fo=3, routed)           0.122     1.770    btn_cnd/M_ctr_q_reg[18]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  btn_cnd/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    btn_cnd/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X37Y49         FDRE                                         r  btn_cnd/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.023    btn_cnd/CLK
    SLICE_X37Y49         FDRE                                         r  btn_cnd/M_ctr_q_reg[18]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.105     1.613    btn_cnd/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 btn_cnd/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (65.993%)  route 0.128ns (34.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.508    btn_cnd/CLK
    SLICE_X37Y47         FDRE                                         r  btn_cnd/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  btn_cnd/M_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.128     1.777    btn_cnd/M_ctr_q_reg[11]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  btn_cnd/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    btn_cnd/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X37Y47         FDRE                                         r  btn_cnd/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.023    btn_cnd/CLK
    SLICE_X37Y47         FDRE                                         r  btn_cnd/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.613    btn_cnd/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 btn_cnd/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.507    btn_cnd/CLK
    SLICE_X37Y46         FDRE                                         r  btn_cnd/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  btn_cnd/M_ctr_q_reg[7]/Q
                         net (fo=3, routed)           0.130     1.778    btn_cnd/M_ctr_q_reg[7]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  btn_cnd/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    btn_cnd/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X37Y46         FDRE                                         r  btn_cnd/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     2.022    btn_cnd/CLK
    SLICE_X37Y46         FDRE                                         r  btn_cnd/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.612    btn_cnd/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  M_cnt_clk_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    ans/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    ans/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    ans/FSM_sequential_M_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    ans/FSM_sequential_M_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   btn_cnd/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   btn_cnd/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   btn_cnd/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   btn_cnd/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    cnt/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    cnt/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    cnt/M_ctr_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    cnt/M_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    cnt/M_ctr_q_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    cnt/M_ctr_q_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    cnt/M_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    cnt/M_ctr_q_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    cnt/M_ctr_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    cnt/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   btn_cnd/M_ctr_q_reg[20]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    seg/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    seg/ctr/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    seg/ctr/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    seg/ctr/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    seg/ctr/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    seg/ctr/M_ctr_q_reg[5]/C



