
001_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040b0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08004280  08004280  00005280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004308  08004308  0000606c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004308  08004308  00005308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004310  08004310  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004310  08004310  00005310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004314  08004314  00005314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08004318  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041b0  2000006c  08004384  0000606c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000421c  08004384  0000621c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010834  00000000  00000000  0000609c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b28  00000000  00000000  000168d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f90  00000000  00000000  000193f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000be6  00000000  00000000  0001a388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000243b0  00000000  00000000  0001af6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011f44  00000000  00000000  0003f31e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9115  00000000  00000000  00051262  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012a377  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045e8  00000000  00000000  0012a3bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0012e9a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004268 	.word	0x08004268

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08004268 	.word	0x08004268

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	60f8      	str	r0, [r7, #12]
 8000544:	60b9      	str	r1, [r7, #8]
 8000546:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	4a07      	ldr	r2, [pc, #28]	@ (8000568 <vApplicationGetIdleTaskMemory+0x2c>)
 800054c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800054e:	68bb      	ldr	r3, [r7, #8]
 8000550:	4a06      	ldr	r2, [pc, #24]	@ (800056c <vApplicationGetIdleTaskMemory+0x30>)
 8000552:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	2280      	movs	r2, #128	@ 0x80
 8000558:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800055a:	bf00      	nop
 800055c:	3714      	adds	r7, #20
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	20000088 	.word	0x20000088
 800056c:	20000128 	.word	0x20000128

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b5b0      	push	{r4, r5, r7, lr}
 8000572:	b08e      	sub	sp, #56	@ 0x38
 8000574:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000576:	f000 fb69 	bl	8000c4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057a:	f000 f85d 	bl	8000638 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057e:	f000 f8c9 	bl	8000714 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */


  status =  xTaskCreate(task1_handler, "Task-1", 200, "Hello World From Task-1", 2, &task1_handle);
 8000582:	f107 0320 	add.w	r3, r7, #32
 8000586:	9301      	str	r3, [sp, #4]
 8000588:	2302      	movs	r3, #2
 800058a:	9300      	str	r3, [sp, #0]
 800058c:	4b22      	ldr	r3, [pc, #136]	@ (8000618 <main+0xa8>)
 800058e:	22c8      	movs	r2, #200	@ 0xc8
 8000590:	4922      	ldr	r1, [pc, #136]	@ (800061c <main+0xac>)
 8000592:	4823      	ldr	r0, [pc, #140]	@ (8000620 <main+0xb0>)
 8000594:	f002 f861 	bl	800265a <xTaskCreate>
 8000598:	62f8      	str	r0, [r7, #44]	@ 0x2c
  configASSERT(status == pdPASS);
 800059a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800059c:	2b01      	cmp	r3, #1
 800059e:	d00b      	beq.n	80005b8 <main+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80005a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005a4:	f383 8811 	msr	BASEPRI, r3
 80005a8:	f3bf 8f6f 	isb	sy
 80005ac:	f3bf 8f4f 	dsb	sy
 80005b0:	62bb      	str	r3, [r7, #40]	@ 0x28
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80005b2:	bf00      	nop
 80005b4:	bf00      	nop
 80005b6:	e7fd      	b.n	80005b4 <main+0x44>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello World From Task-2", 2, &task2_handle);
 80005b8:	f107 031c 	add.w	r3, r7, #28
 80005bc:	9301      	str	r3, [sp, #4]
 80005be:	2302      	movs	r3, #2
 80005c0:	9300      	str	r3, [sp, #0]
 80005c2:	4b18      	ldr	r3, [pc, #96]	@ (8000624 <main+0xb4>)
 80005c4:	22c8      	movs	r2, #200	@ 0xc8
 80005c6:	4918      	ldr	r1, [pc, #96]	@ (8000628 <main+0xb8>)
 80005c8:	4818      	ldr	r0, [pc, #96]	@ (800062c <main+0xbc>)
 80005ca:	f002 f846 	bl	800265a <xTaskCreate>
 80005ce:	62f8      	str	r0, [r7, #44]	@ 0x2c
  configASSERT(status == pdPASS);
 80005d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005d2:	2b01      	cmp	r3, #1
 80005d4:	d00b      	beq.n	80005ee <main+0x7e>
	__asm volatile
 80005d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005da:	f383 8811 	msr	BASEPRI, r3
 80005de:	f3bf 8f6f 	isb	sy
 80005e2:	f3bf 8f4f 	dsb	sy
 80005e6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80005e8:	bf00      	nop
 80005ea:	bf00      	nop
 80005ec:	e7fd      	b.n	80005ea <main+0x7a>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005ee:	4b10      	ldr	r3, [pc, #64]	@ (8000630 <main+0xc0>)
 80005f0:	463c      	mov	r4, r7
 80005f2:	461d      	mov	r5, r3
 80005f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000600:	463b      	mov	r3, r7
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f001 feb4 	bl	8002372 <osThreadCreate>
 800060a:	4603      	mov	r3, r0
 800060c:	4a09      	ldr	r2, [pc, #36]	@ (8000634 <main+0xc4>)
 800060e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000610:	f001 fea8 	bl	8002364 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000614:	bf00      	nop
 8000616:	e7fd      	b.n	8000614 <main+0xa4>
 8000618:	08004280 	.word	0x08004280
 800061c:	08004298 	.word	0x08004298
 8000620:	08000841 	.word	0x08000841
 8000624:	080042a0 	.word	0x080042a0
 8000628:	080042b8 	.word	0x080042b8
 800062c:	08000851 	.word	0x08000851
 8000630:	080042cc 	.word	0x080042cc
 8000634:	20000328 	.word	0x20000328

08000638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b094      	sub	sp, #80	@ 0x50
 800063c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063e:	f107 031c 	add.w	r3, r7, #28
 8000642:	2234      	movs	r2, #52	@ 0x34
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f003 fafc 	bl	8003c44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064c:	f107 0308 	add.w	r3, r7, #8
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	609a      	str	r2, [r3, #8]
 8000658:	60da      	str	r2, [r3, #12]
 800065a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800065c:	2300      	movs	r3, #0
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	4b2a      	ldr	r3, [pc, #168]	@ (800070c <SystemClock_Config+0xd4>)
 8000662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000664:	4a29      	ldr	r2, [pc, #164]	@ (800070c <SystemClock_Config+0xd4>)
 8000666:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800066a:	6413      	str	r3, [r2, #64]	@ 0x40
 800066c:	4b27      	ldr	r3, [pc, #156]	@ (800070c <SystemClock_Config+0xd4>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000670:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000674:	607b      	str	r3, [r7, #4]
 8000676:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000678:	2300      	movs	r3, #0
 800067a:	603b      	str	r3, [r7, #0]
 800067c:	4b24      	ldr	r3, [pc, #144]	@ (8000710 <SystemClock_Config+0xd8>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000684:	4a22      	ldr	r2, [pc, #136]	@ (8000710 <SystemClock_Config+0xd8>)
 8000686:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800068a:	6013      	str	r3, [r2, #0]
 800068c:	4b20      	ldr	r3, [pc, #128]	@ (8000710 <SystemClock_Config+0xd8>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000694:	603b      	str	r3, [r7, #0]
 8000696:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000698:	2302      	movs	r3, #2
 800069a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800069c:	2301      	movs	r3, #1
 800069e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a0:	2310      	movs	r3, #16
 80006a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a4:	2302      	movs	r3, #2
 80006a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006a8:	2300      	movs	r3, #0
 80006aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006ac:	2310      	movs	r3, #16
 80006ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006b0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006b4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006b6:	2304      	movs	r3, #4
 80006b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006ba:	2302      	movs	r3, #2
 80006bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006be:	2302      	movs	r3, #2
 80006c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c2:	f107 031c 	add.w	r3, r7, #28
 80006c6:	4618      	mov	r0, r3
 80006c8:	f001 f8fa 	bl	80018c0 <HAL_RCC_OscConfig>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006d2:	f000 f8df 	bl	8000894 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d6:	230f      	movs	r3, #15
 80006d8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006da:	2302      	movs	r3, #2
 80006dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006de:	2300      	movs	r3, #0
 80006e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006e8:	2300      	movs	r3, #0
 80006ea:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006ec:	f107 0308 	add.w	r3, r7, #8
 80006f0:	2102      	movs	r1, #2
 80006f2:	4618      	mov	r0, r3
 80006f4:	f000 fd7c 	bl	80011f0 <HAL_RCC_ClockConfig>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80006fe:	f000 f8c9 	bl	8000894 <Error_Handler>
  }
}
 8000702:	bf00      	nop
 8000704:	3750      	adds	r7, #80	@ 0x50
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	40023800 	.word	0x40023800
 8000710:	40007000 	.word	0x40007000

08000714 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b08a      	sub	sp, #40	@ 0x28
 8000718:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071a:	f107 0314 	add.w	r3, r7, #20
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	605a      	str	r2, [r3, #4]
 8000724:	609a      	str	r2, [r3, #8]
 8000726:	60da      	str	r2, [r3, #12]
 8000728:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072a:	2300      	movs	r3, #0
 800072c:	613b      	str	r3, [r7, #16]
 800072e:	4b40      	ldr	r3, [pc, #256]	@ (8000830 <MX_GPIO_Init+0x11c>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	4a3f      	ldr	r2, [pc, #252]	@ (8000830 <MX_GPIO_Init+0x11c>)
 8000734:	f043 0304 	orr.w	r3, r3, #4
 8000738:	6313      	str	r3, [r2, #48]	@ 0x30
 800073a:	4b3d      	ldr	r3, [pc, #244]	@ (8000830 <MX_GPIO_Init+0x11c>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	f003 0304 	and.w	r3, r3, #4
 8000742:	613b      	str	r3, [r7, #16]
 8000744:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000746:	2300      	movs	r3, #0
 8000748:	60fb      	str	r3, [r7, #12]
 800074a:	4b39      	ldr	r3, [pc, #228]	@ (8000830 <MX_GPIO_Init+0x11c>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074e:	4a38      	ldr	r2, [pc, #224]	@ (8000830 <MX_GPIO_Init+0x11c>)
 8000750:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000754:	6313      	str	r3, [r2, #48]	@ 0x30
 8000756:	4b36      	ldr	r3, [pc, #216]	@ (8000830 <MX_GPIO_Init+0x11c>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800075e:	60fb      	str	r3, [r7, #12]
 8000760:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	60bb      	str	r3, [r7, #8]
 8000766:	4b32      	ldr	r3, [pc, #200]	@ (8000830 <MX_GPIO_Init+0x11c>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076a:	4a31      	ldr	r2, [pc, #196]	@ (8000830 <MX_GPIO_Init+0x11c>)
 800076c:	f043 0301 	orr.w	r3, r3, #1
 8000770:	6313      	str	r3, [r2, #48]	@ 0x30
 8000772:	4b2f      	ldr	r3, [pc, #188]	@ (8000830 <MX_GPIO_Init+0x11c>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000776:	f003 0301 	and.w	r3, r3, #1
 800077a:	60bb      	str	r3, [r7, #8]
 800077c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	607b      	str	r3, [r7, #4]
 8000782:	4b2b      	ldr	r3, [pc, #172]	@ (8000830 <MX_GPIO_Init+0x11c>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	4a2a      	ldr	r2, [pc, #168]	@ (8000830 <MX_GPIO_Init+0x11c>)
 8000788:	f043 0302 	orr.w	r3, r3, #2
 800078c:	6313      	str	r3, [r2, #48]	@ 0x30
 800078e:	4b28      	ldr	r3, [pc, #160]	@ (8000830 <MX_GPIO_Init+0x11c>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	f003 0302 	and.w	r3, r3, #2
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800079a:	2200      	movs	r2, #0
 800079c:	2120      	movs	r1, #32
 800079e:	4825      	ldr	r0, [pc, #148]	@ (8000834 <MX_GPIO_Init+0x120>)
 80007a0:	f000 fd0c 	bl	80011bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80007a4:	2200      	movs	r2, #0
 80007a6:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80007aa:	4823      	ldr	r0, [pc, #140]	@ (8000838 <MX_GPIO_Init+0x124>)
 80007ac:	f000 fd06 	bl	80011bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007b6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007bc:	2300      	movs	r3, #0
 80007be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007c0:	f107 0314 	add.w	r3, r7, #20
 80007c4:	4619      	mov	r1, r3
 80007c6:	481d      	ldr	r0, [pc, #116]	@ (800083c <MX_GPIO_Init+0x128>)
 80007c8:	f000 fb64 	bl	8000e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80007cc:	230c      	movs	r3, #12
 80007ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d0:	2302      	movs	r3, #2
 80007d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d4:	2300      	movs	r3, #0
 80007d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007d8:	2303      	movs	r3, #3
 80007da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80007dc:	2307      	movs	r3, #7
 80007de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e0:	f107 0314 	add.w	r3, r7, #20
 80007e4:	4619      	mov	r1, r3
 80007e6:	4813      	ldr	r0, [pc, #76]	@ (8000834 <MX_GPIO_Init+0x120>)
 80007e8:	f000 fb54 	bl	8000e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007ec:	2320      	movs	r3, #32
 80007ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f0:	2301      	movs	r3, #1
 80007f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f4:	2300      	movs	r3, #0
 80007f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f8:	2300      	movs	r3, #0
 80007fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	4619      	mov	r1, r3
 8000802:	480c      	ldr	r0, [pc, #48]	@ (8000834 <MX_GPIO_Init+0x120>)
 8000804:	f000 fb46 	bl	8000e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000808:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800080c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080e:	2301      	movs	r3, #1
 8000810:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	2300      	movs	r3, #0
 8000814:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000816:	2300      	movs	r3, #0
 8000818:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800081a:	f107 0314 	add.w	r3, r7, #20
 800081e:	4619      	mov	r1, r3
 8000820:	4805      	ldr	r0, [pc, #20]	@ (8000838 <MX_GPIO_Init+0x124>)
 8000822:	f000 fb37 	bl	8000e94 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000826:	bf00      	nop
 8000828:	3728      	adds	r7, #40	@ 0x28
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40023800 	.word	0x40023800
 8000834:	40020000 	.word	0x40020000
 8000838:	40020400 	.word	0x40020400
 800083c:	40020800 	.word	0x40020800

08000840 <task1_handler>:

/* USER CODE BEGIN 4 */

static void task1_handler(void* parameters)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
	while(1)
	{
		printf("%s\n", (char*)parameters);
 8000848:	6878      	ldr	r0, [r7, #4]
 800084a:	f003 f91b 	bl	8003a84 <puts>
 800084e:	e7fb      	b.n	8000848 <task1_handler+0x8>

08000850 <task2_handler>:

}


static void task2_handler(void* parameters)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
	while(1)
	{
		printf("%s\n", (char*)parameters);
 8000858:	6878      	ldr	r0, [r7, #4]
 800085a:	f003 f913 	bl	8003a84 <puts>
 800085e:	e7fb      	b.n	8000858 <task2_handler+0x8>

08000860 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000868:	2001      	movs	r0, #1
 800086a:	f001 fdce 	bl	800240a <osDelay>
 800086e:	e7fb      	b.n	8000868 <StartDefaultTask+0x8>

08000870 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a04      	ldr	r2, [pc, #16]	@ (8000890 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d101      	bne.n	8000886 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000882:	f000 fa05 	bl	8000c90 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40001000 	.word	0x40001000

08000894 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000898:	b672      	cpsid	i
}
 800089a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <Error_Handler+0x8>

080008a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	607b      	str	r3, [r7, #4]
 80008aa:	4b12      	ldr	r3, [pc, #72]	@ (80008f4 <HAL_MspInit+0x54>)
 80008ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008ae:	4a11      	ldr	r2, [pc, #68]	@ (80008f4 <HAL_MspInit+0x54>)
 80008b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80008b6:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <HAL_MspInit+0x54>)
 80008b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008c2:	2300      	movs	r3, #0
 80008c4:	603b      	str	r3, [r7, #0]
 80008c6:	4b0b      	ldr	r3, [pc, #44]	@ (80008f4 <HAL_MspInit+0x54>)
 80008c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ca:	4a0a      	ldr	r2, [pc, #40]	@ (80008f4 <HAL_MspInit+0x54>)
 80008cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80008d2:	4b08      	ldr	r3, [pc, #32]	@ (80008f4 <HAL_MspInit+0x54>)
 80008d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008da:	603b      	str	r3, [r7, #0]
 80008dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008de:	2200      	movs	r2, #0
 80008e0:	210f      	movs	r1, #15
 80008e2:	f06f 0001 	mvn.w	r0, #1
 80008e6:	f000 faab 	bl	8000e40 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40023800 	.word	0x40023800

080008f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b08e      	sub	sp, #56	@ 0x38
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000900:	2300      	movs	r3, #0
 8000902:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000904:	2300      	movs	r3, #0
 8000906:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000908:	2300      	movs	r3, #0
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	4b33      	ldr	r3, [pc, #204]	@ (80009dc <HAL_InitTick+0xe4>)
 800090e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000910:	4a32      	ldr	r2, [pc, #200]	@ (80009dc <HAL_InitTick+0xe4>)
 8000912:	f043 0310 	orr.w	r3, r3, #16
 8000916:	6413      	str	r3, [r2, #64]	@ 0x40
 8000918:	4b30      	ldr	r3, [pc, #192]	@ (80009dc <HAL_InitTick+0xe4>)
 800091a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800091c:	f003 0310 	and.w	r3, r3, #16
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000924:	f107 0210 	add.w	r2, r7, #16
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	4611      	mov	r1, r2
 800092e:	4618      	mov	r0, r3
 8000930:	f000 fd64 	bl	80013fc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000934:	6a3b      	ldr	r3, [r7, #32]
 8000936:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800093a:	2b00      	cmp	r3, #0
 800093c:	d103      	bne.n	8000946 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800093e:	f000 fd49 	bl	80013d4 <HAL_RCC_GetPCLK1Freq>
 8000942:	6378      	str	r0, [r7, #52]	@ 0x34
 8000944:	e004      	b.n	8000950 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000946:	f000 fd45 	bl	80013d4 <HAL_RCC_GetPCLK1Freq>
 800094a:	4603      	mov	r3, r0
 800094c:	005b      	lsls	r3, r3, #1
 800094e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000952:	4a23      	ldr	r2, [pc, #140]	@ (80009e0 <HAL_InitTick+0xe8>)
 8000954:	fba2 2303 	umull	r2, r3, r2, r3
 8000958:	0c9b      	lsrs	r3, r3, #18
 800095a:	3b01      	subs	r3, #1
 800095c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800095e:	4b21      	ldr	r3, [pc, #132]	@ (80009e4 <HAL_InitTick+0xec>)
 8000960:	4a21      	ldr	r2, [pc, #132]	@ (80009e8 <HAL_InitTick+0xf0>)
 8000962:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000964:	4b1f      	ldr	r3, [pc, #124]	@ (80009e4 <HAL_InitTick+0xec>)
 8000966:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800096a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800096c:	4a1d      	ldr	r2, [pc, #116]	@ (80009e4 <HAL_InitTick+0xec>)
 800096e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000970:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000972:	4b1c      	ldr	r3, [pc, #112]	@ (80009e4 <HAL_InitTick+0xec>)
 8000974:	2200      	movs	r2, #0
 8000976:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000978:	4b1a      	ldr	r3, [pc, #104]	@ (80009e4 <HAL_InitTick+0xec>)
 800097a:	2200      	movs	r2, #0
 800097c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800097e:	4b19      	ldr	r3, [pc, #100]	@ (80009e4 <HAL_InitTick+0xec>)
 8000980:	2200      	movs	r2, #0
 8000982:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000984:	4817      	ldr	r0, [pc, #92]	@ (80009e4 <HAL_InitTick+0xec>)
 8000986:	f001 fa39 	bl	8001dfc <HAL_TIM_Base_Init>
 800098a:	4603      	mov	r3, r0
 800098c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000990:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000994:	2b00      	cmp	r3, #0
 8000996:	d11b      	bne.n	80009d0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000998:	4812      	ldr	r0, [pc, #72]	@ (80009e4 <HAL_InitTick+0xec>)
 800099a:	f001 fa89 	bl	8001eb0 <HAL_TIM_Base_Start_IT>
 800099e:	4603      	mov	r3, r0
 80009a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80009a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d111      	bne.n	80009d0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80009ac:	2036      	movs	r0, #54	@ 0x36
 80009ae:	f000 fa63 	bl	8000e78 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	2b0f      	cmp	r3, #15
 80009b6:	d808      	bhi.n	80009ca <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80009b8:	2200      	movs	r2, #0
 80009ba:	6879      	ldr	r1, [r7, #4]
 80009bc:	2036      	movs	r0, #54	@ 0x36
 80009be:	f000 fa3f 	bl	8000e40 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009c2:	4a0a      	ldr	r2, [pc, #40]	@ (80009ec <HAL_InitTick+0xf4>)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	6013      	str	r3, [r2, #0]
 80009c8:	e002      	b.n	80009d0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80009ca:	2301      	movs	r3, #1
 80009cc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80009d0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	3738      	adds	r7, #56	@ 0x38
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	40023800 	.word	0x40023800
 80009e0:	431bde83 	.word	0x431bde83
 80009e4:	2000032c 	.word	0x2000032c
 80009e8:	40001000 	.word	0x40001000
 80009ec:	20000004 	.word	0x20000004

080009f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009f4:	bf00      	nop
 80009f6:	e7fd      	b.n	80009f4 <NMI_Handler+0x4>

080009f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009fc:	bf00      	nop
 80009fe:	e7fd      	b.n	80009fc <HardFault_Handler+0x4>

08000a00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a04:	bf00      	nop
 8000a06:	e7fd      	b.n	8000a04 <MemManage_Handler+0x4>

08000a08 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a0c:	bf00      	nop
 8000a0e:	e7fd      	b.n	8000a0c <BusFault_Handler+0x4>

08000a10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a14:	bf00      	nop
 8000a16:	e7fd      	b.n	8000a14 <UsageFault_Handler+0x4>

08000a18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a1c:	bf00      	nop
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
	...

08000a28 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000a2c:	4802      	ldr	r0, [pc, #8]	@ (8000a38 <TIM6_DAC_IRQHandler+0x10>)
 8000a2e:	f001 faaf 	bl	8001f90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000a32:	bf00      	nop
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	2000032c 	.word	0x2000032c

08000a3c <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	4603      	mov	r3, r0
 8000a44:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000a46:	4b0f      	ldr	r3, [pc, #60]	@ (8000a84 <ITM_SendChar+0x48>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4a0e      	ldr	r2, [pc, #56]	@ (8000a84 <ITM_SendChar+0x48>)
 8000a4c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a50:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000a52:	4b0d      	ldr	r3, [pc, #52]	@ (8000a88 <ITM_SendChar+0x4c>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a0c      	ldr	r2, [pc, #48]	@ (8000a88 <ITM_SendChar+0x4c>)
 8000a58:	f043 0301 	orr.w	r3, r3, #1
 8000a5c:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000a5e:	bf00      	nop
 8000a60:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	f003 0301 	and.w	r3, r3, #1
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d0f8      	beq.n	8000a60 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000a6e:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	6013      	str	r3, [r2, #0]
}
 8000a76:	bf00      	nop
 8000a78:	370c      	adds	r7, #12
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	e000edfc 	.word	0xe000edfc
 8000a88:	e0000e00 	.word	0xe0000e00

08000a8c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b086      	sub	sp, #24
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	60f8      	str	r0, [r7, #12]
 8000a94:	60b9      	str	r1, [r7, #8]
 8000a96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a98:	2300      	movs	r3, #0
 8000a9a:	617b      	str	r3, [r7, #20]
 8000a9c:	e00a      	b.n	8000ab4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a9e:	f3af 8000 	nop.w
 8000aa2:	4601      	mov	r1, r0
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	1c5a      	adds	r2, r3, #1
 8000aa8:	60ba      	str	r2, [r7, #8]
 8000aaa:	b2ca      	uxtb	r2, r1
 8000aac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	3301      	adds	r3, #1
 8000ab2:	617b      	str	r3, [r7, #20]
 8000ab4:	697a      	ldr	r2, [r7, #20]
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	dbf0      	blt.n	8000a9e <_read+0x12>
  }

  return len;
 8000abc:	687b      	ldr	r3, [r7, #4]
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3718      	adds	r7, #24
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	b086      	sub	sp, #24
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	60f8      	str	r0, [r7, #12]
 8000ace:	60b9      	str	r1, [r7, #8]
 8000ad0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	617b      	str	r3, [r7, #20]
 8000ad6:	e009      	b.n	8000aec <_write+0x26>
  {
//    __io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	1c5a      	adds	r2, r3, #1
 8000adc:	60ba      	str	r2, [r7, #8]
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff ffab 	bl	8000a3c <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	3301      	adds	r3, #1
 8000aea:	617b      	str	r3, [r7, #20]
 8000aec:	697a      	ldr	r2, [r7, #20]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	429a      	cmp	r2, r3
 8000af2:	dbf1      	blt.n	8000ad8 <_write+0x12>
  }
  return len;
 8000af4:	687b      	ldr	r3, [r7, #4]
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3718      	adds	r7, #24
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <_close>:

int _close(int file)
{
 8000afe:	b480      	push	{r7}
 8000b00:	b083      	sub	sp, #12
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	370c      	adds	r7, #12
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr

08000b16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b16:	b480      	push	{r7}
 8000b18:	b083      	sub	sp, #12
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	6078      	str	r0, [r7, #4]
 8000b1e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b26:	605a      	str	r2, [r3, #4]
  return 0;
 8000b28:	2300      	movs	r3, #0
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	370c      	adds	r7, #12
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr

08000b36 <_isatty>:

int _isatty(int file)
{
 8000b36:	b480      	push	{r7}
 8000b38:	b083      	sub	sp, #12
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b3e:	2301      	movs	r3, #1
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	370c      	adds	r7, #12
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr

08000b4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	60f8      	str	r0, [r7, #12]
 8000b54:	60b9      	str	r1, [r7, #8]
 8000b56:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b58:	2300      	movs	r3, #0
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3714      	adds	r7, #20
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
	...

08000b68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b086      	sub	sp, #24
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b70:	4a14      	ldr	r2, [pc, #80]	@ (8000bc4 <_sbrk+0x5c>)
 8000b72:	4b15      	ldr	r3, [pc, #84]	@ (8000bc8 <_sbrk+0x60>)
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b7c:	4b13      	ldr	r3, [pc, #76]	@ (8000bcc <_sbrk+0x64>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d102      	bne.n	8000b8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b84:	4b11      	ldr	r3, [pc, #68]	@ (8000bcc <_sbrk+0x64>)
 8000b86:	4a12      	ldr	r2, [pc, #72]	@ (8000bd0 <_sbrk+0x68>)
 8000b88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b8a:	4b10      	ldr	r3, [pc, #64]	@ (8000bcc <_sbrk+0x64>)
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4413      	add	r3, r2
 8000b92:	693a      	ldr	r2, [r7, #16]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d207      	bcs.n	8000ba8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b98:	f003 f900 	bl	8003d9c <__errno>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	220c      	movs	r2, #12
 8000ba0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba6:	e009      	b.n	8000bbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ba8:	4b08      	ldr	r3, [pc, #32]	@ (8000bcc <_sbrk+0x64>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bae:	4b07      	ldr	r3, [pc, #28]	@ (8000bcc <_sbrk+0x64>)
 8000bb0:	681a      	ldr	r2, [r3, #0]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	4a05      	ldr	r2, [pc, #20]	@ (8000bcc <_sbrk+0x64>)
 8000bb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bba:	68fb      	ldr	r3, [r7, #12]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3718      	adds	r7, #24
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20020000 	.word	0x20020000
 8000bc8:	00000400 	.word	0x00000400
 8000bcc:	20000374 	.word	0x20000374
 8000bd0:	20004220 	.word	0x20004220

08000bd4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bd8:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <SystemInit+0x20>)
 8000bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bde:	4a05      	ldr	r2, [pc, #20]	@ (8000bf4 <SystemInit+0x20>)
 8000be0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000be4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	e000ed00 	.word	0xe000ed00

08000bf8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000bf8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c30 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000bfc:	f7ff ffea 	bl	8000bd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c00:	480c      	ldr	r0, [pc, #48]	@ (8000c34 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c02:	490d      	ldr	r1, [pc, #52]	@ (8000c38 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c04:	4a0d      	ldr	r2, [pc, #52]	@ (8000c3c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c08:	e002      	b.n	8000c10 <LoopCopyDataInit>

08000c0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c0e:	3304      	adds	r3, #4

08000c10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c14:	d3f9      	bcc.n	8000c0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c16:	4a0a      	ldr	r2, [pc, #40]	@ (8000c40 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c18:	4c0a      	ldr	r4, [pc, #40]	@ (8000c44 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c1c:	e001      	b.n	8000c22 <LoopFillZerobss>

08000c1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c20:	3204      	adds	r2, #4

08000c22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c24:	d3fb      	bcc.n	8000c1e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000c26:	f003 f8bf 	bl	8003da8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c2a:	f7ff fca1 	bl	8000570 <main>
  bx  lr    
 8000c2e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c38:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000c3c:	08004318 	.word	0x08004318
  ldr r2, =_sbss
 8000c40:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000c44:	2000421c 	.word	0x2000421c

08000c48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c48:	e7fe      	b.n	8000c48 <ADC_IRQHandler>
	...

08000c4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c50:	4b0e      	ldr	r3, [pc, #56]	@ (8000c8c <HAL_Init+0x40>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a0d      	ldr	r2, [pc, #52]	@ (8000c8c <HAL_Init+0x40>)
 8000c56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c8c <HAL_Init+0x40>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a0a      	ldr	r2, [pc, #40]	@ (8000c8c <HAL_Init+0x40>)
 8000c62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c68:	4b08      	ldr	r3, [pc, #32]	@ (8000c8c <HAL_Init+0x40>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a07      	ldr	r2, [pc, #28]	@ (8000c8c <HAL_Init+0x40>)
 8000c6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c74:	2003      	movs	r0, #3
 8000c76:	f000 f8d8 	bl	8000e2a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c7a:	200f      	movs	r0, #15
 8000c7c:	f7ff fe3c 	bl	80008f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c80:	f7ff fe0e 	bl	80008a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40023c00 	.word	0x40023c00

08000c90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c94:	4b06      	ldr	r3, [pc, #24]	@ (8000cb0 <HAL_IncTick+0x20>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	461a      	mov	r2, r3
 8000c9a:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <HAL_IncTick+0x24>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	4a04      	ldr	r2, [pc, #16]	@ (8000cb4 <HAL_IncTick+0x24>)
 8000ca2:	6013      	str	r3, [r2, #0]
}
 8000ca4:	bf00      	nop
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	20000008 	.word	0x20000008
 8000cb4:	20000378 	.word	0x20000378

08000cb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  return uwTick;
 8000cbc:	4b03      	ldr	r3, [pc, #12]	@ (8000ccc <HAL_GetTick+0x14>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	20000378 	.word	0x20000378

08000cd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f003 0307 	and.w	r3, r3, #7
 8000cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ce6:	68ba      	ldr	r2, [r7, #8]
 8000ce8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cec:	4013      	ands	r3, r2
 8000cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d02:	4a04      	ldr	r2, [pc, #16]	@ (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	60d3      	str	r3, [r2, #12]
}
 8000d08:	bf00      	nop
 8000d0a:	3714      	adds	r7, #20
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	e000ed00 	.word	0xe000ed00

08000d18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d1c:	4b04      	ldr	r3, [pc, #16]	@ (8000d30 <__NVIC_GetPriorityGrouping+0x18>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	0a1b      	lsrs	r3, r3, #8
 8000d22:	f003 0307 	and.w	r3, r3, #7
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	db0b      	blt.n	8000d5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	f003 021f 	and.w	r2, r3, #31
 8000d4c:	4907      	ldr	r1, [pc, #28]	@ (8000d6c <__NVIC_EnableIRQ+0x38>)
 8000d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d52:	095b      	lsrs	r3, r3, #5
 8000d54:	2001      	movs	r0, #1
 8000d56:	fa00 f202 	lsl.w	r2, r0, r2
 8000d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	e000e100 	.word	0xe000e100

08000d70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	6039      	str	r1, [r7, #0]
 8000d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	db0a      	blt.n	8000d9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	b2da      	uxtb	r2, r3
 8000d88:	490c      	ldr	r1, [pc, #48]	@ (8000dbc <__NVIC_SetPriority+0x4c>)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	0112      	lsls	r2, r2, #4
 8000d90:	b2d2      	uxtb	r2, r2
 8000d92:	440b      	add	r3, r1
 8000d94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d98:	e00a      	b.n	8000db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	b2da      	uxtb	r2, r3
 8000d9e:	4908      	ldr	r1, [pc, #32]	@ (8000dc0 <__NVIC_SetPriority+0x50>)
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	f003 030f 	and.w	r3, r3, #15
 8000da6:	3b04      	subs	r3, #4
 8000da8:	0112      	lsls	r2, r2, #4
 8000daa:	b2d2      	uxtb	r2, r2
 8000dac:	440b      	add	r3, r1
 8000dae:	761a      	strb	r2, [r3, #24]
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000e100 	.word	0xe000e100
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b089      	sub	sp, #36	@ 0x24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f003 0307 	and.w	r3, r3, #7
 8000dd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	f1c3 0307 	rsb	r3, r3, #7
 8000dde:	2b04      	cmp	r3, #4
 8000de0:	bf28      	it	cs
 8000de2:	2304      	movcs	r3, #4
 8000de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	3304      	adds	r3, #4
 8000dea:	2b06      	cmp	r3, #6
 8000dec:	d902      	bls.n	8000df4 <NVIC_EncodePriority+0x30>
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	3b03      	subs	r3, #3
 8000df2:	e000      	b.n	8000df6 <NVIC_EncodePriority+0x32>
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	43da      	mvns	r2, r3
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	401a      	ands	r2, r3
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	fa01 f303 	lsl.w	r3, r1, r3
 8000e16:	43d9      	mvns	r1, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e1c:	4313      	orrs	r3, r2
         );
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3724      	adds	r7, #36	@ 0x24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr

08000e2a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b082      	sub	sp, #8
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f7ff ff4c 	bl	8000cd0 <__NVIC_SetPriorityGrouping>
}
 8000e38:	bf00      	nop
 8000e3a:	3708      	adds	r7, #8
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}

08000e40 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b086      	sub	sp, #24
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	4603      	mov	r3, r0
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	607a      	str	r2, [r7, #4]
 8000e4c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e52:	f7ff ff61 	bl	8000d18 <__NVIC_GetPriorityGrouping>
 8000e56:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	68b9      	ldr	r1, [r7, #8]
 8000e5c:	6978      	ldr	r0, [r7, #20]
 8000e5e:	f7ff ffb1 	bl	8000dc4 <NVIC_EncodePriority>
 8000e62:	4602      	mov	r2, r0
 8000e64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e68:	4611      	mov	r1, r2
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff ff80 	bl	8000d70 <__NVIC_SetPriority>
}
 8000e70:	bf00      	nop
 8000e72:	3718      	adds	r7, #24
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff ff54 	bl	8000d34 <__NVIC_EnableIRQ>
}
 8000e8c:	bf00      	nop
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b089      	sub	sp, #36	@ 0x24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000eaa:	2300      	movs	r3, #0
 8000eac:	61fb      	str	r3, [r7, #28]
 8000eae:	e165      	b.n	800117c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	697a      	ldr	r2, [r7, #20]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	f040 8154 	bne.w	8001176 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	f003 0303 	and.w	r3, r3, #3
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d005      	beq.n	8000ee6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ee2:	2b02      	cmp	r3, #2
 8000ee4:	d130      	bne.n	8000f48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef6:	43db      	mvns	r3, r3
 8000ef8:	69ba      	ldr	r2, [r7, #24]
 8000efa:	4013      	ands	r3, r2
 8000efc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	68da      	ldr	r2, [r3, #12]
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0a:	69ba      	ldr	r2, [r7, #24]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	69ba      	ldr	r2, [r7, #24]
 8000f14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	43db      	mvns	r3, r3
 8000f26:	69ba      	ldr	r2, [r7, #24]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	091b      	lsrs	r3, r3, #4
 8000f32:	f003 0201 	and.w	r2, r3, #1
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f003 0303 	and.w	r3, r3, #3
 8000f50:	2b03      	cmp	r3, #3
 8000f52:	d017      	beq.n	8000f84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	2203      	movs	r2, #3
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	689a      	ldr	r2, [r3, #8]
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	005b      	lsls	r3, r3, #1
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	69ba      	ldr	r2, [r7, #24]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	f003 0303 	and.w	r3, r3, #3
 8000f8c:	2b02      	cmp	r3, #2
 8000f8e:	d123      	bne.n	8000fd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f90:	69fb      	ldr	r3, [r7, #28]
 8000f92:	08da      	lsrs	r2, r3, #3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3208      	adds	r2, #8
 8000f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	f003 0307 	and.w	r3, r3, #7
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	220f      	movs	r2, #15
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	43db      	mvns	r3, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	691a      	ldr	r2, [r3, #16]
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	f003 0307 	and.w	r3, r3, #7
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	08da      	lsrs	r2, r3, #3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	3208      	adds	r2, #8
 8000fd2:	69b9      	ldr	r1, [r7, #24]
 8000fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	2203      	movs	r2, #3
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	4013      	ands	r3, r2
 8000fee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f003 0203 	and.w	r2, r3, #3
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	4313      	orrs	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001014:	2b00      	cmp	r3, #0
 8001016:	f000 80ae 	beq.w	8001176 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	4b5d      	ldr	r3, [pc, #372]	@ (8001194 <HAL_GPIO_Init+0x300>)
 8001020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001022:	4a5c      	ldr	r2, [pc, #368]	@ (8001194 <HAL_GPIO_Init+0x300>)
 8001024:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001028:	6453      	str	r3, [r2, #68]	@ 0x44
 800102a:	4b5a      	ldr	r3, [pc, #360]	@ (8001194 <HAL_GPIO_Init+0x300>)
 800102c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800102e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001036:	4a58      	ldr	r2, [pc, #352]	@ (8001198 <HAL_GPIO_Init+0x304>)
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	089b      	lsrs	r3, r3, #2
 800103c:	3302      	adds	r3, #2
 800103e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001042:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	f003 0303 	and.w	r3, r3, #3
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	220f      	movs	r2, #15
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	43db      	mvns	r3, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4013      	ands	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4a4f      	ldr	r2, [pc, #316]	@ (800119c <HAL_GPIO_Init+0x308>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d025      	beq.n	80010ae <HAL_GPIO_Init+0x21a>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4a4e      	ldr	r2, [pc, #312]	@ (80011a0 <HAL_GPIO_Init+0x30c>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d01f      	beq.n	80010aa <HAL_GPIO_Init+0x216>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4a4d      	ldr	r2, [pc, #308]	@ (80011a4 <HAL_GPIO_Init+0x310>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d019      	beq.n	80010a6 <HAL_GPIO_Init+0x212>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a4c      	ldr	r2, [pc, #304]	@ (80011a8 <HAL_GPIO_Init+0x314>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d013      	beq.n	80010a2 <HAL_GPIO_Init+0x20e>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a4b      	ldr	r2, [pc, #300]	@ (80011ac <HAL_GPIO_Init+0x318>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d00d      	beq.n	800109e <HAL_GPIO_Init+0x20a>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a4a      	ldr	r2, [pc, #296]	@ (80011b0 <HAL_GPIO_Init+0x31c>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d007      	beq.n	800109a <HAL_GPIO_Init+0x206>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a49      	ldr	r2, [pc, #292]	@ (80011b4 <HAL_GPIO_Init+0x320>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d101      	bne.n	8001096 <HAL_GPIO_Init+0x202>
 8001092:	2306      	movs	r3, #6
 8001094:	e00c      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 8001096:	2307      	movs	r3, #7
 8001098:	e00a      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 800109a:	2305      	movs	r3, #5
 800109c:	e008      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 800109e:	2304      	movs	r3, #4
 80010a0:	e006      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 80010a2:	2303      	movs	r3, #3
 80010a4:	e004      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 80010a6:	2302      	movs	r3, #2
 80010a8:	e002      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 80010aa:	2301      	movs	r3, #1
 80010ac:	e000      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 80010ae:	2300      	movs	r3, #0
 80010b0:	69fa      	ldr	r2, [r7, #28]
 80010b2:	f002 0203 	and.w	r2, r2, #3
 80010b6:	0092      	lsls	r2, r2, #2
 80010b8:	4093      	lsls	r3, r2
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	4313      	orrs	r3, r2
 80010be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010c0:	4935      	ldr	r1, [pc, #212]	@ (8001198 <HAL_GPIO_Init+0x304>)
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	089b      	lsrs	r3, r3, #2
 80010c6:	3302      	adds	r3, #2
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ce:	4b3a      	ldr	r3, [pc, #232]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	43db      	mvns	r3, r3
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	4013      	ands	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d003      	beq.n	80010f2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	4313      	orrs	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010f2:	4a31      	ldr	r2, [pc, #196]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 80010f4:	69bb      	ldr	r3, [r7, #24]
 80010f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010f8:	4b2f      	ldr	r3, [pc, #188]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	43db      	mvns	r3, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4013      	ands	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001110:	2b00      	cmp	r3, #0
 8001112:	d003      	beq.n	800111c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	4313      	orrs	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800111c:	4a26      	ldr	r2, [pc, #152]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001122:	4b25      	ldr	r3, [pc, #148]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	43db      	mvns	r3, r3
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	4013      	ands	r3, r2
 8001130:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800113a:	2b00      	cmp	r3, #0
 800113c:	d003      	beq.n	8001146 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800113e:	69ba      	ldr	r2, [r7, #24]
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	4313      	orrs	r3, r2
 8001144:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001146:	4a1c      	ldr	r2, [pc, #112]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800114c:	4b1a      	ldr	r3, [pc, #104]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	43db      	mvns	r3, r3
 8001156:	69ba      	ldr	r2, [r7, #24]
 8001158:	4013      	ands	r3, r2
 800115a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001164:	2b00      	cmp	r3, #0
 8001166:	d003      	beq.n	8001170 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	4313      	orrs	r3, r2
 800116e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001170:	4a11      	ldr	r2, [pc, #68]	@ (80011b8 <HAL_GPIO_Init+0x324>)
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	3301      	adds	r3, #1
 800117a:	61fb      	str	r3, [r7, #28]
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	2b0f      	cmp	r3, #15
 8001180:	f67f ae96 	bls.w	8000eb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001184:	bf00      	nop
 8001186:	bf00      	nop
 8001188:	3724      	adds	r7, #36	@ 0x24
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	40023800 	.word	0x40023800
 8001198:	40013800 	.word	0x40013800
 800119c:	40020000 	.word	0x40020000
 80011a0:	40020400 	.word	0x40020400
 80011a4:	40020800 	.word	0x40020800
 80011a8:	40020c00 	.word	0x40020c00
 80011ac:	40021000 	.word	0x40021000
 80011b0:	40021400 	.word	0x40021400
 80011b4:	40021800 	.word	0x40021800
 80011b8:	40013c00 	.word	0x40013c00

080011bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	460b      	mov	r3, r1
 80011c6:	807b      	strh	r3, [r7, #2]
 80011c8:	4613      	mov	r3, r2
 80011ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011cc:	787b      	ldrb	r3, [r7, #1]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d003      	beq.n	80011da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011d2:	887a      	ldrh	r2, [r7, #2]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011d8:	e003      	b.n	80011e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011da:	887b      	ldrh	r3, [r7, #2]
 80011dc:	041a      	lsls	r2, r3, #16
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	619a      	str	r2, [r3, #24]
}
 80011e2:	bf00      	nop
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
	...

080011f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d101      	bne.n	8001204 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	e0cc      	b.n	800139e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001204:	4b68      	ldr	r3, [pc, #416]	@ (80013a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f003 030f 	and.w	r3, r3, #15
 800120c:	683a      	ldr	r2, [r7, #0]
 800120e:	429a      	cmp	r2, r3
 8001210:	d90c      	bls.n	800122c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001212:	4b65      	ldr	r3, [pc, #404]	@ (80013a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001214:	683a      	ldr	r2, [r7, #0]
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800121a:	4b63      	ldr	r3, [pc, #396]	@ (80013a8 <HAL_RCC_ClockConfig+0x1b8>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f003 030f 	and.w	r3, r3, #15
 8001222:	683a      	ldr	r2, [r7, #0]
 8001224:	429a      	cmp	r2, r3
 8001226:	d001      	beq.n	800122c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	e0b8      	b.n	800139e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 0302 	and.w	r3, r3, #2
 8001234:	2b00      	cmp	r3, #0
 8001236:	d020      	beq.n	800127a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f003 0304 	and.w	r3, r3, #4
 8001240:	2b00      	cmp	r3, #0
 8001242:	d005      	beq.n	8001250 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001244:	4b59      	ldr	r3, [pc, #356]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	4a58      	ldr	r2, [pc, #352]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 800124a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800124e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0308 	and.w	r3, r3, #8
 8001258:	2b00      	cmp	r3, #0
 800125a:	d005      	beq.n	8001268 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800125c:	4b53      	ldr	r3, [pc, #332]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	4a52      	ldr	r2, [pc, #328]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001262:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001266:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001268:	4b50      	ldr	r3, [pc, #320]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	494d      	ldr	r1, [pc, #308]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001276:	4313      	orrs	r3, r2
 8001278:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	2b00      	cmp	r3, #0
 8001284:	d044      	beq.n	8001310 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d107      	bne.n	800129e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800128e:	4b47      	ldr	r3, [pc, #284]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d119      	bne.n	80012ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e07f      	b.n	800139e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d003      	beq.n	80012ae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80012aa:	2b03      	cmp	r3, #3
 80012ac:	d107      	bne.n	80012be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012ae:	4b3f      	ldr	r3, [pc, #252]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d109      	bne.n	80012ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e06f      	b.n	800139e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012be:	4b3b      	ldr	r3, [pc, #236]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f003 0302 	and.w	r3, r3, #2
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d101      	bne.n	80012ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e067      	b.n	800139e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012ce:	4b37      	ldr	r3, [pc, #220]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	f023 0203 	bic.w	r2, r3, #3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	4934      	ldr	r1, [pc, #208]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 80012dc:	4313      	orrs	r3, r2
 80012de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012e0:	f7ff fcea 	bl	8000cb8 <HAL_GetTick>
 80012e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012e6:	e00a      	b.n	80012fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012e8:	f7ff fce6 	bl	8000cb8 <HAL_GetTick>
 80012ec:	4602      	mov	r2, r0
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d901      	bls.n	80012fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012fa:	2303      	movs	r3, #3
 80012fc:	e04f      	b.n	800139e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012fe:	4b2b      	ldr	r3, [pc, #172]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	f003 020c 	and.w	r2, r3, #12
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	429a      	cmp	r2, r3
 800130e:	d1eb      	bne.n	80012e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001310:	4b25      	ldr	r3, [pc, #148]	@ (80013a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 030f 	and.w	r3, r3, #15
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	429a      	cmp	r2, r3
 800131c:	d20c      	bcs.n	8001338 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800131e:	4b22      	ldr	r3, [pc, #136]	@ (80013a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001320:	683a      	ldr	r2, [r7, #0]
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001326:	4b20      	ldr	r3, [pc, #128]	@ (80013a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 030f 	and.w	r3, r3, #15
 800132e:	683a      	ldr	r2, [r7, #0]
 8001330:	429a      	cmp	r2, r3
 8001332:	d001      	beq.n	8001338 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e032      	b.n	800139e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 0304 	and.w	r3, r3, #4
 8001340:	2b00      	cmp	r3, #0
 8001342:	d008      	beq.n	8001356 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001344:	4b19      	ldr	r3, [pc, #100]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	4916      	ldr	r1, [pc, #88]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001352:	4313      	orrs	r3, r2
 8001354:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 0308 	and.w	r3, r3, #8
 800135e:	2b00      	cmp	r3, #0
 8001360:	d009      	beq.n	8001376 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001362:	4b12      	ldr	r3, [pc, #72]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	691b      	ldr	r3, [r3, #16]
 800136e:	00db      	lsls	r3, r3, #3
 8001370:	490e      	ldr	r1, [pc, #56]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001372:	4313      	orrs	r3, r2
 8001374:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001376:	f000 f873 	bl	8001460 <HAL_RCC_GetSysClockFreq>
 800137a:	4602      	mov	r2, r0
 800137c:	4b0b      	ldr	r3, [pc, #44]	@ (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	091b      	lsrs	r3, r3, #4
 8001382:	f003 030f 	and.w	r3, r3, #15
 8001386:	490a      	ldr	r1, [pc, #40]	@ (80013b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001388:	5ccb      	ldrb	r3, [r1, r3]
 800138a:	fa22 f303 	lsr.w	r3, r2, r3
 800138e:	4a09      	ldr	r2, [pc, #36]	@ (80013b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001392:	4b09      	ldr	r3, [pc, #36]	@ (80013b8 <HAL_RCC_ClockConfig+0x1c8>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff faae 	bl	80008f8 <HAL_InitTick>

  return HAL_OK;
 800139c:	2300      	movs	r3, #0
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40023c00 	.word	0x40023c00
 80013ac:	40023800 	.word	0x40023800
 80013b0:	080042f0 	.word	0x080042f0
 80013b4:	20000000 	.word	0x20000000
 80013b8:	20000004 	.word	0x20000004

080013bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013c0:	4b03      	ldr	r3, [pc, #12]	@ (80013d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80013c2:	681b      	ldr	r3, [r3, #0]
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	20000000 	.word	0x20000000

080013d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80013d8:	f7ff fff0 	bl	80013bc <HAL_RCC_GetHCLKFreq>
 80013dc:	4602      	mov	r2, r0
 80013de:	4b05      	ldr	r3, [pc, #20]	@ (80013f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	0a9b      	lsrs	r3, r3, #10
 80013e4:	f003 0307 	and.w	r3, r3, #7
 80013e8:	4903      	ldr	r1, [pc, #12]	@ (80013f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013ea:	5ccb      	ldrb	r3, [r1, r3]
 80013ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40023800 	.word	0x40023800
 80013f8:	08004300 	.word	0x08004300

080013fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	220f      	movs	r2, #15
 800140a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800140c:	4b12      	ldr	r3, [pc, #72]	@ (8001458 <HAL_RCC_GetClockConfig+0x5c>)
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	f003 0203 	and.w	r2, r3, #3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001418:	4b0f      	ldr	r3, [pc, #60]	@ (8001458 <HAL_RCC_GetClockConfig+0x5c>)
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001424:	4b0c      	ldr	r3, [pc, #48]	@ (8001458 <HAL_RCC_GetClockConfig+0x5c>)
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001430:	4b09      	ldr	r3, [pc, #36]	@ (8001458 <HAL_RCC_GetClockConfig+0x5c>)
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	08db      	lsrs	r3, r3, #3
 8001436:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800143e:	4b07      	ldr	r3, [pc, #28]	@ (800145c <HAL_RCC_GetClockConfig+0x60>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 020f 	and.w	r2, r3, #15
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	601a      	str	r2, [r3, #0]
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	40023800 	.word	0x40023800
 800145c:	40023c00 	.word	0x40023c00

08001460 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001460:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001464:	b0ae      	sub	sp, #184	@ 0xb8
 8001466:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001468:	2300      	movs	r3, #0
 800146a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800146e:	2300      	movs	r3, #0
 8001470:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001474:	2300      	movs	r3, #0
 8001476:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800147a:	2300      	movs	r3, #0
 800147c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001480:	2300      	movs	r3, #0
 8001482:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001486:	4bcb      	ldr	r3, [pc, #812]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	f003 030c 	and.w	r3, r3, #12
 800148e:	2b0c      	cmp	r3, #12
 8001490:	f200 8206 	bhi.w	80018a0 <HAL_RCC_GetSysClockFreq+0x440>
 8001494:	a201      	add	r2, pc, #4	@ (adr r2, 800149c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800149a:	bf00      	nop
 800149c:	080014d1 	.word	0x080014d1
 80014a0:	080018a1 	.word	0x080018a1
 80014a4:	080018a1 	.word	0x080018a1
 80014a8:	080018a1 	.word	0x080018a1
 80014ac:	080014d9 	.word	0x080014d9
 80014b0:	080018a1 	.word	0x080018a1
 80014b4:	080018a1 	.word	0x080018a1
 80014b8:	080018a1 	.word	0x080018a1
 80014bc:	080014e1 	.word	0x080014e1
 80014c0:	080018a1 	.word	0x080018a1
 80014c4:	080018a1 	.word	0x080018a1
 80014c8:	080018a1 	.word	0x080018a1
 80014cc:	080016d1 	.word	0x080016d1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80014d0:	4bb9      	ldr	r3, [pc, #740]	@ (80017b8 <HAL_RCC_GetSysClockFreq+0x358>)
 80014d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80014d6:	e1e7      	b.n	80018a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80014d8:	4bb8      	ldr	r3, [pc, #736]	@ (80017bc <HAL_RCC_GetSysClockFreq+0x35c>)
 80014da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80014de:	e1e3      	b.n	80018a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014e0:	4bb4      	ldr	r3, [pc, #720]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80014e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014ec:	4bb1      	ldr	r3, [pc, #708]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d071      	beq.n	80015dc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014f8:	4bae      	ldr	r3, [pc, #696]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	099b      	lsrs	r3, r3, #6
 80014fe:	2200      	movs	r2, #0
 8001500:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001504:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001508:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800150c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001510:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001514:	2300      	movs	r3, #0
 8001516:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800151a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800151e:	4622      	mov	r2, r4
 8001520:	462b      	mov	r3, r5
 8001522:	f04f 0000 	mov.w	r0, #0
 8001526:	f04f 0100 	mov.w	r1, #0
 800152a:	0159      	lsls	r1, r3, #5
 800152c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001530:	0150      	lsls	r0, r2, #5
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	4621      	mov	r1, r4
 8001538:	1a51      	subs	r1, r2, r1
 800153a:	6439      	str	r1, [r7, #64]	@ 0x40
 800153c:	4629      	mov	r1, r5
 800153e:	eb63 0301 	sbc.w	r3, r3, r1
 8001542:	647b      	str	r3, [r7, #68]	@ 0x44
 8001544:	f04f 0200 	mov.w	r2, #0
 8001548:	f04f 0300 	mov.w	r3, #0
 800154c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001550:	4649      	mov	r1, r9
 8001552:	018b      	lsls	r3, r1, #6
 8001554:	4641      	mov	r1, r8
 8001556:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800155a:	4641      	mov	r1, r8
 800155c:	018a      	lsls	r2, r1, #6
 800155e:	4641      	mov	r1, r8
 8001560:	1a51      	subs	r1, r2, r1
 8001562:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001564:	4649      	mov	r1, r9
 8001566:	eb63 0301 	sbc.w	r3, r3, r1
 800156a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800156c:	f04f 0200 	mov.w	r2, #0
 8001570:	f04f 0300 	mov.w	r3, #0
 8001574:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001578:	4649      	mov	r1, r9
 800157a:	00cb      	lsls	r3, r1, #3
 800157c:	4641      	mov	r1, r8
 800157e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001582:	4641      	mov	r1, r8
 8001584:	00ca      	lsls	r2, r1, #3
 8001586:	4610      	mov	r0, r2
 8001588:	4619      	mov	r1, r3
 800158a:	4603      	mov	r3, r0
 800158c:	4622      	mov	r2, r4
 800158e:	189b      	adds	r3, r3, r2
 8001590:	633b      	str	r3, [r7, #48]	@ 0x30
 8001592:	462b      	mov	r3, r5
 8001594:	460a      	mov	r2, r1
 8001596:	eb42 0303 	adc.w	r3, r2, r3
 800159a:	637b      	str	r3, [r7, #52]	@ 0x34
 800159c:	f04f 0200 	mov.w	r2, #0
 80015a0:	f04f 0300 	mov.w	r3, #0
 80015a4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80015a8:	4629      	mov	r1, r5
 80015aa:	024b      	lsls	r3, r1, #9
 80015ac:	4621      	mov	r1, r4
 80015ae:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80015b2:	4621      	mov	r1, r4
 80015b4:	024a      	lsls	r2, r1, #9
 80015b6:	4610      	mov	r0, r2
 80015b8:	4619      	mov	r1, r3
 80015ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80015be:	2200      	movs	r2, #0
 80015c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80015c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80015c8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80015cc:	f7fe fe20 	bl	8000210 <__aeabi_uldivmod>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4613      	mov	r3, r2
 80015d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80015da:	e067      	b.n	80016ac <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015dc:	4b75      	ldr	r3, [pc, #468]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	099b      	lsrs	r3, r3, #6
 80015e2:	2200      	movs	r2, #0
 80015e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80015e8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80015ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80015f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015f4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80015f6:	2300      	movs	r3, #0
 80015f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80015fa:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80015fe:	4622      	mov	r2, r4
 8001600:	462b      	mov	r3, r5
 8001602:	f04f 0000 	mov.w	r0, #0
 8001606:	f04f 0100 	mov.w	r1, #0
 800160a:	0159      	lsls	r1, r3, #5
 800160c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001610:	0150      	lsls	r0, r2, #5
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4621      	mov	r1, r4
 8001618:	1a51      	subs	r1, r2, r1
 800161a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800161c:	4629      	mov	r1, r5
 800161e:	eb63 0301 	sbc.w	r3, r3, r1
 8001622:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001624:	f04f 0200 	mov.w	r2, #0
 8001628:	f04f 0300 	mov.w	r3, #0
 800162c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001630:	4649      	mov	r1, r9
 8001632:	018b      	lsls	r3, r1, #6
 8001634:	4641      	mov	r1, r8
 8001636:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800163a:	4641      	mov	r1, r8
 800163c:	018a      	lsls	r2, r1, #6
 800163e:	4641      	mov	r1, r8
 8001640:	ebb2 0a01 	subs.w	sl, r2, r1
 8001644:	4649      	mov	r1, r9
 8001646:	eb63 0b01 	sbc.w	fp, r3, r1
 800164a:	f04f 0200 	mov.w	r2, #0
 800164e:	f04f 0300 	mov.w	r3, #0
 8001652:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001656:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800165a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800165e:	4692      	mov	sl, r2
 8001660:	469b      	mov	fp, r3
 8001662:	4623      	mov	r3, r4
 8001664:	eb1a 0303 	adds.w	r3, sl, r3
 8001668:	623b      	str	r3, [r7, #32]
 800166a:	462b      	mov	r3, r5
 800166c:	eb4b 0303 	adc.w	r3, fp, r3
 8001670:	627b      	str	r3, [r7, #36]	@ 0x24
 8001672:	f04f 0200 	mov.w	r2, #0
 8001676:	f04f 0300 	mov.w	r3, #0
 800167a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800167e:	4629      	mov	r1, r5
 8001680:	028b      	lsls	r3, r1, #10
 8001682:	4621      	mov	r1, r4
 8001684:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001688:	4621      	mov	r1, r4
 800168a:	028a      	lsls	r2, r1, #10
 800168c:	4610      	mov	r0, r2
 800168e:	4619      	mov	r1, r3
 8001690:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001694:	2200      	movs	r2, #0
 8001696:	673b      	str	r3, [r7, #112]	@ 0x70
 8001698:	677a      	str	r2, [r7, #116]	@ 0x74
 800169a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800169e:	f7fe fdb7 	bl	8000210 <__aeabi_uldivmod>
 80016a2:	4602      	mov	r2, r0
 80016a4:	460b      	mov	r3, r1
 80016a6:	4613      	mov	r3, r2
 80016a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80016ac:	4b41      	ldr	r3, [pc, #260]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	0c1b      	lsrs	r3, r3, #16
 80016b2:	f003 0303 	and.w	r3, r3, #3
 80016b6:	3301      	adds	r3, #1
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80016be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80016c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80016c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80016ce:	e0eb      	b.n	80018a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016d0:	4b38      	ldr	r3, [pc, #224]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80016d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016dc:	4b35      	ldr	r3, [pc, #212]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d06b      	beq.n	80017c0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016e8:	4b32      	ldr	r3, [pc, #200]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x354>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	099b      	lsrs	r3, r3, #6
 80016ee:	2200      	movs	r2, #0
 80016f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80016f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80016f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016fa:	663b      	str	r3, [r7, #96]	@ 0x60
 80016fc:	2300      	movs	r3, #0
 80016fe:	667b      	str	r3, [r7, #100]	@ 0x64
 8001700:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001704:	4622      	mov	r2, r4
 8001706:	462b      	mov	r3, r5
 8001708:	f04f 0000 	mov.w	r0, #0
 800170c:	f04f 0100 	mov.w	r1, #0
 8001710:	0159      	lsls	r1, r3, #5
 8001712:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001716:	0150      	lsls	r0, r2, #5
 8001718:	4602      	mov	r2, r0
 800171a:	460b      	mov	r3, r1
 800171c:	4621      	mov	r1, r4
 800171e:	1a51      	subs	r1, r2, r1
 8001720:	61b9      	str	r1, [r7, #24]
 8001722:	4629      	mov	r1, r5
 8001724:	eb63 0301 	sbc.w	r3, r3, r1
 8001728:	61fb      	str	r3, [r7, #28]
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	f04f 0300 	mov.w	r3, #0
 8001732:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001736:	4659      	mov	r1, fp
 8001738:	018b      	lsls	r3, r1, #6
 800173a:	4651      	mov	r1, sl
 800173c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001740:	4651      	mov	r1, sl
 8001742:	018a      	lsls	r2, r1, #6
 8001744:	4651      	mov	r1, sl
 8001746:	ebb2 0801 	subs.w	r8, r2, r1
 800174a:	4659      	mov	r1, fp
 800174c:	eb63 0901 	sbc.w	r9, r3, r1
 8001750:	f04f 0200 	mov.w	r2, #0
 8001754:	f04f 0300 	mov.w	r3, #0
 8001758:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800175c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001760:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001764:	4690      	mov	r8, r2
 8001766:	4699      	mov	r9, r3
 8001768:	4623      	mov	r3, r4
 800176a:	eb18 0303 	adds.w	r3, r8, r3
 800176e:	613b      	str	r3, [r7, #16]
 8001770:	462b      	mov	r3, r5
 8001772:	eb49 0303 	adc.w	r3, r9, r3
 8001776:	617b      	str	r3, [r7, #20]
 8001778:	f04f 0200 	mov.w	r2, #0
 800177c:	f04f 0300 	mov.w	r3, #0
 8001780:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001784:	4629      	mov	r1, r5
 8001786:	024b      	lsls	r3, r1, #9
 8001788:	4621      	mov	r1, r4
 800178a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800178e:	4621      	mov	r1, r4
 8001790:	024a      	lsls	r2, r1, #9
 8001792:	4610      	mov	r0, r2
 8001794:	4619      	mov	r1, r3
 8001796:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800179a:	2200      	movs	r2, #0
 800179c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800179e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80017a0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80017a4:	f7fe fd34 	bl	8000210 <__aeabi_uldivmod>
 80017a8:	4602      	mov	r2, r0
 80017aa:	460b      	mov	r3, r1
 80017ac:	4613      	mov	r3, r2
 80017ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80017b2:	e065      	b.n	8001880 <HAL_RCC_GetSysClockFreq+0x420>
 80017b4:	40023800 	.word	0x40023800
 80017b8:	00f42400 	.word	0x00f42400
 80017bc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017c0:	4b3d      	ldr	r3, [pc, #244]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x458>)
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	099b      	lsrs	r3, r3, #6
 80017c6:	2200      	movs	r2, #0
 80017c8:	4618      	mov	r0, r3
 80017ca:	4611      	mov	r1, r2
 80017cc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80017d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80017d2:	2300      	movs	r3, #0
 80017d4:	657b      	str	r3, [r7, #84]	@ 0x54
 80017d6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80017da:	4642      	mov	r2, r8
 80017dc:	464b      	mov	r3, r9
 80017de:	f04f 0000 	mov.w	r0, #0
 80017e2:	f04f 0100 	mov.w	r1, #0
 80017e6:	0159      	lsls	r1, r3, #5
 80017e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017ec:	0150      	lsls	r0, r2, #5
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	4641      	mov	r1, r8
 80017f4:	1a51      	subs	r1, r2, r1
 80017f6:	60b9      	str	r1, [r7, #8]
 80017f8:	4649      	mov	r1, r9
 80017fa:	eb63 0301 	sbc.w	r3, r3, r1
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	f04f 0200 	mov.w	r2, #0
 8001804:	f04f 0300 	mov.w	r3, #0
 8001808:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800180c:	4659      	mov	r1, fp
 800180e:	018b      	lsls	r3, r1, #6
 8001810:	4651      	mov	r1, sl
 8001812:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001816:	4651      	mov	r1, sl
 8001818:	018a      	lsls	r2, r1, #6
 800181a:	4651      	mov	r1, sl
 800181c:	1a54      	subs	r4, r2, r1
 800181e:	4659      	mov	r1, fp
 8001820:	eb63 0501 	sbc.w	r5, r3, r1
 8001824:	f04f 0200 	mov.w	r2, #0
 8001828:	f04f 0300 	mov.w	r3, #0
 800182c:	00eb      	lsls	r3, r5, #3
 800182e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001832:	00e2      	lsls	r2, r4, #3
 8001834:	4614      	mov	r4, r2
 8001836:	461d      	mov	r5, r3
 8001838:	4643      	mov	r3, r8
 800183a:	18e3      	adds	r3, r4, r3
 800183c:	603b      	str	r3, [r7, #0]
 800183e:	464b      	mov	r3, r9
 8001840:	eb45 0303 	adc.w	r3, r5, r3
 8001844:	607b      	str	r3, [r7, #4]
 8001846:	f04f 0200 	mov.w	r2, #0
 800184a:	f04f 0300 	mov.w	r3, #0
 800184e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001852:	4629      	mov	r1, r5
 8001854:	028b      	lsls	r3, r1, #10
 8001856:	4621      	mov	r1, r4
 8001858:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800185c:	4621      	mov	r1, r4
 800185e:	028a      	lsls	r2, r1, #10
 8001860:	4610      	mov	r0, r2
 8001862:	4619      	mov	r1, r3
 8001864:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001868:	2200      	movs	r2, #0
 800186a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800186c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800186e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001872:	f7fe fccd 	bl	8000210 <__aeabi_uldivmod>
 8001876:	4602      	mov	r2, r0
 8001878:	460b      	mov	r3, r1
 800187a:	4613      	mov	r3, r2
 800187c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001880:	4b0d      	ldr	r3, [pc, #52]	@ (80018b8 <HAL_RCC_GetSysClockFreq+0x458>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	0f1b      	lsrs	r3, r3, #28
 8001886:	f003 0307 	and.w	r3, r3, #7
 800188a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800188e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001892:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001896:	fbb2 f3f3 	udiv	r3, r2, r3
 800189a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800189e:	e003      	b.n	80018a8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018a0:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <HAL_RCC_GetSysClockFreq+0x45c>)
 80018a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80018a6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018a8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	37b8      	adds	r7, #184	@ 0xb8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018b6:	bf00      	nop
 80018b8:	40023800 	.word	0x40023800
 80018bc:	00f42400 	.word	0x00f42400

080018c0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d101      	bne.n	80018d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e28d      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	2b00      	cmp	r3, #0
 80018dc:	f000 8083 	beq.w	80019e6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80018e0:	4b94      	ldr	r3, [pc, #592]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f003 030c 	and.w	r3, r3, #12
 80018e8:	2b04      	cmp	r3, #4
 80018ea:	d019      	beq.n	8001920 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80018ec:	4b91      	ldr	r3, [pc, #580]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	f003 030c 	and.w	r3, r3, #12
        || \
 80018f4:	2b08      	cmp	r3, #8
 80018f6:	d106      	bne.n	8001906 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80018f8:	4b8e      	ldr	r3, [pc, #568]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001900:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001904:	d00c      	beq.n	8001920 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001906:	4b8b      	ldr	r3, [pc, #556]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800190e:	2b0c      	cmp	r3, #12
 8001910:	d112      	bne.n	8001938 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001912:	4b88      	ldr	r3, [pc, #544]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800191a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800191e:	d10b      	bne.n	8001938 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001920:	4b84      	ldr	r3, [pc, #528]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001928:	2b00      	cmp	r3, #0
 800192a:	d05b      	beq.n	80019e4 <HAL_RCC_OscConfig+0x124>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d157      	bne.n	80019e4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	e25a      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001940:	d106      	bne.n	8001950 <HAL_RCC_OscConfig+0x90>
 8001942:	4b7c      	ldr	r3, [pc, #496]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a7b      	ldr	r2, [pc, #492]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001948:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800194c:	6013      	str	r3, [r2, #0]
 800194e:	e01d      	b.n	800198c <HAL_RCC_OscConfig+0xcc>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001958:	d10c      	bne.n	8001974 <HAL_RCC_OscConfig+0xb4>
 800195a:	4b76      	ldr	r3, [pc, #472]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a75      	ldr	r2, [pc, #468]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001960:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001964:	6013      	str	r3, [r2, #0]
 8001966:	4b73      	ldr	r3, [pc, #460]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a72      	ldr	r2, [pc, #456]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 800196c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001970:	6013      	str	r3, [r2, #0]
 8001972:	e00b      	b.n	800198c <HAL_RCC_OscConfig+0xcc>
 8001974:	4b6f      	ldr	r3, [pc, #444]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a6e      	ldr	r2, [pc, #440]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 800197a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800197e:	6013      	str	r3, [r2, #0]
 8001980:	4b6c      	ldr	r3, [pc, #432]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a6b      	ldr	r2, [pc, #428]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001986:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800198a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d013      	beq.n	80019bc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001994:	f7ff f990 	bl	8000cb8 <HAL_GetTick>
 8001998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800199a:	e008      	b.n	80019ae <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800199c:	f7ff f98c 	bl	8000cb8 <HAL_GetTick>
 80019a0:	4602      	mov	r2, r0
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	2b64      	cmp	r3, #100	@ 0x64
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e21f      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ae:	4b61      	ldr	r3, [pc, #388]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d0f0      	beq.n	800199c <HAL_RCC_OscConfig+0xdc>
 80019ba:	e014      	b.n	80019e6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019bc:	f7ff f97c 	bl	8000cb8 <HAL_GetTick>
 80019c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019c2:	e008      	b.n	80019d6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019c4:	f7ff f978 	bl	8000cb8 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	2b64      	cmp	r3, #100	@ 0x64
 80019d0:	d901      	bls.n	80019d6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80019d2:	2303      	movs	r3, #3
 80019d4:	e20b      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019d6:	4b57      	ldr	r3, [pc, #348]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d1f0      	bne.n	80019c4 <HAL_RCC_OscConfig+0x104>
 80019e2:	e000      	b.n	80019e6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d06f      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80019f2:	4b50      	ldr	r3, [pc, #320]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	f003 030c 	and.w	r3, r3, #12
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d017      	beq.n	8001a2e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80019fe:	4b4d      	ldr	r3, [pc, #308]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	f003 030c 	and.w	r3, r3, #12
        || \
 8001a06:	2b08      	cmp	r3, #8
 8001a08:	d105      	bne.n	8001a16 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a0a:	4b4a      	ldr	r3, [pc, #296]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d00b      	beq.n	8001a2e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a16:	4b47      	ldr	r3, [pc, #284]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a1e:	2b0c      	cmp	r3, #12
 8001a20:	d11c      	bne.n	8001a5c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a22:	4b44      	ldr	r3, [pc, #272]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d116      	bne.n	8001a5c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a2e:	4b41      	ldr	r3, [pc, #260]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d005      	beq.n	8001a46 <HAL_RCC_OscConfig+0x186>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d001      	beq.n	8001a46 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e1d3      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a46:	4b3b      	ldr	r3, [pc, #236]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	00db      	lsls	r3, r3, #3
 8001a54:	4937      	ldr	r1, [pc, #220]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a5a:	e03a      	b.n	8001ad2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d020      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a64:	4b34      	ldr	r3, [pc, #208]	@ (8001b38 <HAL_RCC_OscConfig+0x278>)
 8001a66:	2201      	movs	r2, #1
 8001a68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6a:	f7ff f925 	bl	8000cb8 <HAL_GetTick>
 8001a6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a70:	e008      	b.n	8001a84 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a72:	f7ff f921 	bl	8000cb8 <HAL_GetTick>
 8001a76:	4602      	mov	r2, r0
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	1ad3      	subs	r3, r2, r3
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d901      	bls.n	8001a84 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e1b4      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a84:	4b2b      	ldr	r3, [pc, #172]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d0f0      	beq.n	8001a72 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a90:	4b28      	ldr	r3, [pc, #160]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	691b      	ldr	r3, [r3, #16]
 8001a9c:	00db      	lsls	r3, r3, #3
 8001a9e:	4925      	ldr	r1, [pc, #148]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	600b      	str	r3, [r1, #0]
 8001aa4:	e015      	b.n	8001ad2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aa6:	4b24      	ldr	r3, [pc, #144]	@ (8001b38 <HAL_RCC_OscConfig+0x278>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aac:	f7ff f904 	bl	8000cb8 <HAL_GetTick>
 8001ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ab2:	e008      	b.n	8001ac6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ab4:	f7ff f900 	bl	8000cb8 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e193      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ac6:	4b1b      	ldr	r3, [pc, #108]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0302 	and.w	r3, r3, #2
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d1f0      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0308 	and.w	r3, r3, #8
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d036      	beq.n	8001b4c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	695b      	ldr	r3, [r3, #20]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d016      	beq.n	8001b14 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ae6:	4b15      	ldr	r3, [pc, #84]	@ (8001b3c <HAL_RCC_OscConfig+0x27c>)
 8001ae8:	2201      	movs	r2, #1
 8001aea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aec:	f7ff f8e4 	bl	8000cb8 <HAL_GetTick>
 8001af0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001af2:	e008      	b.n	8001b06 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001af4:	f7ff f8e0 	bl	8000cb8 <HAL_GetTick>
 8001af8:	4602      	mov	r2, r0
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d901      	bls.n	8001b06 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001b02:	2303      	movs	r3, #3
 8001b04:	e173      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b06:	4b0b      	ldr	r3, [pc, #44]	@ (8001b34 <HAL_RCC_OscConfig+0x274>)
 8001b08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b0a:	f003 0302 	and.w	r3, r3, #2
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d0f0      	beq.n	8001af4 <HAL_RCC_OscConfig+0x234>
 8001b12:	e01b      	b.n	8001b4c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b14:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <HAL_RCC_OscConfig+0x27c>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b1a:	f7ff f8cd 	bl	8000cb8 <HAL_GetTick>
 8001b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b20:	e00e      	b.n	8001b40 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b22:	f7ff f8c9 	bl	8000cb8 <HAL_GetTick>
 8001b26:	4602      	mov	r2, r0
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d907      	bls.n	8001b40 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001b30:	2303      	movs	r3, #3
 8001b32:	e15c      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
 8001b34:	40023800 	.word	0x40023800
 8001b38:	42470000 	.word	0x42470000
 8001b3c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b40:	4b8a      	ldr	r3, [pc, #552]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001b42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b44:	f003 0302 	and.w	r3, r3, #2
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1ea      	bne.n	8001b22 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0304 	and.w	r3, r3, #4
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	f000 8097 	beq.w	8001c88 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b5e:	4b83      	ldr	r3, [pc, #524]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d10f      	bne.n	8001b8a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60bb      	str	r3, [r7, #8]
 8001b6e:	4b7f      	ldr	r3, [pc, #508]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b72:	4a7e      	ldr	r2, [pc, #504]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001b74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b7a:	4b7c      	ldr	r3, [pc, #496]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b82:	60bb      	str	r3, [r7, #8]
 8001b84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b86:	2301      	movs	r3, #1
 8001b88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b8a:	4b79      	ldr	r3, [pc, #484]	@ (8001d70 <HAL_RCC_OscConfig+0x4b0>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d118      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b96:	4b76      	ldr	r3, [pc, #472]	@ (8001d70 <HAL_RCC_OscConfig+0x4b0>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a75      	ldr	r2, [pc, #468]	@ (8001d70 <HAL_RCC_OscConfig+0x4b0>)
 8001b9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ba0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ba2:	f7ff f889 	bl	8000cb8 <HAL_GetTick>
 8001ba6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba8:	e008      	b.n	8001bbc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001baa:	f7ff f885 	bl	8000cb8 <HAL_GetTick>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e118      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bbc:	4b6c      	ldr	r3, [pc, #432]	@ (8001d70 <HAL_RCC_OscConfig+0x4b0>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d0f0      	beq.n	8001baa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d106      	bne.n	8001bde <HAL_RCC_OscConfig+0x31e>
 8001bd0:	4b66      	ldr	r3, [pc, #408]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bd4:	4a65      	ldr	r2, [pc, #404]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001bd6:	f043 0301 	orr.w	r3, r3, #1
 8001bda:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bdc:	e01c      	b.n	8001c18 <HAL_RCC_OscConfig+0x358>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	2b05      	cmp	r3, #5
 8001be4:	d10c      	bne.n	8001c00 <HAL_RCC_OscConfig+0x340>
 8001be6:	4b61      	ldr	r3, [pc, #388]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bea:	4a60      	ldr	r2, [pc, #384]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001bec:	f043 0304 	orr.w	r3, r3, #4
 8001bf0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bf2:	4b5e      	ldr	r3, [pc, #376]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bf6:	4a5d      	ldr	r2, [pc, #372]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bfe:	e00b      	b.n	8001c18 <HAL_RCC_OscConfig+0x358>
 8001c00:	4b5a      	ldr	r3, [pc, #360]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c04:	4a59      	ldr	r2, [pc, #356]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c06:	f023 0301 	bic.w	r3, r3, #1
 8001c0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c0c:	4b57      	ldr	r3, [pc, #348]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c10:	4a56      	ldr	r2, [pc, #344]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c12:	f023 0304 	bic.w	r3, r3, #4
 8001c16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d015      	beq.n	8001c4c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c20:	f7ff f84a 	bl	8000cb8 <HAL_GetTick>
 8001c24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c26:	e00a      	b.n	8001c3e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c28:	f7ff f846 	bl	8000cb8 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e0d7      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c3e:	4b4b      	ldr	r3, [pc, #300]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d0ee      	beq.n	8001c28 <HAL_RCC_OscConfig+0x368>
 8001c4a:	e014      	b.n	8001c76 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c4c:	f7ff f834 	bl	8000cb8 <HAL_GetTick>
 8001c50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c52:	e00a      	b.n	8001c6a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c54:	f7ff f830 	bl	8000cb8 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d901      	bls.n	8001c6a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e0c1      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c6a:	4b40      	ldr	r3, [pc, #256]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d1ee      	bne.n	8001c54 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001c76:	7dfb      	ldrb	r3, [r7, #23]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d105      	bne.n	8001c88 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c7c:	4b3b      	ldr	r3, [pc, #236]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c80:	4a3a      	ldr	r2, [pc, #232]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c86:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	f000 80ad 	beq.w	8001dec <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c92:	4b36      	ldr	r3, [pc, #216]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	f003 030c 	and.w	r3, r3, #12
 8001c9a:	2b08      	cmp	r3, #8
 8001c9c:	d060      	beq.n	8001d60 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	699b      	ldr	r3, [r3, #24]
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d145      	bne.n	8001d32 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ca6:	4b33      	ldr	r3, [pc, #204]	@ (8001d74 <HAL_RCC_OscConfig+0x4b4>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cac:	f7ff f804 	bl	8000cb8 <HAL_GetTick>
 8001cb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cb2:	e008      	b.n	8001cc6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cb4:	f7ff f800 	bl	8000cb8 <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e093      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cc6:	4b29      	ldr	r3, [pc, #164]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d1f0      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	69da      	ldr	r2, [r3, #28]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6a1b      	ldr	r3, [r3, #32]
 8001cda:	431a      	orrs	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce0:	019b      	lsls	r3, r3, #6
 8001ce2:	431a      	orrs	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce8:	085b      	lsrs	r3, r3, #1
 8001cea:	3b01      	subs	r3, #1
 8001cec:	041b      	lsls	r3, r3, #16
 8001cee:	431a      	orrs	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf4:	061b      	lsls	r3, r3, #24
 8001cf6:	431a      	orrs	r2, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfc:	071b      	lsls	r3, r3, #28
 8001cfe:	491b      	ldr	r1, [pc, #108]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001d00:	4313      	orrs	r3, r2
 8001d02:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d04:	4b1b      	ldr	r3, [pc, #108]	@ (8001d74 <HAL_RCC_OscConfig+0x4b4>)
 8001d06:	2201      	movs	r2, #1
 8001d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d0a:	f7fe ffd5 	bl	8000cb8 <HAL_GetTick>
 8001d0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d10:	e008      	b.n	8001d24 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d12:	f7fe ffd1 	bl	8000cb8 <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d901      	bls.n	8001d24 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001d20:	2303      	movs	r3, #3
 8001d22:	e064      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d24:	4b11      	ldr	r3, [pc, #68]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d0f0      	beq.n	8001d12 <HAL_RCC_OscConfig+0x452>
 8001d30:	e05c      	b.n	8001dec <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d32:	4b10      	ldr	r3, [pc, #64]	@ (8001d74 <HAL_RCC_OscConfig+0x4b4>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d38:	f7fe ffbe 	bl	8000cb8 <HAL_GetTick>
 8001d3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d3e:	e008      	b.n	8001d52 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d40:	f7fe ffba 	bl	8000cb8 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e04d      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d52:	4b06      	ldr	r3, [pc, #24]	@ (8001d6c <HAL_RCC_OscConfig+0x4ac>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1f0      	bne.n	8001d40 <HAL_RCC_OscConfig+0x480>
 8001d5e:	e045      	b.n	8001dec <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d107      	bne.n	8001d78 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e040      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	40007000 	.word	0x40007000
 8001d74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d78:	4b1f      	ldr	r3, [pc, #124]	@ (8001df8 <HAL_RCC_OscConfig+0x538>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	699b      	ldr	r3, [r3, #24]
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d030      	beq.n	8001de8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d129      	bne.n	8001de8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d122      	bne.n	8001de8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001da2:	68fa      	ldr	r2, [r7, #12]
 8001da4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001da8:	4013      	ands	r3, r2
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001dae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d119      	bne.n	8001de8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dbe:	085b      	lsrs	r3, r3, #1
 8001dc0:	3b01      	subs	r3, #1
 8001dc2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d10f      	bne.n	8001de8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dd2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d107      	bne.n	8001de8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d001      	beq.n	8001dec <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e000      	b.n	8001dee <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3718      	adds	r7, #24
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40023800 	.word	0x40023800

08001dfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d101      	bne.n	8001e0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e041      	b.n	8001e92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d106      	bne.n	8001e28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f000 f839 	bl	8001e9a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2202      	movs	r2, #2
 8001e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3304      	adds	r3, #4
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4610      	mov	r0, r2
 8001e3c:	f000 f9c0 	bl	80021c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2201      	movs	r2, #1
 8001e44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2201      	movs	r2, #1
 8001e74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	b083      	sub	sp, #12
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001ea2:	bf00      	nop
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
	...

08001eb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d001      	beq.n	8001ec8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e04e      	b.n	8001f66 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2202      	movs	r2, #2
 8001ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	68da      	ldr	r2, [r3, #12]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f042 0201 	orr.w	r2, r2, #1
 8001ede:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a23      	ldr	r2, [pc, #140]	@ (8001f74 <HAL_TIM_Base_Start_IT+0xc4>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d022      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ef2:	d01d      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a1f      	ldr	r2, [pc, #124]	@ (8001f78 <HAL_TIM_Base_Start_IT+0xc8>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d018      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a1e      	ldr	r2, [pc, #120]	@ (8001f7c <HAL_TIM_Base_Start_IT+0xcc>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d013      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a1c      	ldr	r2, [pc, #112]	@ (8001f80 <HAL_TIM_Base_Start_IT+0xd0>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d00e      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a1b      	ldr	r2, [pc, #108]	@ (8001f84 <HAL_TIM_Base_Start_IT+0xd4>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d009      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a19      	ldr	r2, [pc, #100]	@ (8001f88 <HAL_TIM_Base_Start_IT+0xd8>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d004      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a18      	ldr	r2, [pc, #96]	@ (8001f8c <HAL_TIM_Base_Start_IT+0xdc>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d111      	bne.n	8001f54 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	f003 0307 	and.w	r3, r3, #7
 8001f3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2b06      	cmp	r3, #6
 8001f40:	d010      	beq.n	8001f64 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f042 0201 	orr.w	r2, r2, #1
 8001f50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f52:	e007      	b.n	8001f64 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f042 0201 	orr.w	r2, r2, #1
 8001f62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f64:	2300      	movs	r3, #0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3714      	adds	r7, #20
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	40010000 	.word	0x40010000
 8001f78:	40000400 	.word	0x40000400
 8001f7c:	40000800 	.word	0x40000800
 8001f80:	40000c00 	.word	0x40000c00
 8001f84:	40010400 	.word	0x40010400
 8001f88:	40014000 	.word	0x40014000
 8001f8c:	40001800 	.word	0x40001800

08001f90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68db      	ldr	r3, [r3, #12]
 8001f9e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d020      	beq.n	8001ff4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d01b      	beq.n	8001ff4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f06f 0202 	mvn.w	r2, #2
 8001fc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2201      	movs	r2, #1
 8001fca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	f003 0303 	and.w	r3, r3, #3
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d003      	beq.n	8001fe2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 f8d2 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
 8001fe0:	e005      	b.n	8001fee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f000 f8c4 	bl	8002170 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f000 f8d5 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	f003 0304 	and.w	r3, r3, #4
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d020      	beq.n	8002040 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f003 0304 	and.w	r3, r3, #4
 8002004:	2b00      	cmp	r3, #0
 8002006:	d01b      	beq.n	8002040 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f06f 0204 	mvn.w	r2, #4
 8002010:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2202      	movs	r2, #2
 8002016:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002022:	2b00      	cmp	r3, #0
 8002024:	d003      	beq.n	800202e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f000 f8ac 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
 800202c:	e005      	b.n	800203a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f000 f89e 	bl	8002170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f000 f8af 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	f003 0308 	and.w	r3, r3, #8
 8002046:	2b00      	cmp	r3, #0
 8002048:	d020      	beq.n	800208c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	f003 0308 	and.w	r3, r3, #8
 8002050:	2b00      	cmp	r3, #0
 8002052:	d01b      	beq.n	800208c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f06f 0208 	mvn.w	r2, #8
 800205c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2204      	movs	r2, #4
 8002062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	69db      	ldr	r3, [r3, #28]
 800206a:	f003 0303 	and.w	r3, r3, #3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d003      	beq.n	800207a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 f886 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
 8002078:	e005      	b.n	8002086 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f000 f878 	bl	8002170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f000 f889 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	f003 0310 	and.w	r3, r3, #16
 8002092:	2b00      	cmp	r3, #0
 8002094:	d020      	beq.n	80020d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f003 0310 	and.w	r3, r3, #16
 800209c:	2b00      	cmp	r3, #0
 800209e:	d01b      	beq.n	80020d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f06f 0210 	mvn.w	r2, #16
 80020a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2208      	movs	r2, #8
 80020ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	69db      	ldr	r3, [r3, #28]
 80020b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f000 f860 	bl	8002184 <HAL_TIM_IC_CaptureCallback>
 80020c4:	e005      	b.n	80020d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f000 f852 	bl	8002170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f000 f863 	bl	8002198 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d00c      	beq.n	80020fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f003 0301 	and.w	r3, r3, #1
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d007      	beq.n	80020fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f06f 0201 	mvn.w	r2, #1
 80020f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7fe fbba 	bl	8000870 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00c      	beq.n	8002120 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800210c:	2b00      	cmp	r3, #0
 800210e:	d007      	beq.n	8002120 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002118:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f000 f900 	bl	8002320 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002126:	2b00      	cmp	r3, #0
 8002128:	d00c      	beq.n	8002144 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002130:	2b00      	cmp	r3, #0
 8002132:	d007      	beq.n	8002144 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800213c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 f834 	bl	80021ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	f003 0320 	and.w	r3, r3, #32
 800214a:	2b00      	cmp	r3, #0
 800214c:	d00c      	beq.n	8002168 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f003 0320 	and.w	r3, r3, #32
 8002154:	2b00      	cmp	r3, #0
 8002156:	d007      	beq.n	8002168 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f06f 0220 	mvn.w	r2, #32
 8002160:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f8d2 	bl	800230c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002168:	bf00      	nop
 800216a:	3710      	adds	r7, #16
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800218c:	bf00      	nop
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80021b4:	bf00      	nop
 80021b6:	370c      	adds	r7, #12
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4a43      	ldr	r2, [pc, #268]	@ (80022e0 <TIM_Base_SetConfig+0x120>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d013      	beq.n	8002200 <TIM_Base_SetConfig+0x40>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021de:	d00f      	beq.n	8002200 <TIM_Base_SetConfig+0x40>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	4a40      	ldr	r2, [pc, #256]	@ (80022e4 <TIM_Base_SetConfig+0x124>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d00b      	beq.n	8002200 <TIM_Base_SetConfig+0x40>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	4a3f      	ldr	r2, [pc, #252]	@ (80022e8 <TIM_Base_SetConfig+0x128>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d007      	beq.n	8002200 <TIM_Base_SetConfig+0x40>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4a3e      	ldr	r2, [pc, #248]	@ (80022ec <TIM_Base_SetConfig+0x12c>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d003      	beq.n	8002200 <TIM_Base_SetConfig+0x40>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4a3d      	ldr	r2, [pc, #244]	@ (80022f0 <TIM_Base_SetConfig+0x130>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d108      	bne.n	8002212 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002206:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	68fa      	ldr	r2, [r7, #12]
 800220e:	4313      	orrs	r3, r2
 8002210:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a32      	ldr	r2, [pc, #200]	@ (80022e0 <TIM_Base_SetConfig+0x120>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d02b      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002220:	d027      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a2f      	ldr	r2, [pc, #188]	@ (80022e4 <TIM_Base_SetConfig+0x124>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d023      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a2e      	ldr	r2, [pc, #184]	@ (80022e8 <TIM_Base_SetConfig+0x128>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d01f      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a2d      	ldr	r2, [pc, #180]	@ (80022ec <TIM_Base_SetConfig+0x12c>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d01b      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a2c      	ldr	r2, [pc, #176]	@ (80022f0 <TIM_Base_SetConfig+0x130>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d017      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a2b      	ldr	r2, [pc, #172]	@ (80022f4 <TIM_Base_SetConfig+0x134>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d013      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a2a      	ldr	r2, [pc, #168]	@ (80022f8 <TIM_Base_SetConfig+0x138>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d00f      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a29      	ldr	r2, [pc, #164]	@ (80022fc <TIM_Base_SetConfig+0x13c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d00b      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a28      	ldr	r2, [pc, #160]	@ (8002300 <TIM_Base_SetConfig+0x140>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d007      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a27      	ldr	r2, [pc, #156]	@ (8002304 <TIM_Base_SetConfig+0x144>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d003      	beq.n	8002272 <TIM_Base_SetConfig+0xb2>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a26      	ldr	r2, [pc, #152]	@ (8002308 <TIM_Base_SetConfig+0x148>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d108      	bne.n	8002284 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002278:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	4313      	orrs	r3, r2
 8002282:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	4313      	orrs	r3, r2
 8002290:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	689a      	ldr	r2, [r3, #8]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a0e      	ldr	r2, [pc, #56]	@ (80022e0 <TIM_Base_SetConfig+0x120>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d003      	beq.n	80022b2 <TIM_Base_SetConfig+0xf2>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a10      	ldr	r2, [pc, #64]	@ (80022f0 <TIM_Base_SetConfig+0x130>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d103      	bne.n	80022ba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	691a      	ldr	r2, [r3, #16]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f043 0204 	orr.w	r2, r3, #4
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2201      	movs	r2, #1
 80022ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	601a      	str	r2, [r3, #0]
}
 80022d2:	bf00      	nop
 80022d4:	3714      	adds	r7, #20
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	40010000 	.word	0x40010000
 80022e4:	40000400 	.word	0x40000400
 80022e8:	40000800 	.word	0x40000800
 80022ec:	40000c00 	.word	0x40000c00
 80022f0:	40010400 	.word	0x40010400
 80022f4:	40014000 	.word	0x40014000
 80022f8:	40014400 	.word	0x40014400
 80022fc:	40014800 	.word	0x40014800
 8002300:	40001800 	.word	0x40001800
 8002304:	40001c00 	.word	0x40001c00
 8002308:	40002000 	.word	0x40002000

0800230c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002314:	bf00      	nop
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002328:	bf00      	nop
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	4603      	mov	r3, r0
 800233c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800233e:	2300      	movs	r3, #0
 8002340:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002342:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002346:	2b84      	cmp	r3, #132	@ 0x84
 8002348:	d005      	beq.n	8002356 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800234a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	4413      	add	r3, r2
 8002352:	3303      	adds	r3, #3
 8002354:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002356:	68fb      	ldr	r3, [r7, #12]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3714      	adds	r7, #20
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002368:	f000 fafc 	bl	8002964 <vTaskStartScheduler>
  
  return osOK;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	bd80      	pop	{r7, pc}

08002372 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002372:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002374:	b089      	sub	sp, #36	@ 0x24
 8002376:	af04      	add	r7, sp, #16
 8002378:	6078      	str	r0, [r7, #4]
 800237a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	695b      	ldr	r3, [r3, #20]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d020      	beq.n	80023c6 <osThreadCreate+0x54>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	699b      	ldr	r3, [r3, #24]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d01c      	beq.n	80023c6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	685c      	ldr	r4, [r3, #4]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	691e      	ldr	r6, [r3, #16]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800239e:	4618      	mov	r0, r3
 80023a0:	f7ff ffc8 	bl	8002334 <makeFreeRtosPriority>
 80023a4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	695b      	ldr	r3, [r3, #20]
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80023ae:	9202      	str	r2, [sp, #8]
 80023b0:	9301      	str	r3, [sp, #4]
 80023b2:	9100      	str	r1, [sp, #0]
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	4632      	mov	r2, r6
 80023b8:	4629      	mov	r1, r5
 80023ba:	4620      	mov	r0, r4
 80023bc:	f000 f8ed 	bl	800259a <xTaskCreateStatic>
 80023c0:	4603      	mov	r3, r0
 80023c2:	60fb      	str	r3, [r7, #12]
 80023c4:	e01c      	b.n	8002400 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685c      	ldr	r4, [r3, #4]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80023d2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80023da:	4618      	mov	r0, r3
 80023dc:	f7ff ffaa 	bl	8002334 <makeFreeRtosPriority>
 80023e0:	4602      	mov	r2, r0
 80023e2:	f107 030c 	add.w	r3, r7, #12
 80023e6:	9301      	str	r3, [sp, #4]
 80023e8:	9200      	str	r2, [sp, #0]
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	4632      	mov	r2, r6
 80023ee:	4629      	mov	r1, r5
 80023f0:	4620      	mov	r0, r4
 80023f2:	f000 f932 	bl	800265a <xTaskCreate>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d001      	beq.n	8002400 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	e000      	b.n	8002402 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002400:	68fb      	ldr	r3, [r7, #12]
}
 8002402:	4618      	mov	r0, r3
 8002404:	3714      	adds	r7, #20
 8002406:	46bd      	mov	sp, r7
 8002408:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800240a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b084      	sub	sp, #16
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <osDelay+0x16>
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	e000      	b.n	8002422 <osDelay+0x18>
 8002420:	2301      	movs	r3, #1
 8002422:	4618      	mov	r0, r3
 8002424:	f000 fa68 	bl	80028f8 <vTaskDelay>
  
  return osOK;
 8002428:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800242a:	4618      	mov	r0, r3
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}

08002432 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002432:	b480      	push	{r7}
 8002434:	b083      	sub	sp, #12
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	f103 0208 	add.w	r2, r3, #8
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f04f 32ff 	mov.w	r2, #4294967295
 800244a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f103 0208 	add.w	r2, r3, #8
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f103 0208 	add.w	r2, r3, #8
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002466:	bf00      	nop
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr

08002472 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002472:	b480      	push	{r7}
 8002474:	b083      	sub	sp, #12
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002480:	bf00      	nop
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	689a      	ldr	r2, [r3, #8]
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	683a      	ldr	r2, [r7, #0]
 80024b0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	683a      	ldr	r2, [r7, #0]
 80024b6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	1c5a      	adds	r2, r3, #1
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	601a      	str	r2, [r3, #0]
}
 80024c8:	bf00      	nop
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80024d4:	b480      	push	{r7}
 80024d6:	b085      	sub	sp, #20
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ea:	d103      	bne.n	80024f4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	60fb      	str	r3, [r7, #12]
 80024f2:	e00c      	b.n	800250e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	3308      	adds	r3, #8
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	e002      	b.n	8002502 <vListInsert+0x2e>
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	60fb      	str	r3, [r7, #12]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	68ba      	ldr	r2, [r7, #8]
 800250a:	429a      	cmp	r2, r3
 800250c:	d2f6      	bcs.n	80024fc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	685a      	ldr	r2, [r3, #4]
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	683a      	ldr	r2, [r7, #0]
 800251c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	68fa      	ldr	r2, [r7, #12]
 8002522:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	1c5a      	adds	r2, r3, #1
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	601a      	str	r2, [r3, #0]
}
 800253a:	bf00      	nop
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr

08002546 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002546:	b480      	push	{r7}
 8002548:	b085      	sub	sp, #20
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	691b      	ldr	r3, [r3, #16]
 8002552:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	6892      	ldr	r2, [r2, #8]
 800255c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	6852      	ldr	r2, [r2, #4]
 8002566:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	429a      	cmp	r2, r3
 8002570:	d103      	bne.n	800257a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	689a      	ldr	r2, [r3, #8]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	1e5a      	subs	r2, r3, #1
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
}
 800258e:	4618      	mov	r0, r3
 8002590:	3714      	adds	r7, #20
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr

0800259a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800259a:	b580      	push	{r7, lr}
 800259c:	b08e      	sub	sp, #56	@ 0x38
 800259e:	af04      	add	r7, sp, #16
 80025a0:	60f8      	str	r0, [r7, #12]
 80025a2:	60b9      	str	r1, [r7, #8]
 80025a4:	607a      	str	r2, [r7, #4]
 80025a6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80025a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d10b      	bne.n	80025c6 <xTaskCreateStatic+0x2c>
	__asm volatile
 80025ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025b2:	f383 8811 	msr	BASEPRI, r3
 80025b6:	f3bf 8f6f 	isb	sy
 80025ba:	f3bf 8f4f 	dsb	sy
 80025be:	623b      	str	r3, [r7, #32]
}
 80025c0:	bf00      	nop
 80025c2:	bf00      	nop
 80025c4:	e7fd      	b.n	80025c2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80025c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d10b      	bne.n	80025e4 <xTaskCreateStatic+0x4a>
	__asm volatile
 80025cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025d0:	f383 8811 	msr	BASEPRI, r3
 80025d4:	f3bf 8f6f 	isb	sy
 80025d8:	f3bf 8f4f 	dsb	sy
 80025dc:	61fb      	str	r3, [r7, #28]
}
 80025de:	bf00      	nop
 80025e0:	bf00      	nop
 80025e2:	e7fd      	b.n	80025e0 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80025e4:	23a0      	movs	r3, #160	@ 0xa0
 80025e6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	2ba0      	cmp	r3, #160	@ 0xa0
 80025ec:	d00b      	beq.n	8002606 <xTaskCreateStatic+0x6c>
	__asm volatile
 80025ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025f2:	f383 8811 	msr	BASEPRI, r3
 80025f6:	f3bf 8f6f 	isb	sy
 80025fa:	f3bf 8f4f 	dsb	sy
 80025fe:	61bb      	str	r3, [r7, #24]
}
 8002600:	bf00      	nop
 8002602:	bf00      	nop
 8002604:	e7fd      	b.n	8002602 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002606:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800260a:	2b00      	cmp	r3, #0
 800260c:	d01e      	beq.n	800264c <xTaskCreateStatic+0xb2>
 800260e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002610:	2b00      	cmp	r3, #0
 8002612:	d01b      	beq.n	800264c <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002616:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800261c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800261e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002620:	2202      	movs	r2, #2
 8002622:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002626:	2300      	movs	r3, #0
 8002628:	9303      	str	r3, [sp, #12]
 800262a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262c:	9302      	str	r3, [sp, #8]
 800262e:	f107 0314 	add.w	r3, r7, #20
 8002632:	9301      	str	r3, [sp, #4]
 8002634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002636:	9300      	str	r3, [sp, #0]
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	68b9      	ldr	r1, [r7, #8]
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	f000 f850 	bl	80026e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002644:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002646:	f000 f8ed 	bl	8002824 <prvAddNewTaskToReadyList>
 800264a:	e001      	b.n	8002650 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800264c:	2300      	movs	r3, #0
 800264e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002650:	697b      	ldr	r3, [r7, #20]
	}
 8002652:	4618      	mov	r0, r3
 8002654:	3728      	adds	r7, #40	@ 0x28
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}

0800265a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800265a:	b580      	push	{r7, lr}
 800265c:	b08c      	sub	sp, #48	@ 0x30
 800265e:	af04      	add	r7, sp, #16
 8002660:	60f8      	str	r0, [r7, #12]
 8002662:	60b9      	str	r1, [r7, #8]
 8002664:	603b      	str	r3, [r7, #0]
 8002666:	4613      	mov	r3, r2
 8002668:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800266a:	88fb      	ldrh	r3, [r7, #6]
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	4618      	mov	r0, r3
 8002670:	f000 ff02 	bl	8003478 <pvPortMalloc>
 8002674:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d00e      	beq.n	800269a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800267c:	20a0      	movs	r0, #160	@ 0xa0
 800267e:	f000 fefb 	bl	8003478 <pvPortMalloc>
 8002682:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d003      	beq.n	8002692 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	697a      	ldr	r2, [r7, #20]
 800268e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002690:	e005      	b.n	800269e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002692:	6978      	ldr	r0, [r7, #20]
 8002694:	f000 ffbe 	bl	8003614 <vPortFree>
 8002698:	e001      	b.n	800269e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800269a:	2300      	movs	r3, #0
 800269c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d017      	beq.n	80026d4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	2200      	movs	r2, #0
 80026a8:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80026ac:	88fa      	ldrh	r2, [r7, #6]
 80026ae:	2300      	movs	r3, #0
 80026b0:	9303      	str	r3, [sp, #12]
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	9302      	str	r3, [sp, #8]
 80026b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026b8:	9301      	str	r3, [sp, #4]
 80026ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026bc:	9300      	str	r3, [sp, #0]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	68b9      	ldr	r1, [r7, #8]
 80026c2:	68f8      	ldr	r0, [r7, #12]
 80026c4:	f000 f80e 	bl	80026e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80026c8:	69f8      	ldr	r0, [r7, #28]
 80026ca:	f000 f8ab 	bl	8002824 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80026ce:	2301      	movs	r3, #1
 80026d0:	61bb      	str	r3, [r7, #24]
 80026d2:	e002      	b.n	80026da <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80026d4:	f04f 33ff 	mov.w	r3, #4294967295
 80026d8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80026da:	69bb      	ldr	r3, [r7, #24]
	}
 80026dc:	4618      	mov	r0, r3
 80026de:	3720      	adds	r7, #32
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b088      	sub	sp, #32
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
 80026f0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80026f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80026fc:	3b01      	subs	r3, #1
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4413      	add	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002704:	69bb      	ldr	r3, [r7, #24]
 8002706:	f023 0307 	bic.w	r3, r3, #7
 800270a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	f003 0307 	and.w	r3, r3, #7
 8002712:	2b00      	cmp	r3, #0
 8002714:	d00b      	beq.n	800272e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8002716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800271a:	f383 8811 	msr	BASEPRI, r3
 800271e:	f3bf 8f6f 	isb	sy
 8002722:	f3bf 8f4f 	dsb	sy
 8002726:	617b      	str	r3, [r7, #20]
}
 8002728:	bf00      	nop
 800272a:	bf00      	nop
 800272c:	e7fd      	b.n	800272a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d01f      	beq.n	8002774 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002734:	2300      	movs	r3, #0
 8002736:	61fb      	str	r3, [r7, #28]
 8002738:	e012      	b.n	8002760 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800273a:	68ba      	ldr	r2, [r7, #8]
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	4413      	add	r3, r2
 8002740:	7819      	ldrb	r1, [r3, #0]
 8002742:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	4413      	add	r3, r2
 8002748:	3334      	adds	r3, #52	@ 0x34
 800274a:	460a      	mov	r2, r1
 800274c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800274e:	68ba      	ldr	r2, [r7, #8]
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	4413      	add	r3, r2
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d006      	beq.n	8002768 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	3301      	adds	r3, #1
 800275e:	61fb      	str	r3, [r7, #28]
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	2b0f      	cmp	r3, #15
 8002764:	d9e9      	bls.n	800273a <prvInitialiseNewTask+0x56>
 8002766:	e000      	b.n	800276a <prvInitialiseNewTask+0x86>
			{
				break;
 8002768:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800276a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800276c:	2200      	movs	r2, #0
 800276e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002772:	e003      	b.n	800277c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002776:	2200      	movs	r2, #0
 8002778:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800277c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800277e:	2b06      	cmp	r3, #6
 8002780:	d901      	bls.n	8002786 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002782:	2306      	movs	r3, #6
 8002784:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002788:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800278a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800278c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800278e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002790:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002794:	2200      	movs	r2, #0
 8002796:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800279a:	3304      	adds	r3, #4
 800279c:	4618      	mov	r0, r3
 800279e:	f7ff fe68 	bl	8002472 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80027a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027a4:	3318      	adds	r3, #24
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7ff fe63 	bl	8002472 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80027ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027b0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027b4:	f1c3 0207 	rsb	r2, r3, #7
 80027b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ba:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80027bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027c0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80027c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027c4:	2200      	movs	r2, #0
 80027c6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80027ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80027d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027d4:	334c      	adds	r3, #76	@ 0x4c
 80027d6:	224c      	movs	r2, #76	@ 0x4c
 80027d8:	2100      	movs	r1, #0
 80027da:	4618      	mov	r0, r3
 80027dc:	f001 fa32 	bl	8003c44 <memset>
 80027e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027e2:	4a0d      	ldr	r2, [pc, #52]	@ (8002818 <prvInitialiseNewTask+0x134>)
 80027e4:	651a      	str	r2, [r3, #80]	@ 0x50
 80027e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027e8:	4a0c      	ldr	r2, [pc, #48]	@ (800281c <prvInitialiseNewTask+0x138>)
 80027ea:	655a      	str	r2, [r3, #84]	@ 0x54
 80027ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ee:	4a0c      	ldr	r2, [pc, #48]	@ (8002820 <prvInitialiseNewTask+0x13c>)
 80027f0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80027f2:	683a      	ldr	r2, [r7, #0]
 80027f4:	68f9      	ldr	r1, [r7, #12]
 80027f6:	69b8      	ldr	r0, [r7, #24]
 80027f8:	f000 fc2a 	bl	8003050 <pxPortInitialiseStack>
 80027fc:	4602      	mov	r2, r0
 80027fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002800:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002804:	2b00      	cmp	r3, #0
 8002806:	d002      	beq.n	800280e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800280a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800280c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800280e:	bf00      	nop
 8002810:	3720      	adds	r7, #32
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	200040d0 	.word	0x200040d0
 800281c:	20004138 	.word	0x20004138
 8002820:	200041a0 	.word	0x200041a0

08002824 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800282c:	f000 fd44 	bl	80032b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002830:	4b2a      	ldr	r3, [pc, #168]	@ (80028dc <prvAddNewTaskToReadyList+0xb8>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	3301      	adds	r3, #1
 8002836:	4a29      	ldr	r2, [pc, #164]	@ (80028dc <prvAddNewTaskToReadyList+0xb8>)
 8002838:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800283a:	4b29      	ldr	r3, [pc, #164]	@ (80028e0 <prvAddNewTaskToReadyList+0xbc>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d109      	bne.n	8002856 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002842:	4a27      	ldr	r2, [pc, #156]	@ (80028e0 <prvAddNewTaskToReadyList+0xbc>)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002848:	4b24      	ldr	r3, [pc, #144]	@ (80028dc <prvAddNewTaskToReadyList+0xb8>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d110      	bne.n	8002872 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002850:	f000 fad4 	bl	8002dfc <prvInitialiseTaskLists>
 8002854:	e00d      	b.n	8002872 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002856:	4b23      	ldr	r3, [pc, #140]	@ (80028e4 <prvAddNewTaskToReadyList+0xc0>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d109      	bne.n	8002872 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800285e:	4b20      	ldr	r3, [pc, #128]	@ (80028e0 <prvAddNewTaskToReadyList+0xbc>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002868:	429a      	cmp	r2, r3
 800286a:	d802      	bhi.n	8002872 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800286c:	4a1c      	ldr	r2, [pc, #112]	@ (80028e0 <prvAddNewTaskToReadyList+0xbc>)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002872:	4b1d      	ldr	r3, [pc, #116]	@ (80028e8 <prvAddNewTaskToReadyList+0xc4>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	3301      	adds	r3, #1
 8002878:	4a1b      	ldr	r2, [pc, #108]	@ (80028e8 <prvAddNewTaskToReadyList+0xc4>)
 800287a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002880:	2201      	movs	r2, #1
 8002882:	409a      	lsls	r2, r3
 8002884:	4b19      	ldr	r3, [pc, #100]	@ (80028ec <prvAddNewTaskToReadyList+0xc8>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4313      	orrs	r3, r2
 800288a:	4a18      	ldr	r2, [pc, #96]	@ (80028ec <prvAddNewTaskToReadyList+0xc8>)
 800288c:	6013      	str	r3, [r2, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002892:	4613      	mov	r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	4413      	add	r3, r2
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	4a15      	ldr	r2, [pc, #84]	@ (80028f0 <prvAddNewTaskToReadyList+0xcc>)
 800289c:	441a      	add	r2, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	3304      	adds	r3, #4
 80028a2:	4619      	mov	r1, r3
 80028a4:	4610      	mov	r0, r2
 80028a6:	f7ff fdf1 	bl	800248c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80028aa:	f000 fd37 	bl	800331c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80028ae:	4b0d      	ldr	r3, [pc, #52]	@ (80028e4 <prvAddNewTaskToReadyList+0xc0>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d00e      	beq.n	80028d4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80028b6:	4b0a      	ldr	r3, [pc, #40]	@ (80028e0 <prvAddNewTaskToReadyList+0xbc>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d207      	bcs.n	80028d4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80028c4:	4b0b      	ldr	r3, [pc, #44]	@ (80028f4 <prvAddNewTaskToReadyList+0xd0>)
 80028c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	f3bf 8f4f 	dsb	sy
 80028d0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80028d4:	bf00      	nop
 80028d6:	3708      	adds	r7, #8
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	2000047c 	.word	0x2000047c
 80028e0:	2000037c 	.word	0x2000037c
 80028e4:	20000488 	.word	0x20000488
 80028e8:	20000498 	.word	0x20000498
 80028ec:	20000484 	.word	0x20000484
 80028f0:	20000380 	.word	0x20000380
 80028f4:	e000ed04 	.word	0xe000ed04

080028f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002900:	2300      	movs	r3, #0
 8002902:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d018      	beq.n	800293c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800290a:	4b14      	ldr	r3, [pc, #80]	@ (800295c <vTaskDelay+0x64>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d00b      	beq.n	800292a <vTaskDelay+0x32>
	__asm volatile
 8002912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002916:	f383 8811 	msr	BASEPRI, r3
 800291a:	f3bf 8f6f 	isb	sy
 800291e:	f3bf 8f4f 	dsb	sy
 8002922:	60bb      	str	r3, [r7, #8]
}
 8002924:	bf00      	nop
 8002926:	bf00      	nop
 8002928:	e7fd      	b.n	8002926 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800292a:	f000 f885 	bl	8002a38 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800292e:	2100      	movs	r1, #0
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f000 fb27 	bl	8002f84 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002936:	f000 f88d 	bl	8002a54 <xTaskResumeAll>
 800293a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d107      	bne.n	8002952 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002942:	4b07      	ldr	r3, [pc, #28]	@ (8002960 <vTaskDelay+0x68>)
 8002944:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002948:	601a      	str	r2, [r3, #0]
 800294a:	f3bf 8f4f 	dsb	sy
 800294e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002952:	bf00      	nop
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	200004a4 	.word	0x200004a4
 8002960:	e000ed04 	.word	0xe000ed04

08002964 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b08a      	sub	sp, #40	@ 0x28
 8002968:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800296a:	2300      	movs	r3, #0
 800296c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800296e:	2300      	movs	r3, #0
 8002970:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002972:	463a      	mov	r2, r7
 8002974:	1d39      	adds	r1, r7, #4
 8002976:	f107 0308 	add.w	r3, r7, #8
 800297a:	4618      	mov	r0, r3
 800297c:	f7fd fdde 	bl	800053c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002980:	6839      	ldr	r1, [r7, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	68ba      	ldr	r2, [r7, #8]
 8002986:	9202      	str	r2, [sp, #8]
 8002988:	9301      	str	r3, [sp, #4]
 800298a:	2300      	movs	r3, #0
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	2300      	movs	r3, #0
 8002990:	460a      	mov	r2, r1
 8002992:	4921      	ldr	r1, [pc, #132]	@ (8002a18 <vTaskStartScheduler+0xb4>)
 8002994:	4821      	ldr	r0, [pc, #132]	@ (8002a1c <vTaskStartScheduler+0xb8>)
 8002996:	f7ff fe00 	bl	800259a <xTaskCreateStatic>
 800299a:	4603      	mov	r3, r0
 800299c:	4a20      	ldr	r2, [pc, #128]	@ (8002a20 <vTaskStartScheduler+0xbc>)
 800299e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80029a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002a20 <vTaskStartScheduler+0xbc>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d002      	beq.n	80029ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80029a8:	2301      	movs	r3, #1
 80029aa:	617b      	str	r3, [r7, #20]
 80029ac:	e001      	b.n	80029b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80029ae:	2300      	movs	r3, #0
 80029b0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d11b      	bne.n	80029f0 <vTaskStartScheduler+0x8c>
	__asm volatile
 80029b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029bc:	f383 8811 	msr	BASEPRI, r3
 80029c0:	f3bf 8f6f 	isb	sy
 80029c4:	f3bf 8f4f 	dsb	sy
 80029c8:	613b      	str	r3, [r7, #16]
}
 80029ca:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80029cc:	4b15      	ldr	r3, [pc, #84]	@ (8002a24 <vTaskStartScheduler+0xc0>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	334c      	adds	r3, #76	@ 0x4c
 80029d2:	4a15      	ldr	r2, [pc, #84]	@ (8002a28 <vTaskStartScheduler+0xc4>)
 80029d4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80029d6:	4b15      	ldr	r3, [pc, #84]	@ (8002a2c <vTaskStartScheduler+0xc8>)
 80029d8:	f04f 32ff 	mov.w	r2, #4294967295
 80029dc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80029de:	4b14      	ldr	r3, [pc, #80]	@ (8002a30 <vTaskStartScheduler+0xcc>)
 80029e0:	2201      	movs	r2, #1
 80029e2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80029e4:	4b13      	ldr	r3, [pc, #76]	@ (8002a34 <vTaskStartScheduler+0xd0>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80029ea:	f000 fbc1 	bl	8003170 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80029ee:	e00f      	b.n	8002a10 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f6:	d10b      	bne.n	8002a10 <vTaskStartScheduler+0xac>
	__asm volatile
 80029f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029fc:	f383 8811 	msr	BASEPRI, r3
 8002a00:	f3bf 8f6f 	isb	sy
 8002a04:	f3bf 8f4f 	dsb	sy
 8002a08:	60fb      	str	r3, [r7, #12]
}
 8002a0a:	bf00      	nop
 8002a0c:	bf00      	nop
 8002a0e:	e7fd      	b.n	8002a0c <vTaskStartScheduler+0xa8>
}
 8002a10:	bf00      	nop
 8002a12:	3718      	adds	r7, #24
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	080042e8 	.word	0x080042e8
 8002a1c:	08002dcd 	.word	0x08002dcd
 8002a20:	200004a0 	.word	0x200004a0
 8002a24:	2000037c 	.word	0x2000037c
 8002a28:	2000001c 	.word	0x2000001c
 8002a2c:	2000049c 	.word	0x2000049c
 8002a30:	20000488 	.word	0x20000488
 8002a34:	20000480 	.word	0x20000480

08002a38 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002a3c:	4b04      	ldr	r3, [pc, #16]	@ (8002a50 <vTaskSuspendAll+0x18>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	3301      	adds	r3, #1
 8002a42:	4a03      	ldr	r2, [pc, #12]	@ (8002a50 <vTaskSuspendAll+0x18>)
 8002a44:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002a46:	bf00      	nop
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr
 8002a50:	200004a4 	.word	0x200004a4

08002a54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002a62:	4b42      	ldr	r3, [pc, #264]	@ (8002b6c <xTaskResumeAll+0x118>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d10b      	bne.n	8002a82 <xTaskResumeAll+0x2e>
	__asm volatile
 8002a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a6e:	f383 8811 	msr	BASEPRI, r3
 8002a72:	f3bf 8f6f 	isb	sy
 8002a76:	f3bf 8f4f 	dsb	sy
 8002a7a:	603b      	str	r3, [r7, #0]
}
 8002a7c:	bf00      	nop
 8002a7e:	bf00      	nop
 8002a80:	e7fd      	b.n	8002a7e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002a82:	f000 fc19 	bl	80032b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002a86:	4b39      	ldr	r3, [pc, #228]	@ (8002b6c <xTaskResumeAll+0x118>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	4a37      	ldr	r2, [pc, #220]	@ (8002b6c <xTaskResumeAll+0x118>)
 8002a8e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a90:	4b36      	ldr	r3, [pc, #216]	@ (8002b6c <xTaskResumeAll+0x118>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d161      	bne.n	8002b5c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002a98:	4b35      	ldr	r3, [pc, #212]	@ (8002b70 <xTaskResumeAll+0x11c>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d05d      	beq.n	8002b5c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002aa0:	e02e      	b.n	8002b00 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002aa2:	4b34      	ldr	r3, [pc, #208]	@ (8002b74 <xTaskResumeAll+0x120>)
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	3318      	adds	r3, #24
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff fd49 	bl	8002546 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	3304      	adds	r3, #4
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7ff fd44 	bl	8002546 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	409a      	lsls	r2, r3
 8002ac6:	4b2c      	ldr	r3, [pc, #176]	@ (8002b78 <xTaskResumeAll+0x124>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	4a2a      	ldr	r2, [pc, #168]	@ (8002b78 <xTaskResumeAll+0x124>)
 8002ace:	6013      	str	r3, [r2, #0]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	4413      	add	r3, r2
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	4a27      	ldr	r2, [pc, #156]	@ (8002b7c <xTaskResumeAll+0x128>)
 8002ade:	441a      	add	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	3304      	adds	r3, #4
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	4610      	mov	r0, r2
 8002ae8:	f7ff fcd0 	bl	800248c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002af0:	4b23      	ldr	r3, [pc, #140]	@ (8002b80 <xTaskResumeAll+0x12c>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d302      	bcc.n	8002b00 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8002afa:	4b22      	ldr	r3, [pc, #136]	@ (8002b84 <xTaskResumeAll+0x130>)
 8002afc:	2201      	movs	r2, #1
 8002afe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002b00:	4b1c      	ldr	r3, [pc, #112]	@ (8002b74 <xTaskResumeAll+0x120>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d1cc      	bne.n	8002aa2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002b0e:	f000 fa19 	bl	8002f44 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002b12:	4b1d      	ldr	r3, [pc, #116]	@ (8002b88 <xTaskResumeAll+0x134>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d010      	beq.n	8002b40 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002b1e:	f000 f837 	bl	8002b90 <xTaskIncrementTick>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d002      	beq.n	8002b2e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8002b28:	4b16      	ldr	r3, [pc, #88]	@ (8002b84 <xTaskResumeAll+0x130>)
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	3b01      	subs	r3, #1
 8002b32:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1f1      	bne.n	8002b1e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8002b3a:	4b13      	ldr	r3, [pc, #76]	@ (8002b88 <xTaskResumeAll+0x134>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002b40:	4b10      	ldr	r3, [pc, #64]	@ (8002b84 <xTaskResumeAll+0x130>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d009      	beq.n	8002b5c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002b4c:	4b0f      	ldr	r3, [pc, #60]	@ (8002b8c <xTaskResumeAll+0x138>)
 8002b4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b52:	601a      	str	r2, [r3, #0]
 8002b54:	f3bf 8f4f 	dsb	sy
 8002b58:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002b5c:	f000 fbde 	bl	800331c <vPortExitCritical>

	return xAlreadyYielded;
 8002b60:	68bb      	ldr	r3, [r7, #8]
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3710      	adds	r7, #16
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	200004a4 	.word	0x200004a4
 8002b70:	2000047c 	.word	0x2000047c
 8002b74:	2000043c 	.word	0x2000043c
 8002b78:	20000484 	.word	0x20000484
 8002b7c:	20000380 	.word	0x20000380
 8002b80:	2000037c 	.word	0x2000037c
 8002b84:	20000490 	.word	0x20000490
 8002b88:	2000048c 	.word	0x2000048c
 8002b8c:	e000ed04 	.word	0xe000ed04

08002b90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b086      	sub	sp, #24
 8002b94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002b96:	2300      	movs	r3, #0
 8002b98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b9a:	4b4f      	ldr	r3, [pc, #316]	@ (8002cd8 <xTaskIncrementTick+0x148>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f040 808f 	bne.w	8002cc2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002ba4:	4b4d      	ldr	r3, [pc, #308]	@ (8002cdc <xTaskIncrementTick+0x14c>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002bac:	4a4b      	ldr	r2, [pc, #300]	@ (8002cdc <xTaskIncrementTick+0x14c>)
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d121      	bne.n	8002bfc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002bb8:	4b49      	ldr	r3, [pc, #292]	@ (8002ce0 <xTaskIncrementTick+0x150>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d00b      	beq.n	8002bda <xTaskIncrementTick+0x4a>
	__asm volatile
 8002bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bc6:	f383 8811 	msr	BASEPRI, r3
 8002bca:	f3bf 8f6f 	isb	sy
 8002bce:	f3bf 8f4f 	dsb	sy
 8002bd2:	603b      	str	r3, [r7, #0]
}
 8002bd4:	bf00      	nop
 8002bd6:	bf00      	nop
 8002bd8:	e7fd      	b.n	8002bd6 <xTaskIncrementTick+0x46>
 8002bda:	4b41      	ldr	r3, [pc, #260]	@ (8002ce0 <xTaskIncrementTick+0x150>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	4b40      	ldr	r3, [pc, #256]	@ (8002ce4 <xTaskIncrementTick+0x154>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a3e      	ldr	r2, [pc, #248]	@ (8002ce0 <xTaskIncrementTick+0x150>)
 8002be6:	6013      	str	r3, [r2, #0]
 8002be8:	4a3e      	ldr	r2, [pc, #248]	@ (8002ce4 <xTaskIncrementTick+0x154>)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6013      	str	r3, [r2, #0]
 8002bee:	4b3e      	ldr	r3, [pc, #248]	@ (8002ce8 <xTaskIncrementTick+0x158>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	4a3c      	ldr	r2, [pc, #240]	@ (8002ce8 <xTaskIncrementTick+0x158>)
 8002bf6:	6013      	str	r3, [r2, #0]
 8002bf8:	f000 f9a4 	bl	8002f44 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002bfc:	4b3b      	ldr	r3, [pc, #236]	@ (8002cec <xTaskIncrementTick+0x15c>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	693a      	ldr	r2, [r7, #16]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d348      	bcc.n	8002c98 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c06:	4b36      	ldr	r3, [pc, #216]	@ (8002ce0 <xTaskIncrementTick+0x150>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d104      	bne.n	8002c1a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c10:	4b36      	ldr	r3, [pc, #216]	@ (8002cec <xTaskIncrementTick+0x15c>)
 8002c12:	f04f 32ff 	mov.w	r2, #4294967295
 8002c16:	601a      	str	r2, [r3, #0]
					break;
 8002c18:	e03e      	b.n	8002c98 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c1a:	4b31      	ldr	r3, [pc, #196]	@ (8002ce0 <xTaskIncrementTick+0x150>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002c2a:	693a      	ldr	r2, [r7, #16]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d203      	bcs.n	8002c3a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002c32:	4a2e      	ldr	r2, [pc, #184]	@ (8002cec <xTaskIncrementTick+0x15c>)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002c38:	e02e      	b.n	8002c98 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	3304      	adds	r3, #4
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7ff fc81 	bl	8002546 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d004      	beq.n	8002c56 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	3318      	adds	r3, #24
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff fc78 	bl	8002546 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	409a      	lsls	r2, r3
 8002c5e:	4b24      	ldr	r3, [pc, #144]	@ (8002cf0 <xTaskIncrementTick+0x160>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	4a22      	ldr	r2, [pc, #136]	@ (8002cf0 <xTaskIncrementTick+0x160>)
 8002c66:	6013      	str	r3, [r2, #0]
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	4413      	add	r3, r2
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	4a1f      	ldr	r2, [pc, #124]	@ (8002cf4 <xTaskIncrementTick+0x164>)
 8002c76:	441a      	add	r2, r3
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	3304      	adds	r3, #4
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	4610      	mov	r0, r2
 8002c80:	f7ff fc04 	bl	800248c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c88:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf8 <xTaskIncrementTick+0x168>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d3b9      	bcc.n	8002c06 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002c92:	2301      	movs	r3, #1
 8002c94:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c96:	e7b6      	b.n	8002c06 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002c98:	4b17      	ldr	r3, [pc, #92]	@ (8002cf8 <xTaskIncrementTick+0x168>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c9e:	4915      	ldr	r1, [pc, #84]	@ (8002cf4 <xTaskIncrementTick+0x164>)
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	4413      	add	r3, r2
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	440b      	add	r3, r1
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d901      	bls.n	8002cb4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002cb4:	4b11      	ldr	r3, [pc, #68]	@ (8002cfc <xTaskIncrementTick+0x16c>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d007      	beq.n	8002ccc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	617b      	str	r3, [r7, #20]
 8002cc0:	e004      	b.n	8002ccc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8002d00 <xTaskIncrementTick+0x170>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8002d00 <xTaskIncrementTick+0x170>)
 8002cca:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002ccc:	697b      	ldr	r3, [r7, #20]
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3718      	adds	r7, #24
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	200004a4 	.word	0x200004a4
 8002cdc:	20000480 	.word	0x20000480
 8002ce0:	20000434 	.word	0x20000434
 8002ce4:	20000438 	.word	0x20000438
 8002ce8:	20000494 	.word	0x20000494
 8002cec:	2000049c 	.word	0x2000049c
 8002cf0:	20000484 	.word	0x20000484
 8002cf4:	20000380 	.word	0x20000380
 8002cf8:	2000037c 	.word	0x2000037c
 8002cfc:	20000490 	.word	0x20000490
 8002d00:	2000048c 	.word	0x2000048c

08002d04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002d04:	b480      	push	{r7}
 8002d06:	b087      	sub	sp, #28
 8002d08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002d0a:	4b2a      	ldr	r3, [pc, #168]	@ (8002db4 <vTaskSwitchContext+0xb0>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d003      	beq.n	8002d1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002d12:	4b29      	ldr	r3, [pc, #164]	@ (8002db8 <vTaskSwitchContext+0xb4>)
 8002d14:	2201      	movs	r2, #1
 8002d16:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002d18:	e045      	b.n	8002da6 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8002d1a:	4b27      	ldr	r3, [pc, #156]	@ (8002db8 <vTaskSwitchContext+0xb4>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d20:	4b26      	ldr	r3, [pc, #152]	@ (8002dbc <vTaskSwitchContext+0xb8>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	fab3 f383 	clz	r3, r3
 8002d2c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002d2e:	7afb      	ldrb	r3, [r7, #11]
 8002d30:	f1c3 031f 	rsb	r3, r3, #31
 8002d34:	617b      	str	r3, [r7, #20]
 8002d36:	4922      	ldr	r1, [pc, #136]	@ (8002dc0 <vTaskSwitchContext+0xbc>)
 8002d38:	697a      	ldr	r2, [r7, #20]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	4413      	add	r3, r2
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	440b      	add	r3, r1
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d10b      	bne.n	8002d62 <vTaskSwitchContext+0x5e>
	__asm volatile
 8002d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d4e:	f383 8811 	msr	BASEPRI, r3
 8002d52:	f3bf 8f6f 	isb	sy
 8002d56:	f3bf 8f4f 	dsb	sy
 8002d5a:	607b      	str	r3, [r7, #4]
}
 8002d5c:	bf00      	nop
 8002d5e:	bf00      	nop
 8002d60:	e7fd      	b.n	8002d5e <vTaskSwitchContext+0x5a>
 8002d62:	697a      	ldr	r2, [r7, #20]
 8002d64:	4613      	mov	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	4413      	add	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	4a14      	ldr	r2, [pc, #80]	@ (8002dc0 <vTaskSwitchContext+0xbc>)
 8002d6e:	4413      	add	r3, r2
 8002d70:	613b      	str	r3, [r7, #16]
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	605a      	str	r2, [r3, #4]
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	685a      	ldr	r2, [r3, #4]
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	3308      	adds	r3, #8
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d104      	bne.n	8002d92 <vTaskSwitchContext+0x8e>
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	605a      	str	r2, [r3, #4]
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	4a0a      	ldr	r2, [pc, #40]	@ (8002dc4 <vTaskSwitchContext+0xc0>)
 8002d9a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002d9c:	4b09      	ldr	r3, [pc, #36]	@ (8002dc4 <vTaskSwitchContext+0xc0>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	334c      	adds	r3, #76	@ 0x4c
 8002da2:	4a09      	ldr	r2, [pc, #36]	@ (8002dc8 <vTaskSwitchContext+0xc4>)
 8002da4:	6013      	str	r3, [r2, #0]
}
 8002da6:	bf00      	nop
 8002da8:	371c      	adds	r7, #28
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	200004a4 	.word	0x200004a4
 8002db8:	20000490 	.word	0x20000490
 8002dbc:	20000484 	.word	0x20000484
 8002dc0:	20000380 	.word	0x20000380
 8002dc4:	2000037c 	.word	0x2000037c
 8002dc8:	2000001c 	.word	0x2000001c

08002dcc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002dd4:	f000 f852 	bl	8002e7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002dd8:	4b06      	ldr	r3, [pc, #24]	@ (8002df4 <prvIdleTask+0x28>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d9f9      	bls.n	8002dd4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002de0:	4b05      	ldr	r3, [pc, #20]	@ (8002df8 <prvIdleTask+0x2c>)
 8002de2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002de6:	601a      	str	r2, [r3, #0]
 8002de8:	f3bf 8f4f 	dsb	sy
 8002dec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002df0:	e7f0      	b.n	8002dd4 <prvIdleTask+0x8>
 8002df2:	bf00      	nop
 8002df4:	20000380 	.word	0x20000380
 8002df8:	e000ed04 	.word	0xe000ed04

08002dfc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002e02:	2300      	movs	r3, #0
 8002e04:	607b      	str	r3, [r7, #4]
 8002e06:	e00c      	b.n	8002e22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	4413      	add	r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	4a12      	ldr	r2, [pc, #72]	@ (8002e5c <prvInitialiseTaskLists+0x60>)
 8002e14:	4413      	add	r3, r2
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7ff fb0b 	bl	8002432 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	3301      	adds	r3, #1
 8002e20:	607b      	str	r3, [r7, #4]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2b06      	cmp	r3, #6
 8002e26:	d9ef      	bls.n	8002e08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002e28:	480d      	ldr	r0, [pc, #52]	@ (8002e60 <prvInitialiseTaskLists+0x64>)
 8002e2a:	f7ff fb02 	bl	8002432 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002e2e:	480d      	ldr	r0, [pc, #52]	@ (8002e64 <prvInitialiseTaskLists+0x68>)
 8002e30:	f7ff faff 	bl	8002432 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002e34:	480c      	ldr	r0, [pc, #48]	@ (8002e68 <prvInitialiseTaskLists+0x6c>)
 8002e36:	f7ff fafc 	bl	8002432 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002e3a:	480c      	ldr	r0, [pc, #48]	@ (8002e6c <prvInitialiseTaskLists+0x70>)
 8002e3c:	f7ff faf9 	bl	8002432 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002e40:	480b      	ldr	r0, [pc, #44]	@ (8002e70 <prvInitialiseTaskLists+0x74>)
 8002e42:	f7ff faf6 	bl	8002432 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002e46:	4b0b      	ldr	r3, [pc, #44]	@ (8002e74 <prvInitialiseTaskLists+0x78>)
 8002e48:	4a05      	ldr	r2, [pc, #20]	@ (8002e60 <prvInitialiseTaskLists+0x64>)
 8002e4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002e78 <prvInitialiseTaskLists+0x7c>)
 8002e4e:	4a05      	ldr	r2, [pc, #20]	@ (8002e64 <prvInitialiseTaskLists+0x68>)
 8002e50:	601a      	str	r2, [r3, #0]
}
 8002e52:	bf00      	nop
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	20000380 	.word	0x20000380
 8002e60:	2000040c 	.word	0x2000040c
 8002e64:	20000420 	.word	0x20000420
 8002e68:	2000043c 	.word	0x2000043c
 8002e6c:	20000450 	.word	0x20000450
 8002e70:	20000468 	.word	0x20000468
 8002e74:	20000434 	.word	0x20000434
 8002e78:	20000438 	.word	0x20000438

08002e7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002e82:	e019      	b.n	8002eb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002e84:	f000 fa18 	bl	80032b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e88:	4b10      	ldr	r3, [pc, #64]	@ (8002ecc <prvCheckTasksWaitingTermination+0x50>)
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3304      	adds	r3, #4
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7ff fb56 	bl	8002546 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ed0 <prvCheckTasksWaitingTermination+0x54>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	4a0b      	ldr	r2, [pc, #44]	@ (8002ed0 <prvCheckTasksWaitingTermination+0x54>)
 8002ea2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed4 <prvCheckTasksWaitingTermination+0x58>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8002ed4 <prvCheckTasksWaitingTermination+0x58>)
 8002eac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002eae:	f000 fa35 	bl	800331c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f000 f810 	bl	8002ed8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002eb8:	4b06      	ldr	r3, [pc, #24]	@ (8002ed4 <prvCheckTasksWaitingTermination+0x58>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d1e1      	bne.n	8002e84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002ec0:	bf00      	nop
 8002ec2:	bf00      	nop
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	20000450 	.word	0x20000450
 8002ed0:	2000047c 	.word	0x2000047c
 8002ed4:	20000464 	.word	0x20000464

08002ed8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	334c      	adds	r3, #76	@ 0x4c
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f000 fec5 	bl	8003c74 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d108      	bne.n	8002f06 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f000 fb8b 	bl	8003614 <vPortFree>
				vPortFree( pxTCB );
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f000 fb88 	bl	8003614 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002f04:	e019      	b.n	8002f3a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d103      	bne.n	8002f18 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f000 fb7f 	bl	8003614 <vPortFree>
	}
 8002f16:	e010      	b.n	8002f3a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d00b      	beq.n	8002f3a <prvDeleteTCB+0x62>
	__asm volatile
 8002f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f26:	f383 8811 	msr	BASEPRI, r3
 8002f2a:	f3bf 8f6f 	isb	sy
 8002f2e:	f3bf 8f4f 	dsb	sy
 8002f32:	60fb      	str	r3, [r7, #12]
}
 8002f34:	bf00      	nop
 8002f36:	bf00      	nop
 8002f38:	e7fd      	b.n	8002f36 <prvDeleteTCB+0x5e>
	}
 8002f3a:	bf00      	nop
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
	...

08002f44 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f7c <prvResetNextTaskUnblockTime+0x38>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d104      	bne.n	8002f5e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002f54:	4b0a      	ldr	r3, [pc, #40]	@ (8002f80 <prvResetNextTaskUnblockTime+0x3c>)
 8002f56:	f04f 32ff 	mov.w	r2, #4294967295
 8002f5a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002f5c:	e008      	b.n	8002f70 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f5e:	4b07      	ldr	r3, [pc, #28]	@ (8002f7c <prvResetNextTaskUnblockTime+0x38>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	4a04      	ldr	r2, [pc, #16]	@ (8002f80 <prvResetNextTaskUnblockTime+0x3c>)
 8002f6e:	6013      	str	r3, [r2, #0]
}
 8002f70:	bf00      	nop
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr
 8002f7c:	20000434 	.word	0x20000434
 8002f80:	2000049c 	.word	0x2000049c

08002f84 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002f8e:	4b29      	ldr	r3, [pc, #164]	@ (8003034 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002f94:	4b28      	ldr	r3, [pc, #160]	@ (8003038 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	3304      	adds	r3, #4
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7ff fad3 	bl	8002546 <uxListRemove>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d10b      	bne.n	8002fbe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002fa6:	4b24      	ldr	r3, [pc, #144]	@ (8003038 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fac:	2201      	movs	r2, #1
 8002fae:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb2:	43da      	mvns	r2, r3
 8002fb4:	4b21      	ldr	r3, [pc, #132]	@ (800303c <prvAddCurrentTaskToDelayedList+0xb8>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	4a20      	ldr	r2, [pc, #128]	@ (800303c <prvAddCurrentTaskToDelayedList+0xb8>)
 8002fbc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc4:	d10a      	bne.n	8002fdc <prvAddCurrentTaskToDelayedList+0x58>
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d007      	beq.n	8002fdc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002fcc:	4b1a      	ldr	r3, [pc, #104]	@ (8003038 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	3304      	adds	r3, #4
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	481a      	ldr	r0, [pc, #104]	@ (8003040 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002fd6:	f7ff fa59 	bl	800248c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002fda:	e026      	b.n	800302a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002fdc:	68fa      	ldr	r2, [r7, #12]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002fe4:	4b14      	ldr	r3, [pc, #80]	@ (8003038 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68ba      	ldr	r2, [r7, #8]
 8002fea:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002fec:	68ba      	ldr	r2, [r7, #8]
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d209      	bcs.n	8003008 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ff4:	4b13      	ldr	r3, [pc, #76]	@ (8003044 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	4b0f      	ldr	r3, [pc, #60]	@ (8003038 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	3304      	adds	r3, #4
 8002ffe:	4619      	mov	r1, r3
 8003000:	4610      	mov	r0, r2
 8003002:	f7ff fa67 	bl	80024d4 <vListInsert>
}
 8003006:	e010      	b.n	800302a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003008:	4b0f      	ldr	r3, [pc, #60]	@ (8003048 <prvAddCurrentTaskToDelayedList+0xc4>)
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	4b0a      	ldr	r3, [pc, #40]	@ (8003038 <prvAddCurrentTaskToDelayedList+0xb4>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	3304      	adds	r3, #4
 8003012:	4619      	mov	r1, r3
 8003014:	4610      	mov	r0, r2
 8003016:	f7ff fa5d 	bl	80024d4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800301a:	4b0c      	ldr	r3, [pc, #48]	@ (800304c <prvAddCurrentTaskToDelayedList+0xc8>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	68ba      	ldr	r2, [r7, #8]
 8003020:	429a      	cmp	r2, r3
 8003022:	d202      	bcs.n	800302a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003024:	4a09      	ldr	r2, [pc, #36]	@ (800304c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	6013      	str	r3, [r2, #0]
}
 800302a:	bf00      	nop
 800302c:	3710      	adds	r7, #16
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	20000480 	.word	0x20000480
 8003038:	2000037c 	.word	0x2000037c
 800303c:	20000484 	.word	0x20000484
 8003040:	20000468 	.word	0x20000468
 8003044:	20000438 	.word	0x20000438
 8003048:	20000434 	.word	0x20000434
 800304c:	2000049c 	.word	0x2000049c

08003050 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	60f8      	str	r0, [r7, #12]
 8003058:	60b9      	str	r1, [r7, #8]
 800305a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	3b04      	subs	r3, #4
 8003060:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003068:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	3b04      	subs	r3, #4
 800306e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	f023 0201 	bic.w	r2, r3, #1
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	3b04      	subs	r3, #4
 800307e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003080:	4a0c      	ldr	r2, [pc, #48]	@ (80030b4 <pxPortInitialiseStack+0x64>)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	3b14      	subs	r3, #20
 800308a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	3b04      	subs	r3, #4
 8003096:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f06f 0202 	mvn.w	r2, #2
 800309e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	3b20      	subs	r3, #32
 80030a4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80030a6:	68fb      	ldr	r3, [r7, #12]
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3714      	adds	r7, #20
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr
 80030b4:	080030b9 	.word	0x080030b9

080030b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80030b8:	b480      	push	{r7}
 80030ba:	b085      	sub	sp, #20
 80030bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80030be:	2300      	movs	r3, #0
 80030c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80030c2:	4b13      	ldr	r3, [pc, #76]	@ (8003110 <prvTaskExitError+0x58>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ca:	d00b      	beq.n	80030e4 <prvTaskExitError+0x2c>
	__asm volatile
 80030cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030d0:	f383 8811 	msr	BASEPRI, r3
 80030d4:	f3bf 8f6f 	isb	sy
 80030d8:	f3bf 8f4f 	dsb	sy
 80030dc:	60fb      	str	r3, [r7, #12]
}
 80030de:	bf00      	nop
 80030e0:	bf00      	nop
 80030e2:	e7fd      	b.n	80030e0 <prvTaskExitError+0x28>
	__asm volatile
 80030e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030e8:	f383 8811 	msr	BASEPRI, r3
 80030ec:	f3bf 8f6f 	isb	sy
 80030f0:	f3bf 8f4f 	dsb	sy
 80030f4:	60bb      	str	r3, [r7, #8]
}
 80030f6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80030f8:	bf00      	nop
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d0fc      	beq.n	80030fa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003100:	bf00      	nop
 8003102:	bf00      	nop
 8003104:	3714      	adds	r7, #20
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop
 8003110:	2000000c 	.word	0x2000000c
	...

08003120 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003120:	4b07      	ldr	r3, [pc, #28]	@ (8003140 <pxCurrentTCBConst2>)
 8003122:	6819      	ldr	r1, [r3, #0]
 8003124:	6808      	ldr	r0, [r1, #0]
 8003126:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800312a:	f380 8809 	msr	PSP, r0
 800312e:	f3bf 8f6f 	isb	sy
 8003132:	f04f 0000 	mov.w	r0, #0
 8003136:	f380 8811 	msr	BASEPRI, r0
 800313a:	4770      	bx	lr
 800313c:	f3af 8000 	nop.w

08003140 <pxCurrentTCBConst2>:
 8003140:	2000037c 	.word	0x2000037c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003144:	bf00      	nop
 8003146:	bf00      	nop

08003148 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003148:	4808      	ldr	r0, [pc, #32]	@ (800316c <prvPortStartFirstTask+0x24>)
 800314a:	6800      	ldr	r0, [r0, #0]
 800314c:	6800      	ldr	r0, [r0, #0]
 800314e:	f380 8808 	msr	MSP, r0
 8003152:	f04f 0000 	mov.w	r0, #0
 8003156:	f380 8814 	msr	CONTROL, r0
 800315a:	b662      	cpsie	i
 800315c:	b661      	cpsie	f
 800315e:	f3bf 8f4f 	dsb	sy
 8003162:	f3bf 8f6f 	isb	sy
 8003166:	df00      	svc	0
 8003168:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800316a:	bf00      	nop
 800316c:	e000ed08 	.word	0xe000ed08

08003170 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b086      	sub	sp, #24
 8003174:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003176:	4b47      	ldr	r3, [pc, #284]	@ (8003294 <xPortStartScheduler+0x124>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a47      	ldr	r2, [pc, #284]	@ (8003298 <xPortStartScheduler+0x128>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d10b      	bne.n	8003198 <xPortStartScheduler+0x28>
	__asm volatile
 8003180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003184:	f383 8811 	msr	BASEPRI, r3
 8003188:	f3bf 8f6f 	isb	sy
 800318c:	f3bf 8f4f 	dsb	sy
 8003190:	60fb      	str	r3, [r7, #12]
}
 8003192:	bf00      	nop
 8003194:	bf00      	nop
 8003196:	e7fd      	b.n	8003194 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003198:	4b3e      	ldr	r3, [pc, #248]	@ (8003294 <xPortStartScheduler+0x124>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a3f      	ldr	r2, [pc, #252]	@ (800329c <xPortStartScheduler+0x12c>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d10b      	bne.n	80031ba <xPortStartScheduler+0x4a>
	__asm volatile
 80031a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031a6:	f383 8811 	msr	BASEPRI, r3
 80031aa:	f3bf 8f6f 	isb	sy
 80031ae:	f3bf 8f4f 	dsb	sy
 80031b2:	613b      	str	r3, [r7, #16]
}
 80031b4:	bf00      	nop
 80031b6:	bf00      	nop
 80031b8:	e7fd      	b.n	80031b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80031ba:	4b39      	ldr	r3, [pc, #228]	@ (80032a0 <xPortStartScheduler+0x130>)
 80031bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	22ff      	movs	r2, #255	@ 0xff
 80031ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80031d4:	78fb      	ldrb	r3, [r7, #3]
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80031dc:	b2da      	uxtb	r2, r3
 80031de:	4b31      	ldr	r3, [pc, #196]	@ (80032a4 <xPortStartScheduler+0x134>)
 80031e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80031e2:	4b31      	ldr	r3, [pc, #196]	@ (80032a8 <xPortStartScheduler+0x138>)
 80031e4:	2207      	movs	r2, #7
 80031e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80031e8:	e009      	b.n	80031fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80031ea:	4b2f      	ldr	r3, [pc, #188]	@ (80032a8 <xPortStartScheduler+0x138>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	3b01      	subs	r3, #1
 80031f0:	4a2d      	ldr	r2, [pc, #180]	@ (80032a8 <xPortStartScheduler+0x138>)
 80031f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80031f4:	78fb      	ldrb	r3, [r7, #3]
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	005b      	lsls	r3, r3, #1
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80031fe:	78fb      	ldrb	r3, [r7, #3]
 8003200:	b2db      	uxtb	r3, r3
 8003202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003206:	2b80      	cmp	r3, #128	@ 0x80
 8003208:	d0ef      	beq.n	80031ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800320a:	4b27      	ldr	r3, [pc, #156]	@ (80032a8 <xPortStartScheduler+0x138>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f1c3 0307 	rsb	r3, r3, #7
 8003212:	2b04      	cmp	r3, #4
 8003214:	d00b      	beq.n	800322e <xPortStartScheduler+0xbe>
	__asm volatile
 8003216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800321a:	f383 8811 	msr	BASEPRI, r3
 800321e:	f3bf 8f6f 	isb	sy
 8003222:	f3bf 8f4f 	dsb	sy
 8003226:	60bb      	str	r3, [r7, #8]
}
 8003228:	bf00      	nop
 800322a:	bf00      	nop
 800322c:	e7fd      	b.n	800322a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800322e:	4b1e      	ldr	r3, [pc, #120]	@ (80032a8 <xPortStartScheduler+0x138>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	021b      	lsls	r3, r3, #8
 8003234:	4a1c      	ldr	r2, [pc, #112]	@ (80032a8 <xPortStartScheduler+0x138>)
 8003236:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003238:	4b1b      	ldr	r3, [pc, #108]	@ (80032a8 <xPortStartScheduler+0x138>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003240:	4a19      	ldr	r2, [pc, #100]	@ (80032a8 <xPortStartScheduler+0x138>)
 8003242:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	b2da      	uxtb	r2, r3
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800324c:	4b17      	ldr	r3, [pc, #92]	@ (80032ac <xPortStartScheduler+0x13c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a16      	ldr	r2, [pc, #88]	@ (80032ac <xPortStartScheduler+0x13c>)
 8003252:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003256:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003258:	4b14      	ldr	r3, [pc, #80]	@ (80032ac <xPortStartScheduler+0x13c>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a13      	ldr	r2, [pc, #76]	@ (80032ac <xPortStartScheduler+0x13c>)
 800325e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003262:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003264:	f000 f8da 	bl	800341c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003268:	4b11      	ldr	r3, [pc, #68]	@ (80032b0 <xPortStartScheduler+0x140>)
 800326a:	2200      	movs	r2, #0
 800326c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800326e:	f000 f8f9 	bl	8003464 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003272:	4b10      	ldr	r3, [pc, #64]	@ (80032b4 <xPortStartScheduler+0x144>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a0f      	ldr	r2, [pc, #60]	@ (80032b4 <xPortStartScheduler+0x144>)
 8003278:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800327c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800327e:	f7ff ff63 	bl	8003148 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003282:	f7ff fd3f 	bl	8002d04 <vTaskSwitchContext>
	prvTaskExitError();
 8003286:	f7ff ff17 	bl	80030b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800328a:	2300      	movs	r3, #0
}
 800328c:	4618      	mov	r0, r3
 800328e:	3718      	adds	r7, #24
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	e000ed00 	.word	0xe000ed00
 8003298:	410fc271 	.word	0x410fc271
 800329c:	410fc270 	.word	0x410fc270
 80032a0:	e000e400 	.word	0xe000e400
 80032a4:	200004a8 	.word	0x200004a8
 80032a8:	200004ac 	.word	0x200004ac
 80032ac:	e000ed20 	.word	0xe000ed20
 80032b0:	2000000c 	.word	0x2000000c
 80032b4:	e000ef34 	.word	0xe000ef34

080032b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
	__asm volatile
 80032be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032c2:	f383 8811 	msr	BASEPRI, r3
 80032c6:	f3bf 8f6f 	isb	sy
 80032ca:	f3bf 8f4f 	dsb	sy
 80032ce:	607b      	str	r3, [r7, #4]
}
 80032d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80032d2:	4b10      	ldr	r3, [pc, #64]	@ (8003314 <vPortEnterCritical+0x5c>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	3301      	adds	r3, #1
 80032d8:	4a0e      	ldr	r2, [pc, #56]	@ (8003314 <vPortEnterCritical+0x5c>)
 80032da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80032dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003314 <vPortEnterCritical+0x5c>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d110      	bne.n	8003306 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80032e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003318 <vPortEnterCritical+0x60>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d00b      	beq.n	8003306 <vPortEnterCritical+0x4e>
	__asm volatile
 80032ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032f2:	f383 8811 	msr	BASEPRI, r3
 80032f6:	f3bf 8f6f 	isb	sy
 80032fa:	f3bf 8f4f 	dsb	sy
 80032fe:	603b      	str	r3, [r7, #0]
}
 8003300:	bf00      	nop
 8003302:	bf00      	nop
 8003304:	e7fd      	b.n	8003302 <vPortEnterCritical+0x4a>
	}
}
 8003306:	bf00      	nop
 8003308:	370c      	adds	r7, #12
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	2000000c 	.word	0x2000000c
 8003318:	e000ed04 	.word	0xe000ed04

0800331c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003322:	4b12      	ldr	r3, [pc, #72]	@ (800336c <vPortExitCritical+0x50>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d10b      	bne.n	8003342 <vPortExitCritical+0x26>
	__asm volatile
 800332a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800332e:	f383 8811 	msr	BASEPRI, r3
 8003332:	f3bf 8f6f 	isb	sy
 8003336:	f3bf 8f4f 	dsb	sy
 800333a:	607b      	str	r3, [r7, #4]
}
 800333c:	bf00      	nop
 800333e:	bf00      	nop
 8003340:	e7fd      	b.n	800333e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003342:	4b0a      	ldr	r3, [pc, #40]	@ (800336c <vPortExitCritical+0x50>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	3b01      	subs	r3, #1
 8003348:	4a08      	ldr	r2, [pc, #32]	@ (800336c <vPortExitCritical+0x50>)
 800334a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800334c:	4b07      	ldr	r3, [pc, #28]	@ (800336c <vPortExitCritical+0x50>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d105      	bne.n	8003360 <vPortExitCritical+0x44>
 8003354:	2300      	movs	r3, #0
 8003356:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800335e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr
 800336c:	2000000c 	.word	0x2000000c

08003370 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003370:	f3ef 8009 	mrs	r0, PSP
 8003374:	f3bf 8f6f 	isb	sy
 8003378:	4b15      	ldr	r3, [pc, #84]	@ (80033d0 <pxCurrentTCBConst>)
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	f01e 0f10 	tst.w	lr, #16
 8003380:	bf08      	it	eq
 8003382:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003386:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800338a:	6010      	str	r0, [r2, #0]
 800338c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003390:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003394:	f380 8811 	msr	BASEPRI, r0
 8003398:	f3bf 8f4f 	dsb	sy
 800339c:	f3bf 8f6f 	isb	sy
 80033a0:	f7ff fcb0 	bl	8002d04 <vTaskSwitchContext>
 80033a4:	f04f 0000 	mov.w	r0, #0
 80033a8:	f380 8811 	msr	BASEPRI, r0
 80033ac:	bc09      	pop	{r0, r3}
 80033ae:	6819      	ldr	r1, [r3, #0]
 80033b0:	6808      	ldr	r0, [r1, #0]
 80033b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033b6:	f01e 0f10 	tst.w	lr, #16
 80033ba:	bf08      	it	eq
 80033bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80033c0:	f380 8809 	msr	PSP, r0
 80033c4:	f3bf 8f6f 	isb	sy
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	f3af 8000 	nop.w

080033d0 <pxCurrentTCBConst>:
 80033d0:	2000037c 	.word	0x2000037c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80033d4:	bf00      	nop
 80033d6:	bf00      	nop

080033d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
	__asm volatile
 80033de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033e2:	f383 8811 	msr	BASEPRI, r3
 80033e6:	f3bf 8f6f 	isb	sy
 80033ea:	f3bf 8f4f 	dsb	sy
 80033ee:	607b      	str	r3, [r7, #4]
}
 80033f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80033f2:	f7ff fbcd 	bl	8002b90 <xTaskIncrementTick>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d003      	beq.n	8003404 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80033fc:	4b06      	ldr	r3, [pc, #24]	@ (8003418 <SysTick_Handler+0x40>)
 80033fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003402:	601a      	str	r2, [r3, #0]
 8003404:	2300      	movs	r3, #0
 8003406:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	f383 8811 	msr	BASEPRI, r3
}
 800340e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003410:	bf00      	nop
 8003412:	3708      	adds	r7, #8
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	e000ed04 	.word	0xe000ed04

0800341c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800341c:	b480      	push	{r7}
 800341e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003420:	4b0b      	ldr	r3, [pc, #44]	@ (8003450 <vPortSetupTimerInterrupt+0x34>)
 8003422:	2200      	movs	r2, #0
 8003424:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003426:	4b0b      	ldr	r3, [pc, #44]	@ (8003454 <vPortSetupTimerInterrupt+0x38>)
 8003428:	2200      	movs	r2, #0
 800342a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800342c:	4b0a      	ldr	r3, [pc, #40]	@ (8003458 <vPortSetupTimerInterrupt+0x3c>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a0a      	ldr	r2, [pc, #40]	@ (800345c <vPortSetupTimerInterrupt+0x40>)
 8003432:	fba2 2303 	umull	r2, r3, r2, r3
 8003436:	099b      	lsrs	r3, r3, #6
 8003438:	4a09      	ldr	r2, [pc, #36]	@ (8003460 <vPortSetupTimerInterrupt+0x44>)
 800343a:	3b01      	subs	r3, #1
 800343c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800343e:	4b04      	ldr	r3, [pc, #16]	@ (8003450 <vPortSetupTimerInterrupt+0x34>)
 8003440:	2207      	movs	r2, #7
 8003442:	601a      	str	r2, [r3, #0]
}
 8003444:	bf00      	nop
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	e000e010 	.word	0xe000e010
 8003454:	e000e018 	.word	0xe000e018
 8003458:	20000000 	.word	0x20000000
 800345c:	10624dd3 	.word	0x10624dd3
 8003460:	e000e014 	.word	0xe000e014

08003464 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003464:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003474 <vPortEnableVFP+0x10>
 8003468:	6801      	ldr	r1, [r0, #0]
 800346a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800346e:	6001      	str	r1, [r0, #0]
 8003470:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003472:	bf00      	nop
 8003474:	e000ed88 	.word	0xe000ed88

08003478 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b08a      	sub	sp, #40	@ 0x28
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003480:	2300      	movs	r3, #0
 8003482:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003484:	f7ff fad8 	bl	8002a38 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003488:	4b5c      	ldr	r3, [pc, #368]	@ (80035fc <pvPortMalloc+0x184>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d101      	bne.n	8003494 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003490:	f000 f924 	bl	80036dc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003494:	4b5a      	ldr	r3, [pc, #360]	@ (8003600 <pvPortMalloc+0x188>)
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	4013      	ands	r3, r2
 800349c:	2b00      	cmp	r3, #0
 800349e:	f040 8095 	bne.w	80035cc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d01e      	beq.n	80034e6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80034a8:	2208      	movs	r2, #8
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4413      	add	r3, r2
 80034ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	f003 0307 	and.w	r3, r3, #7
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d015      	beq.n	80034e6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f023 0307 	bic.w	r3, r3, #7
 80034c0:	3308      	adds	r3, #8
 80034c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f003 0307 	and.w	r3, r3, #7
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00b      	beq.n	80034e6 <pvPortMalloc+0x6e>
	__asm volatile
 80034ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034d2:	f383 8811 	msr	BASEPRI, r3
 80034d6:	f3bf 8f6f 	isb	sy
 80034da:	f3bf 8f4f 	dsb	sy
 80034de:	617b      	str	r3, [r7, #20]
}
 80034e0:	bf00      	nop
 80034e2:	bf00      	nop
 80034e4:	e7fd      	b.n	80034e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d06f      	beq.n	80035cc <pvPortMalloc+0x154>
 80034ec:	4b45      	ldr	r3, [pc, #276]	@ (8003604 <pvPortMalloc+0x18c>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	429a      	cmp	r2, r3
 80034f4:	d86a      	bhi.n	80035cc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80034f6:	4b44      	ldr	r3, [pc, #272]	@ (8003608 <pvPortMalloc+0x190>)
 80034f8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80034fa:	4b43      	ldr	r3, [pc, #268]	@ (8003608 <pvPortMalloc+0x190>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003500:	e004      	b.n	800350c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8003502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003504:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800350c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	429a      	cmp	r2, r3
 8003514:	d903      	bls.n	800351e <pvPortMalloc+0xa6>
 8003516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1f1      	bne.n	8003502 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800351e:	4b37      	ldr	r3, [pc, #220]	@ (80035fc <pvPortMalloc+0x184>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003524:	429a      	cmp	r2, r3
 8003526:	d051      	beq.n	80035cc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003528:	6a3b      	ldr	r3, [r7, #32]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2208      	movs	r2, #8
 800352e:	4413      	add	r3, r2
 8003530:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	6a3b      	ldr	r3, [r7, #32]
 8003538:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800353a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800353c:	685a      	ldr	r2, [r3, #4]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	1ad2      	subs	r2, r2, r3
 8003542:	2308      	movs	r3, #8
 8003544:	005b      	lsls	r3, r3, #1
 8003546:	429a      	cmp	r2, r3
 8003548:	d920      	bls.n	800358c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800354a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	4413      	add	r3, r2
 8003550:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	f003 0307 	and.w	r3, r3, #7
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00b      	beq.n	8003574 <pvPortMalloc+0xfc>
	__asm volatile
 800355c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003560:	f383 8811 	msr	BASEPRI, r3
 8003564:	f3bf 8f6f 	isb	sy
 8003568:	f3bf 8f4f 	dsb	sy
 800356c:	613b      	str	r3, [r7, #16]
}
 800356e:	bf00      	nop
 8003570:	bf00      	nop
 8003572:	e7fd      	b.n	8003570 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003576:	685a      	ldr	r2, [r3, #4]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	1ad2      	subs	r2, r2, r3
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003586:	69b8      	ldr	r0, [r7, #24]
 8003588:	f000 f90a 	bl	80037a0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800358c:	4b1d      	ldr	r3, [pc, #116]	@ (8003604 <pvPortMalloc+0x18c>)
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	4a1b      	ldr	r2, [pc, #108]	@ (8003604 <pvPortMalloc+0x18c>)
 8003598:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800359a:	4b1a      	ldr	r3, [pc, #104]	@ (8003604 <pvPortMalloc+0x18c>)
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	4b1b      	ldr	r3, [pc, #108]	@ (800360c <pvPortMalloc+0x194>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d203      	bcs.n	80035ae <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80035a6:	4b17      	ldr	r3, [pc, #92]	@ (8003604 <pvPortMalloc+0x18c>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a18      	ldr	r2, [pc, #96]	@ (800360c <pvPortMalloc+0x194>)
 80035ac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80035ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b0:	685a      	ldr	r2, [r3, #4]
 80035b2:	4b13      	ldr	r3, [pc, #76]	@ (8003600 <pvPortMalloc+0x188>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	431a      	orrs	r2, r3
 80035b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80035bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035be:	2200      	movs	r2, #0
 80035c0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80035c2:	4b13      	ldr	r3, [pc, #76]	@ (8003610 <pvPortMalloc+0x198>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	3301      	adds	r3, #1
 80035c8:	4a11      	ldr	r2, [pc, #68]	@ (8003610 <pvPortMalloc+0x198>)
 80035ca:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80035cc:	f7ff fa42 	bl	8002a54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	f003 0307 	and.w	r3, r3, #7
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d00b      	beq.n	80035f2 <pvPortMalloc+0x17a>
	__asm volatile
 80035da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035de:	f383 8811 	msr	BASEPRI, r3
 80035e2:	f3bf 8f6f 	isb	sy
 80035e6:	f3bf 8f4f 	dsb	sy
 80035ea:	60fb      	str	r3, [r7, #12]
}
 80035ec:	bf00      	nop
 80035ee:	bf00      	nop
 80035f0:	e7fd      	b.n	80035ee <pvPortMalloc+0x176>
	return pvReturn;
 80035f2:	69fb      	ldr	r3, [r7, #28]
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3728      	adds	r7, #40	@ 0x28
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	200040b8 	.word	0x200040b8
 8003600:	200040cc 	.word	0x200040cc
 8003604:	200040bc 	.word	0x200040bc
 8003608:	200040b0 	.word	0x200040b0
 800360c:	200040c0 	.word	0x200040c0
 8003610:	200040c4 	.word	0x200040c4

08003614 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d04f      	beq.n	80036c6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003626:	2308      	movs	r3, #8
 8003628:	425b      	negs	r3, r3
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	4413      	add	r3, r2
 800362e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	4b25      	ldr	r3, [pc, #148]	@ (80036d0 <vPortFree+0xbc>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4013      	ands	r3, r2
 800363e:	2b00      	cmp	r3, #0
 8003640:	d10b      	bne.n	800365a <vPortFree+0x46>
	__asm volatile
 8003642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003646:	f383 8811 	msr	BASEPRI, r3
 800364a:	f3bf 8f6f 	isb	sy
 800364e:	f3bf 8f4f 	dsb	sy
 8003652:	60fb      	str	r3, [r7, #12]
}
 8003654:	bf00      	nop
 8003656:	bf00      	nop
 8003658:	e7fd      	b.n	8003656 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00b      	beq.n	800367a <vPortFree+0x66>
	__asm volatile
 8003662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003666:	f383 8811 	msr	BASEPRI, r3
 800366a:	f3bf 8f6f 	isb	sy
 800366e:	f3bf 8f4f 	dsb	sy
 8003672:	60bb      	str	r3, [r7, #8]
}
 8003674:	bf00      	nop
 8003676:	bf00      	nop
 8003678:	e7fd      	b.n	8003676 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	685a      	ldr	r2, [r3, #4]
 800367e:	4b14      	ldr	r3, [pc, #80]	@ (80036d0 <vPortFree+0xbc>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4013      	ands	r3, r2
 8003684:	2b00      	cmp	r3, #0
 8003686:	d01e      	beq.n	80036c6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d11a      	bne.n	80036c6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	4b0e      	ldr	r3, [pc, #56]	@ (80036d0 <vPortFree+0xbc>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	43db      	mvns	r3, r3
 800369a:	401a      	ands	r2, r3
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80036a0:	f7ff f9ca 	bl	8002a38 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	4b0a      	ldr	r3, [pc, #40]	@ (80036d4 <vPortFree+0xc0>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4413      	add	r3, r2
 80036ae:	4a09      	ldr	r2, [pc, #36]	@ (80036d4 <vPortFree+0xc0>)
 80036b0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80036b2:	6938      	ldr	r0, [r7, #16]
 80036b4:	f000 f874 	bl	80037a0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80036b8:	4b07      	ldr	r3, [pc, #28]	@ (80036d8 <vPortFree+0xc4>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	3301      	adds	r3, #1
 80036be:	4a06      	ldr	r2, [pc, #24]	@ (80036d8 <vPortFree+0xc4>)
 80036c0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80036c2:	f7ff f9c7 	bl	8002a54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80036c6:	bf00      	nop
 80036c8:	3718      	adds	r7, #24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	200040cc 	.word	0x200040cc
 80036d4:	200040bc 	.word	0x200040bc
 80036d8:	200040c8 	.word	0x200040c8

080036dc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80036dc:	b480      	push	{r7}
 80036de:	b085      	sub	sp, #20
 80036e0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80036e2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80036e6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80036e8:	4b27      	ldr	r3, [pc, #156]	@ (8003788 <prvHeapInit+0xac>)
 80036ea:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f003 0307 	and.w	r3, r3, #7
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d00c      	beq.n	8003710 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	3307      	adds	r3, #7
 80036fa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f023 0307 	bic.w	r3, r3, #7
 8003702:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003704:	68ba      	ldr	r2, [r7, #8]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	4a1f      	ldr	r2, [pc, #124]	@ (8003788 <prvHeapInit+0xac>)
 800370c:	4413      	add	r3, r2
 800370e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003714:	4a1d      	ldr	r2, [pc, #116]	@ (800378c <prvHeapInit+0xb0>)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800371a:	4b1c      	ldr	r3, [pc, #112]	@ (800378c <prvHeapInit+0xb0>)
 800371c:	2200      	movs	r2, #0
 800371e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	68ba      	ldr	r2, [r7, #8]
 8003724:	4413      	add	r3, r2
 8003726:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003728:	2208      	movs	r2, #8
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	1a9b      	subs	r3, r3, r2
 800372e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f023 0307 	bic.w	r3, r3, #7
 8003736:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	4a15      	ldr	r2, [pc, #84]	@ (8003790 <prvHeapInit+0xb4>)
 800373c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800373e:	4b14      	ldr	r3, [pc, #80]	@ (8003790 <prvHeapInit+0xb4>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2200      	movs	r2, #0
 8003744:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003746:	4b12      	ldr	r3, [pc, #72]	@ (8003790 <prvHeapInit+0xb4>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2200      	movs	r2, #0
 800374c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	68fa      	ldr	r2, [r7, #12]
 8003756:	1ad2      	subs	r2, r2, r3
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800375c:	4b0c      	ldr	r3, [pc, #48]	@ (8003790 <prvHeapInit+0xb4>)
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	4a0a      	ldr	r2, [pc, #40]	@ (8003794 <prvHeapInit+0xb8>)
 800376a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	4a09      	ldr	r2, [pc, #36]	@ (8003798 <prvHeapInit+0xbc>)
 8003772:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003774:	4b09      	ldr	r3, [pc, #36]	@ (800379c <prvHeapInit+0xc0>)
 8003776:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800377a:	601a      	str	r2, [r3, #0]
}
 800377c:	bf00      	nop
 800377e:	3714      	adds	r7, #20
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr
 8003788:	200004b0 	.word	0x200004b0
 800378c:	200040b0 	.word	0x200040b0
 8003790:	200040b8 	.word	0x200040b8
 8003794:	200040c0 	.word	0x200040c0
 8003798:	200040bc 	.word	0x200040bc
 800379c:	200040cc 	.word	0x200040cc

080037a0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80037a8:	4b28      	ldr	r3, [pc, #160]	@ (800384c <prvInsertBlockIntoFreeList+0xac>)
 80037aa:	60fb      	str	r3, [r7, #12]
 80037ac:	e002      	b.n	80037b4 <prvInsertBlockIntoFreeList+0x14>
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	60fb      	str	r3, [r7, #12]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d8f7      	bhi.n	80037ae <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	68ba      	ldr	r2, [r7, #8]
 80037c8:	4413      	add	r3, r2
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d108      	bne.n	80037e2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	685a      	ldr	r2, [r3, #4]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	441a      	add	r2, r3
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	68ba      	ldr	r2, [r7, #8]
 80037ec:	441a      	add	r2, r3
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d118      	bne.n	8003828 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	4b15      	ldr	r3, [pc, #84]	@ (8003850 <prvInsertBlockIntoFreeList+0xb0>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	429a      	cmp	r2, r3
 8003800:	d00d      	beq.n	800381e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	685a      	ldr	r2, [r3, #4]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	441a      	add	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	601a      	str	r2, [r3, #0]
 800381c:	e008      	b.n	8003830 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800381e:	4b0c      	ldr	r3, [pc, #48]	@ (8003850 <prvInsertBlockIntoFreeList+0xb0>)
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	601a      	str	r2, [r3, #0]
 8003826:	e003      	b.n	8003830 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003830:	68fa      	ldr	r2, [r7, #12]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	429a      	cmp	r2, r3
 8003836:	d002      	beq.n	800383e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800383e:	bf00      	nop
 8003840:	3714      	adds	r7, #20
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	200040b0 	.word	0x200040b0
 8003850:	200040b8 	.word	0x200040b8

08003854 <std>:
 8003854:	2300      	movs	r3, #0
 8003856:	b510      	push	{r4, lr}
 8003858:	4604      	mov	r4, r0
 800385a:	e9c0 3300 	strd	r3, r3, [r0]
 800385e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003862:	6083      	str	r3, [r0, #8]
 8003864:	8181      	strh	r1, [r0, #12]
 8003866:	6643      	str	r3, [r0, #100]	@ 0x64
 8003868:	81c2      	strh	r2, [r0, #14]
 800386a:	6183      	str	r3, [r0, #24]
 800386c:	4619      	mov	r1, r3
 800386e:	2208      	movs	r2, #8
 8003870:	305c      	adds	r0, #92	@ 0x5c
 8003872:	f000 f9e7 	bl	8003c44 <memset>
 8003876:	4b0d      	ldr	r3, [pc, #52]	@ (80038ac <std+0x58>)
 8003878:	6263      	str	r3, [r4, #36]	@ 0x24
 800387a:	4b0d      	ldr	r3, [pc, #52]	@ (80038b0 <std+0x5c>)
 800387c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800387e:	4b0d      	ldr	r3, [pc, #52]	@ (80038b4 <std+0x60>)
 8003880:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003882:	4b0d      	ldr	r3, [pc, #52]	@ (80038b8 <std+0x64>)
 8003884:	6323      	str	r3, [r4, #48]	@ 0x30
 8003886:	4b0d      	ldr	r3, [pc, #52]	@ (80038bc <std+0x68>)
 8003888:	6224      	str	r4, [r4, #32]
 800388a:	429c      	cmp	r4, r3
 800388c:	d006      	beq.n	800389c <std+0x48>
 800388e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003892:	4294      	cmp	r4, r2
 8003894:	d002      	beq.n	800389c <std+0x48>
 8003896:	33d0      	adds	r3, #208	@ 0xd0
 8003898:	429c      	cmp	r4, r3
 800389a:	d105      	bne.n	80038a8 <std+0x54>
 800389c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80038a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038a4:	f000 baa4 	b.w	8003df0 <__retarget_lock_init_recursive>
 80038a8:	bd10      	pop	{r4, pc}
 80038aa:	bf00      	nop
 80038ac:	08003a95 	.word	0x08003a95
 80038b0:	08003ab7 	.word	0x08003ab7
 80038b4:	08003aef 	.word	0x08003aef
 80038b8:	08003b13 	.word	0x08003b13
 80038bc:	200040d0 	.word	0x200040d0

080038c0 <stdio_exit_handler>:
 80038c0:	4a02      	ldr	r2, [pc, #8]	@ (80038cc <stdio_exit_handler+0xc>)
 80038c2:	4903      	ldr	r1, [pc, #12]	@ (80038d0 <stdio_exit_handler+0x10>)
 80038c4:	4803      	ldr	r0, [pc, #12]	@ (80038d4 <stdio_exit_handler+0x14>)
 80038c6:	f000 b869 	b.w	800399c <_fwalk_sglue>
 80038ca:	bf00      	nop
 80038cc:	20000010 	.word	0x20000010
 80038d0:	080040f1 	.word	0x080040f1
 80038d4:	20000020 	.word	0x20000020

080038d8 <cleanup_stdio>:
 80038d8:	6841      	ldr	r1, [r0, #4]
 80038da:	4b0c      	ldr	r3, [pc, #48]	@ (800390c <cleanup_stdio+0x34>)
 80038dc:	4299      	cmp	r1, r3
 80038de:	b510      	push	{r4, lr}
 80038e0:	4604      	mov	r4, r0
 80038e2:	d001      	beq.n	80038e8 <cleanup_stdio+0x10>
 80038e4:	f000 fc04 	bl	80040f0 <_fflush_r>
 80038e8:	68a1      	ldr	r1, [r4, #8]
 80038ea:	4b09      	ldr	r3, [pc, #36]	@ (8003910 <cleanup_stdio+0x38>)
 80038ec:	4299      	cmp	r1, r3
 80038ee:	d002      	beq.n	80038f6 <cleanup_stdio+0x1e>
 80038f0:	4620      	mov	r0, r4
 80038f2:	f000 fbfd 	bl	80040f0 <_fflush_r>
 80038f6:	68e1      	ldr	r1, [r4, #12]
 80038f8:	4b06      	ldr	r3, [pc, #24]	@ (8003914 <cleanup_stdio+0x3c>)
 80038fa:	4299      	cmp	r1, r3
 80038fc:	d004      	beq.n	8003908 <cleanup_stdio+0x30>
 80038fe:	4620      	mov	r0, r4
 8003900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003904:	f000 bbf4 	b.w	80040f0 <_fflush_r>
 8003908:	bd10      	pop	{r4, pc}
 800390a:	bf00      	nop
 800390c:	200040d0 	.word	0x200040d0
 8003910:	20004138 	.word	0x20004138
 8003914:	200041a0 	.word	0x200041a0

08003918 <global_stdio_init.part.0>:
 8003918:	b510      	push	{r4, lr}
 800391a:	4b0b      	ldr	r3, [pc, #44]	@ (8003948 <global_stdio_init.part.0+0x30>)
 800391c:	4c0b      	ldr	r4, [pc, #44]	@ (800394c <global_stdio_init.part.0+0x34>)
 800391e:	4a0c      	ldr	r2, [pc, #48]	@ (8003950 <global_stdio_init.part.0+0x38>)
 8003920:	601a      	str	r2, [r3, #0]
 8003922:	4620      	mov	r0, r4
 8003924:	2200      	movs	r2, #0
 8003926:	2104      	movs	r1, #4
 8003928:	f7ff ff94 	bl	8003854 <std>
 800392c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003930:	2201      	movs	r2, #1
 8003932:	2109      	movs	r1, #9
 8003934:	f7ff ff8e 	bl	8003854 <std>
 8003938:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800393c:	2202      	movs	r2, #2
 800393e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003942:	2112      	movs	r1, #18
 8003944:	f7ff bf86 	b.w	8003854 <std>
 8003948:	20004208 	.word	0x20004208
 800394c:	200040d0 	.word	0x200040d0
 8003950:	080038c1 	.word	0x080038c1

08003954 <__sfp_lock_acquire>:
 8003954:	4801      	ldr	r0, [pc, #4]	@ (800395c <__sfp_lock_acquire+0x8>)
 8003956:	f000 ba4c 	b.w	8003df2 <__retarget_lock_acquire_recursive>
 800395a:	bf00      	nop
 800395c:	20004211 	.word	0x20004211

08003960 <__sfp_lock_release>:
 8003960:	4801      	ldr	r0, [pc, #4]	@ (8003968 <__sfp_lock_release+0x8>)
 8003962:	f000 ba47 	b.w	8003df4 <__retarget_lock_release_recursive>
 8003966:	bf00      	nop
 8003968:	20004211 	.word	0x20004211

0800396c <__sinit>:
 800396c:	b510      	push	{r4, lr}
 800396e:	4604      	mov	r4, r0
 8003970:	f7ff fff0 	bl	8003954 <__sfp_lock_acquire>
 8003974:	6a23      	ldr	r3, [r4, #32]
 8003976:	b11b      	cbz	r3, 8003980 <__sinit+0x14>
 8003978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800397c:	f7ff bff0 	b.w	8003960 <__sfp_lock_release>
 8003980:	4b04      	ldr	r3, [pc, #16]	@ (8003994 <__sinit+0x28>)
 8003982:	6223      	str	r3, [r4, #32]
 8003984:	4b04      	ldr	r3, [pc, #16]	@ (8003998 <__sinit+0x2c>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d1f5      	bne.n	8003978 <__sinit+0xc>
 800398c:	f7ff ffc4 	bl	8003918 <global_stdio_init.part.0>
 8003990:	e7f2      	b.n	8003978 <__sinit+0xc>
 8003992:	bf00      	nop
 8003994:	080038d9 	.word	0x080038d9
 8003998:	20004208 	.word	0x20004208

0800399c <_fwalk_sglue>:
 800399c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039a0:	4607      	mov	r7, r0
 80039a2:	4688      	mov	r8, r1
 80039a4:	4614      	mov	r4, r2
 80039a6:	2600      	movs	r6, #0
 80039a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80039ac:	f1b9 0901 	subs.w	r9, r9, #1
 80039b0:	d505      	bpl.n	80039be <_fwalk_sglue+0x22>
 80039b2:	6824      	ldr	r4, [r4, #0]
 80039b4:	2c00      	cmp	r4, #0
 80039b6:	d1f7      	bne.n	80039a8 <_fwalk_sglue+0xc>
 80039b8:	4630      	mov	r0, r6
 80039ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039be:	89ab      	ldrh	r3, [r5, #12]
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d907      	bls.n	80039d4 <_fwalk_sglue+0x38>
 80039c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80039c8:	3301      	adds	r3, #1
 80039ca:	d003      	beq.n	80039d4 <_fwalk_sglue+0x38>
 80039cc:	4629      	mov	r1, r5
 80039ce:	4638      	mov	r0, r7
 80039d0:	47c0      	blx	r8
 80039d2:	4306      	orrs	r6, r0
 80039d4:	3568      	adds	r5, #104	@ 0x68
 80039d6:	e7e9      	b.n	80039ac <_fwalk_sglue+0x10>

080039d8 <_puts_r>:
 80039d8:	6a03      	ldr	r3, [r0, #32]
 80039da:	b570      	push	{r4, r5, r6, lr}
 80039dc:	6884      	ldr	r4, [r0, #8]
 80039de:	4605      	mov	r5, r0
 80039e0:	460e      	mov	r6, r1
 80039e2:	b90b      	cbnz	r3, 80039e8 <_puts_r+0x10>
 80039e4:	f7ff ffc2 	bl	800396c <__sinit>
 80039e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80039ea:	07db      	lsls	r3, r3, #31
 80039ec:	d405      	bmi.n	80039fa <_puts_r+0x22>
 80039ee:	89a3      	ldrh	r3, [r4, #12]
 80039f0:	0598      	lsls	r0, r3, #22
 80039f2:	d402      	bmi.n	80039fa <_puts_r+0x22>
 80039f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039f6:	f000 f9fc 	bl	8003df2 <__retarget_lock_acquire_recursive>
 80039fa:	89a3      	ldrh	r3, [r4, #12]
 80039fc:	0719      	lsls	r1, r3, #28
 80039fe:	d502      	bpl.n	8003a06 <_puts_r+0x2e>
 8003a00:	6923      	ldr	r3, [r4, #16]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d135      	bne.n	8003a72 <_puts_r+0x9a>
 8003a06:	4621      	mov	r1, r4
 8003a08:	4628      	mov	r0, r5
 8003a0a:	f000 f8c5 	bl	8003b98 <__swsetup_r>
 8003a0e:	b380      	cbz	r0, 8003a72 <_puts_r+0x9a>
 8003a10:	f04f 35ff 	mov.w	r5, #4294967295
 8003a14:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a16:	07da      	lsls	r2, r3, #31
 8003a18:	d405      	bmi.n	8003a26 <_puts_r+0x4e>
 8003a1a:	89a3      	ldrh	r3, [r4, #12]
 8003a1c:	059b      	lsls	r3, r3, #22
 8003a1e:	d402      	bmi.n	8003a26 <_puts_r+0x4e>
 8003a20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a22:	f000 f9e7 	bl	8003df4 <__retarget_lock_release_recursive>
 8003a26:	4628      	mov	r0, r5
 8003a28:	bd70      	pop	{r4, r5, r6, pc}
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	da04      	bge.n	8003a38 <_puts_r+0x60>
 8003a2e:	69a2      	ldr	r2, [r4, #24]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	dc17      	bgt.n	8003a64 <_puts_r+0x8c>
 8003a34:	290a      	cmp	r1, #10
 8003a36:	d015      	beq.n	8003a64 <_puts_r+0x8c>
 8003a38:	6823      	ldr	r3, [r4, #0]
 8003a3a:	1c5a      	adds	r2, r3, #1
 8003a3c:	6022      	str	r2, [r4, #0]
 8003a3e:	7019      	strb	r1, [r3, #0]
 8003a40:	68a3      	ldr	r3, [r4, #8]
 8003a42:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003a46:	3b01      	subs	r3, #1
 8003a48:	60a3      	str	r3, [r4, #8]
 8003a4a:	2900      	cmp	r1, #0
 8003a4c:	d1ed      	bne.n	8003a2a <_puts_r+0x52>
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	da11      	bge.n	8003a76 <_puts_r+0x9e>
 8003a52:	4622      	mov	r2, r4
 8003a54:	210a      	movs	r1, #10
 8003a56:	4628      	mov	r0, r5
 8003a58:	f000 f85f 	bl	8003b1a <__swbuf_r>
 8003a5c:	3001      	adds	r0, #1
 8003a5e:	d0d7      	beq.n	8003a10 <_puts_r+0x38>
 8003a60:	250a      	movs	r5, #10
 8003a62:	e7d7      	b.n	8003a14 <_puts_r+0x3c>
 8003a64:	4622      	mov	r2, r4
 8003a66:	4628      	mov	r0, r5
 8003a68:	f000 f857 	bl	8003b1a <__swbuf_r>
 8003a6c:	3001      	adds	r0, #1
 8003a6e:	d1e7      	bne.n	8003a40 <_puts_r+0x68>
 8003a70:	e7ce      	b.n	8003a10 <_puts_r+0x38>
 8003a72:	3e01      	subs	r6, #1
 8003a74:	e7e4      	b.n	8003a40 <_puts_r+0x68>
 8003a76:	6823      	ldr	r3, [r4, #0]
 8003a78:	1c5a      	adds	r2, r3, #1
 8003a7a:	6022      	str	r2, [r4, #0]
 8003a7c:	220a      	movs	r2, #10
 8003a7e:	701a      	strb	r2, [r3, #0]
 8003a80:	e7ee      	b.n	8003a60 <_puts_r+0x88>
	...

08003a84 <puts>:
 8003a84:	4b02      	ldr	r3, [pc, #8]	@ (8003a90 <puts+0xc>)
 8003a86:	4601      	mov	r1, r0
 8003a88:	6818      	ldr	r0, [r3, #0]
 8003a8a:	f7ff bfa5 	b.w	80039d8 <_puts_r>
 8003a8e:	bf00      	nop
 8003a90:	2000001c 	.word	0x2000001c

08003a94 <__sread>:
 8003a94:	b510      	push	{r4, lr}
 8003a96:	460c      	mov	r4, r1
 8003a98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a9c:	f000 f95a 	bl	8003d54 <_read_r>
 8003aa0:	2800      	cmp	r0, #0
 8003aa2:	bfab      	itete	ge
 8003aa4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003aa6:	89a3      	ldrhlt	r3, [r4, #12]
 8003aa8:	181b      	addge	r3, r3, r0
 8003aaa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003aae:	bfac      	ite	ge
 8003ab0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003ab2:	81a3      	strhlt	r3, [r4, #12]
 8003ab4:	bd10      	pop	{r4, pc}

08003ab6 <__swrite>:
 8003ab6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003aba:	461f      	mov	r7, r3
 8003abc:	898b      	ldrh	r3, [r1, #12]
 8003abe:	05db      	lsls	r3, r3, #23
 8003ac0:	4605      	mov	r5, r0
 8003ac2:	460c      	mov	r4, r1
 8003ac4:	4616      	mov	r6, r2
 8003ac6:	d505      	bpl.n	8003ad4 <__swrite+0x1e>
 8003ac8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003acc:	2302      	movs	r3, #2
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f000 f92e 	bl	8003d30 <_lseek_r>
 8003ad4:	89a3      	ldrh	r3, [r4, #12]
 8003ad6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ada:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ade:	81a3      	strh	r3, [r4, #12]
 8003ae0:	4632      	mov	r2, r6
 8003ae2:	463b      	mov	r3, r7
 8003ae4:	4628      	mov	r0, r5
 8003ae6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003aea:	f000 b945 	b.w	8003d78 <_write_r>

08003aee <__sseek>:
 8003aee:	b510      	push	{r4, lr}
 8003af0:	460c      	mov	r4, r1
 8003af2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003af6:	f000 f91b 	bl	8003d30 <_lseek_r>
 8003afa:	1c43      	adds	r3, r0, #1
 8003afc:	89a3      	ldrh	r3, [r4, #12]
 8003afe:	bf15      	itete	ne
 8003b00:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003b02:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003b06:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003b0a:	81a3      	strheq	r3, [r4, #12]
 8003b0c:	bf18      	it	ne
 8003b0e:	81a3      	strhne	r3, [r4, #12]
 8003b10:	bd10      	pop	{r4, pc}

08003b12 <__sclose>:
 8003b12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b16:	f000 b89d 	b.w	8003c54 <_close_r>

08003b1a <__swbuf_r>:
 8003b1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b1c:	460e      	mov	r6, r1
 8003b1e:	4614      	mov	r4, r2
 8003b20:	4605      	mov	r5, r0
 8003b22:	b118      	cbz	r0, 8003b2c <__swbuf_r+0x12>
 8003b24:	6a03      	ldr	r3, [r0, #32]
 8003b26:	b90b      	cbnz	r3, 8003b2c <__swbuf_r+0x12>
 8003b28:	f7ff ff20 	bl	800396c <__sinit>
 8003b2c:	69a3      	ldr	r3, [r4, #24]
 8003b2e:	60a3      	str	r3, [r4, #8]
 8003b30:	89a3      	ldrh	r3, [r4, #12]
 8003b32:	071a      	lsls	r2, r3, #28
 8003b34:	d501      	bpl.n	8003b3a <__swbuf_r+0x20>
 8003b36:	6923      	ldr	r3, [r4, #16]
 8003b38:	b943      	cbnz	r3, 8003b4c <__swbuf_r+0x32>
 8003b3a:	4621      	mov	r1, r4
 8003b3c:	4628      	mov	r0, r5
 8003b3e:	f000 f82b 	bl	8003b98 <__swsetup_r>
 8003b42:	b118      	cbz	r0, 8003b4c <__swbuf_r+0x32>
 8003b44:	f04f 37ff 	mov.w	r7, #4294967295
 8003b48:	4638      	mov	r0, r7
 8003b4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b4c:	6823      	ldr	r3, [r4, #0]
 8003b4e:	6922      	ldr	r2, [r4, #16]
 8003b50:	1a98      	subs	r0, r3, r2
 8003b52:	6963      	ldr	r3, [r4, #20]
 8003b54:	b2f6      	uxtb	r6, r6
 8003b56:	4283      	cmp	r3, r0
 8003b58:	4637      	mov	r7, r6
 8003b5a:	dc05      	bgt.n	8003b68 <__swbuf_r+0x4e>
 8003b5c:	4621      	mov	r1, r4
 8003b5e:	4628      	mov	r0, r5
 8003b60:	f000 fac6 	bl	80040f0 <_fflush_r>
 8003b64:	2800      	cmp	r0, #0
 8003b66:	d1ed      	bne.n	8003b44 <__swbuf_r+0x2a>
 8003b68:	68a3      	ldr	r3, [r4, #8]
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	60a3      	str	r3, [r4, #8]
 8003b6e:	6823      	ldr	r3, [r4, #0]
 8003b70:	1c5a      	adds	r2, r3, #1
 8003b72:	6022      	str	r2, [r4, #0]
 8003b74:	701e      	strb	r6, [r3, #0]
 8003b76:	6962      	ldr	r2, [r4, #20]
 8003b78:	1c43      	adds	r3, r0, #1
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d004      	beq.n	8003b88 <__swbuf_r+0x6e>
 8003b7e:	89a3      	ldrh	r3, [r4, #12]
 8003b80:	07db      	lsls	r3, r3, #31
 8003b82:	d5e1      	bpl.n	8003b48 <__swbuf_r+0x2e>
 8003b84:	2e0a      	cmp	r6, #10
 8003b86:	d1df      	bne.n	8003b48 <__swbuf_r+0x2e>
 8003b88:	4621      	mov	r1, r4
 8003b8a:	4628      	mov	r0, r5
 8003b8c:	f000 fab0 	bl	80040f0 <_fflush_r>
 8003b90:	2800      	cmp	r0, #0
 8003b92:	d0d9      	beq.n	8003b48 <__swbuf_r+0x2e>
 8003b94:	e7d6      	b.n	8003b44 <__swbuf_r+0x2a>
	...

08003b98 <__swsetup_r>:
 8003b98:	b538      	push	{r3, r4, r5, lr}
 8003b9a:	4b29      	ldr	r3, [pc, #164]	@ (8003c40 <__swsetup_r+0xa8>)
 8003b9c:	4605      	mov	r5, r0
 8003b9e:	6818      	ldr	r0, [r3, #0]
 8003ba0:	460c      	mov	r4, r1
 8003ba2:	b118      	cbz	r0, 8003bac <__swsetup_r+0x14>
 8003ba4:	6a03      	ldr	r3, [r0, #32]
 8003ba6:	b90b      	cbnz	r3, 8003bac <__swsetup_r+0x14>
 8003ba8:	f7ff fee0 	bl	800396c <__sinit>
 8003bac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bb0:	0719      	lsls	r1, r3, #28
 8003bb2:	d422      	bmi.n	8003bfa <__swsetup_r+0x62>
 8003bb4:	06da      	lsls	r2, r3, #27
 8003bb6:	d407      	bmi.n	8003bc8 <__swsetup_r+0x30>
 8003bb8:	2209      	movs	r2, #9
 8003bba:	602a      	str	r2, [r5, #0]
 8003bbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bc0:	81a3      	strh	r3, [r4, #12]
 8003bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc6:	e033      	b.n	8003c30 <__swsetup_r+0x98>
 8003bc8:	0758      	lsls	r0, r3, #29
 8003bca:	d512      	bpl.n	8003bf2 <__swsetup_r+0x5a>
 8003bcc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003bce:	b141      	cbz	r1, 8003be2 <__swsetup_r+0x4a>
 8003bd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003bd4:	4299      	cmp	r1, r3
 8003bd6:	d002      	beq.n	8003bde <__swsetup_r+0x46>
 8003bd8:	4628      	mov	r0, r5
 8003bda:	f000 f90d 	bl	8003df8 <_free_r>
 8003bde:	2300      	movs	r3, #0
 8003be0:	6363      	str	r3, [r4, #52]	@ 0x34
 8003be2:	89a3      	ldrh	r3, [r4, #12]
 8003be4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003be8:	81a3      	strh	r3, [r4, #12]
 8003bea:	2300      	movs	r3, #0
 8003bec:	6063      	str	r3, [r4, #4]
 8003bee:	6923      	ldr	r3, [r4, #16]
 8003bf0:	6023      	str	r3, [r4, #0]
 8003bf2:	89a3      	ldrh	r3, [r4, #12]
 8003bf4:	f043 0308 	orr.w	r3, r3, #8
 8003bf8:	81a3      	strh	r3, [r4, #12]
 8003bfa:	6923      	ldr	r3, [r4, #16]
 8003bfc:	b94b      	cbnz	r3, 8003c12 <__swsetup_r+0x7a>
 8003bfe:	89a3      	ldrh	r3, [r4, #12]
 8003c00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003c04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c08:	d003      	beq.n	8003c12 <__swsetup_r+0x7a>
 8003c0a:	4621      	mov	r1, r4
 8003c0c:	4628      	mov	r0, r5
 8003c0e:	f000 fabd 	bl	800418c <__smakebuf_r>
 8003c12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c16:	f013 0201 	ands.w	r2, r3, #1
 8003c1a:	d00a      	beq.n	8003c32 <__swsetup_r+0x9a>
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	60a2      	str	r2, [r4, #8]
 8003c20:	6962      	ldr	r2, [r4, #20]
 8003c22:	4252      	negs	r2, r2
 8003c24:	61a2      	str	r2, [r4, #24]
 8003c26:	6922      	ldr	r2, [r4, #16]
 8003c28:	b942      	cbnz	r2, 8003c3c <__swsetup_r+0xa4>
 8003c2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003c2e:	d1c5      	bne.n	8003bbc <__swsetup_r+0x24>
 8003c30:	bd38      	pop	{r3, r4, r5, pc}
 8003c32:	0799      	lsls	r1, r3, #30
 8003c34:	bf58      	it	pl
 8003c36:	6962      	ldrpl	r2, [r4, #20]
 8003c38:	60a2      	str	r2, [r4, #8]
 8003c3a:	e7f4      	b.n	8003c26 <__swsetup_r+0x8e>
 8003c3c:	2000      	movs	r0, #0
 8003c3e:	e7f7      	b.n	8003c30 <__swsetup_r+0x98>
 8003c40:	2000001c 	.word	0x2000001c

08003c44 <memset>:
 8003c44:	4402      	add	r2, r0
 8003c46:	4603      	mov	r3, r0
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d100      	bne.n	8003c4e <memset+0xa>
 8003c4c:	4770      	bx	lr
 8003c4e:	f803 1b01 	strb.w	r1, [r3], #1
 8003c52:	e7f9      	b.n	8003c48 <memset+0x4>

08003c54 <_close_r>:
 8003c54:	b538      	push	{r3, r4, r5, lr}
 8003c56:	4d06      	ldr	r5, [pc, #24]	@ (8003c70 <_close_r+0x1c>)
 8003c58:	2300      	movs	r3, #0
 8003c5a:	4604      	mov	r4, r0
 8003c5c:	4608      	mov	r0, r1
 8003c5e:	602b      	str	r3, [r5, #0]
 8003c60:	f7fc ff4d 	bl	8000afe <_close>
 8003c64:	1c43      	adds	r3, r0, #1
 8003c66:	d102      	bne.n	8003c6e <_close_r+0x1a>
 8003c68:	682b      	ldr	r3, [r5, #0]
 8003c6a:	b103      	cbz	r3, 8003c6e <_close_r+0x1a>
 8003c6c:	6023      	str	r3, [r4, #0]
 8003c6e:	bd38      	pop	{r3, r4, r5, pc}
 8003c70:	2000420c 	.word	0x2000420c

08003c74 <_reclaim_reent>:
 8003c74:	4b2d      	ldr	r3, [pc, #180]	@ (8003d2c <_reclaim_reent+0xb8>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4283      	cmp	r3, r0
 8003c7a:	b570      	push	{r4, r5, r6, lr}
 8003c7c:	4604      	mov	r4, r0
 8003c7e:	d053      	beq.n	8003d28 <_reclaim_reent+0xb4>
 8003c80:	69c3      	ldr	r3, [r0, #28]
 8003c82:	b31b      	cbz	r3, 8003ccc <_reclaim_reent+0x58>
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	b163      	cbz	r3, 8003ca2 <_reclaim_reent+0x2e>
 8003c88:	2500      	movs	r5, #0
 8003c8a:	69e3      	ldr	r3, [r4, #28]
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	5959      	ldr	r1, [r3, r5]
 8003c90:	b9b1      	cbnz	r1, 8003cc0 <_reclaim_reent+0x4c>
 8003c92:	3504      	adds	r5, #4
 8003c94:	2d80      	cmp	r5, #128	@ 0x80
 8003c96:	d1f8      	bne.n	8003c8a <_reclaim_reent+0x16>
 8003c98:	69e3      	ldr	r3, [r4, #28]
 8003c9a:	4620      	mov	r0, r4
 8003c9c:	68d9      	ldr	r1, [r3, #12]
 8003c9e:	f000 f8ab 	bl	8003df8 <_free_r>
 8003ca2:	69e3      	ldr	r3, [r4, #28]
 8003ca4:	6819      	ldr	r1, [r3, #0]
 8003ca6:	b111      	cbz	r1, 8003cae <_reclaim_reent+0x3a>
 8003ca8:	4620      	mov	r0, r4
 8003caa:	f000 f8a5 	bl	8003df8 <_free_r>
 8003cae:	69e3      	ldr	r3, [r4, #28]
 8003cb0:	689d      	ldr	r5, [r3, #8]
 8003cb2:	b15d      	cbz	r5, 8003ccc <_reclaim_reent+0x58>
 8003cb4:	4629      	mov	r1, r5
 8003cb6:	4620      	mov	r0, r4
 8003cb8:	682d      	ldr	r5, [r5, #0]
 8003cba:	f000 f89d 	bl	8003df8 <_free_r>
 8003cbe:	e7f8      	b.n	8003cb2 <_reclaim_reent+0x3e>
 8003cc0:	680e      	ldr	r6, [r1, #0]
 8003cc2:	4620      	mov	r0, r4
 8003cc4:	f000 f898 	bl	8003df8 <_free_r>
 8003cc8:	4631      	mov	r1, r6
 8003cca:	e7e1      	b.n	8003c90 <_reclaim_reent+0x1c>
 8003ccc:	6961      	ldr	r1, [r4, #20]
 8003cce:	b111      	cbz	r1, 8003cd6 <_reclaim_reent+0x62>
 8003cd0:	4620      	mov	r0, r4
 8003cd2:	f000 f891 	bl	8003df8 <_free_r>
 8003cd6:	69e1      	ldr	r1, [r4, #28]
 8003cd8:	b111      	cbz	r1, 8003ce0 <_reclaim_reent+0x6c>
 8003cda:	4620      	mov	r0, r4
 8003cdc:	f000 f88c 	bl	8003df8 <_free_r>
 8003ce0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003ce2:	b111      	cbz	r1, 8003cea <_reclaim_reent+0x76>
 8003ce4:	4620      	mov	r0, r4
 8003ce6:	f000 f887 	bl	8003df8 <_free_r>
 8003cea:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003cec:	b111      	cbz	r1, 8003cf4 <_reclaim_reent+0x80>
 8003cee:	4620      	mov	r0, r4
 8003cf0:	f000 f882 	bl	8003df8 <_free_r>
 8003cf4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8003cf6:	b111      	cbz	r1, 8003cfe <_reclaim_reent+0x8a>
 8003cf8:	4620      	mov	r0, r4
 8003cfa:	f000 f87d 	bl	8003df8 <_free_r>
 8003cfe:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003d00:	b111      	cbz	r1, 8003d08 <_reclaim_reent+0x94>
 8003d02:	4620      	mov	r0, r4
 8003d04:	f000 f878 	bl	8003df8 <_free_r>
 8003d08:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003d0a:	b111      	cbz	r1, 8003d12 <_reclaim_reent+0x9e>
 8003d0c:	4620      	mov	r0, r4
 8003d0e:	f000 f873 	bl	8003df8 <_free_r>
 8003d12:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003d14:	b111      	cbz	r1, 8003d1c <_reclaim_reent+0xa8>
 8003d16:	4620      	mov	r0, r4
 8003d18:	f000 f86e 	bl	8003df8 <_free_r>
 8003d1c:	6a23      	ldr	r3, [r4, #32]
 8003d1e:	b11b      	cbz	r3, 8003d28 <_reclaim_reent+0xb4>
 8003d20:	4620      	mov	r0, r4
 8003d22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003d26:	4718      	bx	r3
 8003d28:	bd70      	pop	{r4, r5, r6, pc}
 8003d2a:	bf00      	nop
 8003d2c:	2000001c 	.word	0x2000001c

08003d30 <_lseek_r>:
 8003d30:	b538      	push	{r3, r4, r5, lr}
 8003d32:	4d07      	ldr	r5, [pc, #28]	@ (8003d50 <_lseek_r+0x20>)
 8003d34:	4604      	mov	r4, r0
 8003d36:	4608      	mov	r0, r1
 8003d38:	4611      	mov	r1, r2
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	602a      	str	r2, [r5, #0]
 8003d3e:	461a      	mov	r2, r3
 8003d40:	f7fc ff04 	bl	8000b4c <_lseek>
 8003d44:	1c43      	adds	r3, r0, #1
 8003d46:	d102      	bne.n	8003d4e <_lseek_r+0x1e>
 8003d48:	682b      	ldr	r3, [r5, #0]
 8003d4a:	b103      	cbz	r3, 8003d4e <_lseek_r+0x1e>
 8003d4c:	6023      	str	r3, [r4, #0]
 8003d4e:	bd38      	pop	{r3, r4, r5, pc}
 8003d50:	2000420c 	.word	0x2000420c

08003d54 <_read_r>:
 8003d54:	b538      	push	{r3, r4, r5, lr}
 8003d56:	4d07      	ldr	r5, [pc, #28]	@ (8003d74 <_read_r+0x20>)
 8003d58:	4604      	mov	r4, r0
 8003d5a:	4608      	mov	r0, r1
 8003d5c:	4611      	mov	r1, r2
 8003d5e:	2200      	movs	r2, #0
 8003d60:	602a      	str	r2, [r5, #0]
 8003d62:	461a      	mov	r2, r3
 8003d64:	f7fc fe92 	bl	8000a8c <_read>
 8003d68:	1c43      	adds	r3, r0, #1
 8003d6a:	d102      	bne.n	8003d72 <_read_r+0x1e>
 8003d6c:	682b      	ldr	r3, [r5, #0]
 8003d6e:	b103      	cbz	r3, 8003d72 <_read_r+0x1e>
 8003d70:	6023      	str	r3, [r4, #0]
 8003d72:	bd38      	pop	{r3, r4, r5, pc}
 8003d74:	2000420c 	.word	0x2000420c

08003d78 <_write_r>:
 8003d78:	b538      	push	{r3, r4, r5, lr}
 8003d7a:	4d07      	ldr	r5, [pc, #28]	@ (8003d98 <_write_r+0x20>)
 8003d7c:	4604      	mov	r4, r0
 8003d7e:	4608      	mov	r0, r1
 8003d80:	4611      	mov	r1, r2
 8003d82:	2200      	movs	r2, #0
 8003d84:	602a      	str	r2, [r5, #0]
 8003d86:	461a      	mov	r2, r3
 8003d88:	f7fc fe9d 	bl	8000ac6 <_write>
 8003d8c:	1c43      	adds	r3, r0, #1
 8003d8e:	d102      	bne.n	8003d96 <_write_r+0x1e>
 8003d90:	682b      	ldr	r3, [r5, #0]
 8003d92:	b103      	cbz	r3, 8003d96 <_write_r+0x1e>
 8003d94:	6023      	str	r3, [r4, #0]
 8003d96:	bd38      	pop	{r3, r4, r5, pc}
 8003d98:	2000420c 	.word	0x2000420c

08003d9c <__errno>:
 8003d9c:	4b01      	ldr	r3, [pc, #4]	@ (8003da4 <__errno+0x8>)
 8003d9e:	6818      	ldr	r0, [r3, #0]
 8003da0:	4770      	bx	lr
 8003da2:	bf00      	nop
 8003da4:	2000001c 	.word	0x2000001c

08003da8 <__libc_init_array>:
 8003da8:	b570      	push	{r4, r5, r6, lr}
 8003daa:	4d0d      	ldr	r5, [pc, #52]	@ (8003de0 <__libc_init_array+0x38>)
 8003dac:	4c0d      	ldr	r4, [pc, #52]	@ (8003de4 <__libc_init_array+0x3c>)
 8003dae:	1b64      	subs	r4, r4, r5
 8003db0:	10a4      	asrs	r4, r4, #2
 8003db2:	2600      	movs	r6, #0
 8003db4:	42a6      	cmp	r6, r4
 8003db6:	d109      	bne.n	8003dcc <__libc_init_array+0x24>
 8003db8:	4d0b      	ldr	r5, [pc, #44]	@ (8003de8 <__libc_init_array+0x40>)
 8003dba:	4c0c      	ldr	r4, [pc, #48]	@ (8003dec <__libc_init_array+0x44>)
 8003dbc:	f000 fa54 	bl	8004268 <_init>
 8003dc0:	1b64      	subs	r4, r4, r5
 8003dc2:	10a4      	asrs	r4, r4, #2
 8003dc4:	2600      	movs	r6, #0
 8003dc6:	42a6      	cmp	r6, r4
 8003dc8:	d105      	bne.n	8003dd6 <__libc_init_array+0x2e>
 8003dca:	bd70      	pop	{r4, r5, r6, pc}
 8003dcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dd0:	4798      	blx	r3
 8003dd2:	3601      	adds	r6, #1
 8003dd4:	e7ee      	b.n	8003db4 <__libc_init_array+0xc>
 8003dd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dda:	4798      	blx	r3
 8003ddc:	3601      	adds	r6, #1
 8003dde:	e7f2      	b.n	8003dc6 <__libc_init_array+0x1e>
 8003de0:	08004310 	.word	0x08004310
 8003de4:	08004310 	.word	0x08004310
 8003de8:	08004310 	.word	0x08004310
 8003dec:	08004314 	.word	0x08004314

08003df0 <__retarget_lock_init_recursive>:
 8003df0:	4770      	bx	lr

08003df2 <__retarget_lock_acquire_recursive>:
 8003df2:	4770      	bx	lr

08003df4 <__retarget_lock_release_recursive>:
 8003df4:	4770      	bx	lr
	...

08003df8 <_free_r>:
 8003df8:	b538      	push	{r3, r4, r5, lr}
 8003dfa:	4605      	mov	r5, r0
 8003dfc:	2900      	cmp	r1, #0
 8003dfe:	d041      	beq.n	8003e84 <_free_r+0x8c>
 8003e00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e04:	1f0c      	subs	r4, r1, #4
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	bfb8      	it	lt
 8003e0a:	18e4      	addlt	r4, r4, r3
 8003e0c:	f000 f8e0 	bl	8003fd0 <__malloc_lock>
 8003e10:	4a1d      	ldr	r2, [pc, #116]	@ (8003e88 <_free_r+0x90>)
 8003e12:	6813      	ldr	r3, [r2, #0]
 8003e14:	b933      	cbnz	r3, 8003e24 <_free_r+0x2c>
 8003e16:	6063      	str	r3, [r4, #4]
 8003e18:	6014      	str	r4, [r2, #0]
 8003e1a:	4628      	mov	r0, r5
 8003e1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e20:	f000 b8dc 	b.w	8003fdc <__malloc_unlock>
 8003e24:	42a3      	cmp	r3, r4
 8003e26:	d908      	bls.n	8003e3a <_free_r+0x42>
 8003e28:	6820      	ldr	r0, [r4, #0]
 8003e2a:	1821      	adds	r1, r4, r0
 8003e2c:	428b      	cmp	r3, r1
 8003e2e:	bf01      	itttt	eq
 8003e30:	6819      	ldreq	r1, [r3, #0]
 8003e32:	685b      	ldreq	r3, [r3, #4]
 8003e34:	1809      	addeq	r1, r1, r0
 8003e36:	6021      	streq	r1, [r4, #0]
 8003e38:	e7ed      	b.n	8003e16 <_free_r+0x1e>
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	b10b      	cbz	r3, 8003e44 <_free_r+0x4c>
 8003e40:	42a3      	cmp	r3, r4
 8003e42:	d9fa      	bls.n	8003e3a <_free_r+0x42>
 8003e44:	6811      	ldr	r1, [r2, #0]
 8003e46:	1850      	adds	r0, r2, r1
 8003e48:	42a0      	cmp	r0, r4
 8003e4a:	d10b      	bne.n	8003e64 <_free_r+0x6c>
 8003e4c:	6820      	ldr	r0, [r4, #0]
 8003e4e:	4401      	add	r1, r0
 8003e50:	1850      	adds	r0, r2, r1
 8003e52:	4283      	cmp	r3, r0
 8003e54:	6011      	str	r1, [r2, #0]
 8003e56:	d1e0      	bne.n	8003e1a <_free_r+0x22>
 8003e58:	6818      	ldr	r0, [r3, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	6053      	str	r3, [r2, #4]
 8003e5e:	4408      	add	r0, r1
 8003e60:	6010      	str	r0, [r2, #0]
 8003e62:	e7da      	b.n	8003e1a <_free_r+0x22>
 8003e64:	d902      	bls.n	8003e6c <_free_r+0x74>
 8003e66:	230c      	movs	r3, #12
 8003e68:	602b      	str	r3, [r5, #0]
 8003e6a:	e7d6      	b.n	8003e1a <_free_r+0x22>
 8003e6c:	6820      	ldr	r0, [r4, #0]
 8003e6e:	1821      	adds	r1, r4, r0
 8003e70:	428b      	cmp	r3, r1
 8003e72:	bf04      	itt	eq
 8003e74:	6819      	ldreq	r1, [r3, #0]
 8003e76:	685b      	ldreq	r3, [r3, #4]
 8003e78:	6063      	str	r3, [r4, #4]
 8003e7a:	bf04      	itt	eq
 8003e7c:	1809      	addeq	r1, r1, r0
 8003e7e:	6021      	streq	r1, [r4, #0]
 8003e80:	6054      	str	r4, [r2, #4]
 8003e82:	e7ca      	b.n	8003e1a <_free_r+0x22>
 8003e84:	bd38      	pop	{r3, r4, r5, pc}
 8003e86:	bf00      	nop
 8003e88:	20004218 	.word	0x20004218

08003e8c <sbrk_aligned>:
 8003e8c:	b570      	push	{r4, r5, r6, lr}
 8003e8e:	4e0f      	ldr	r6, [pc, #60]	@ (8003ecc <sbrk_aligned+0x40>)
 8003e90:	460c      	mov	r4, r1
 8003e92:	6831      	ldr	r1, [r6, #0]
 8003e94:	4605      	mov	r5, r0
 8003e96:	b911      	cbnz	r1, 8003e9e <sbrk_aligned+0x12>
 8003e98:	f000 f9d6 	bl	8004248 <_sbrk_r>
 8003e9c:	6030      	str	r0, [r6, #0]
 8003e9e:	4621      	mov	r1, r4
 8003ea0:	4628      	mov	r0, r5
 8003ea2:	f000 f9d1 	bl	8004248 <_sbrk_r>
 8003ea6:	1c43      	adds	r3, r0, #1
 8003ea8:	d103      	bne.n	8003eb2 <sbrk_aligned+0x26>
 8003eaa:	f04f 34ff 	mov.w	r4, #4294967295
 8003eae:	4620      	mov	r0, r4
 8003eb0:	bd70      	pop	{r4, r5, r6, pc}
 8003eb2:	1cc4      	adds	r4, r0, #3
 8003eb4:	f024 0403 	bic.w	r4, r4, #3
 8003eb8:	42a0      	cmp	r0, r4
 8003eba:	d0f8      	beq.n	8003eae <sbrk_aligned+0x22>
 8003ebc:	1a21      	subs	r1, r4, r0
 8003ebe:	4628      	mov	r0, r5
 8003ec0:	f000 f9c2 	bl	8004248 <_sbrk_r>
 8003ec4:	3001      	adds	r0, #1
 8003ec6:	d1f2      	bne.n	8003eae <sbrk_aligned+0x22>
 8003ec8:	e7ef      	b.n	8003eaa <sbrk_aligned+0x1e>
 8003eca:	bf00      	nop
 8003ecc:	20004214 	.word	0x20004214

08003ed0 <_malloc_r>:
 8003ed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ed4:	1ccd      	adds	r5, r1, #3
 8003ed6:	f025 0503 	bic.w	r5, r5, #3
 8003eda:	3508      	adds	r5, #8
 8003edc:	2d0c      	cmp	r5, #12
 8003ede:	bf38      	it	cc
 8003ee0:	250c      	movcc	r5, #12
 8003ee2:	2d00      	cmp	r5, #0
 8003ee4:	4606      	mov	r6, r0
 8003ee6:	db01      	blt.n	8003eec <_malloc_r+0x1c>
 8003ee8:	42a9      	cmp	r1, r5
 8003eea:	d904      	bls.n	8003ef6 <_malloc_r+0x26>
 8003eec:	230c      	movs	r3, #12
 8003eee:	6033      	str	r3, [r6, #0]
 8003ef0:	2000      	movs	r0, #0
 8003ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ef6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003fcc <_malloc_r+0xfc>
 8003efa:	f000 f869 	bl	8003fd0 <__malloc_lock>
 8003efe:	f8d8 3000 	ldr.w	r3, [r8]
 8003f02:	461c      	mov	r4, r3
 8003f04:	bb44      	cbnz	r4, 8003f58 <_malloc_r+0x88>
 8003f06:	4629      	mov	r1, r5
 8003f08:	4630      	mov	r0, r6
 8003f0a:	f7ff ffbf 	bl	8003e8c <sbrk_aligned>
 8003f0e:	1c43      	adds	r3, r0, #1
 8003f10:	4604      	mov	r4, r0
 8003f12:	d158      	bne.n	8003fc6 <_malloc_r+0xf6>
 8003f14:	f8d8 4000 	ldr.w	r4, [r8]
 8003f18:	4627      	mov	r7, r4
 8003f1a:	2f00      	cmp	r7, #0
 8003f1c:	d143      	bne.n	8003fa6 <_malloc_r+0xd6>
 8003f1e:	2c00      	cmp	r4, #0
 8003f20:	d04b      	beq.n	8003fba <_malloc_r+0xea>
 8003f22:	6823      	ldr	r3, [r4, #0]
 8003f24:	4639      	mov	r1, r7
 8003f26:	4630      	mov	r0, r6
 8003f28:	eb04 0903 	add.w	r9, r4, r3
 8003f2c:	f000 f98c 	bl	8004248 <_sbrk_r>
 8003f30:	4581      	cmp	r9, r0
 8003f32:	d142      	bne.n	8003fba <_malloc_r+0xea>
 8003f34:	6821      	ldr	r1, [r4, #0]
 8003f36:	1a6d      	subs	r5, r5, r1
 8003f38:	4629      	mov	r1, r5
 8003f3a:	4630      	mov	r0, r6
 8003f3c:	f7ff ffa6 	bl	8003e8c <sbrk_aligned>
 8003f40:	3001      	adds	r0, #1
 8003f42:	d03a      	beq.n	8003fba <_malloc_r+0xea>
 8003f44:	6823      	ldr	r3, [r4, #0]
 8003f46:	442b      	add	r3, r5
 8003f48:	6023      	str	r3, [r4, #0]
 8003f4a:	f8d8 3000 	ldr.w	r3, [r8]
 8003f4e:	685a      	ldr	r2, [r3, #4]
 8003f50:	bb62      	cbnz	r2, 8003fac <_malloc_r+0xdc>
 8003f52:	f8c8 7000 	str.w	r7, [r8]
 8003f56:	e00f      	b.n	8003f78 <_malloc_r+0xa8>
 8003f58:	6822      	ldr	r2, [r4, #0]
 8003f5a:	1b52      	subs	r2, r2, r5
 8003f5c:	d420      	bmi.n	8003fa0 <_malloc_r+0xd0>
 8003f5e:	2a0b      	cmp	r2, #11
 8003f60:	d917      	bls.n	8003f92 <_malloc_r+0xc2>
 8003f62:	1961      	adds	r1, r4, r5
 8003f64:	42a3      	cmp	r3, r4
 8003f66:	6025      	str	r5, [r4, #0]
 8003f68:	bf18      	it	ne
 8003f6a:	6059      	strne	r1, [r3, #4]
 8003f6c:	6863      	ldr	r3, [r4, #4]
 8003f6e:	bf08      	it	eq
 8003f70:	f8c8 1000 	streq.w	r1, [r8]
 8003f74:	5162      	str	r2, [r4, r5]
 8003f76:	604b      	str	r3, [r1, #4]
 8003f78:	4630      	mov	r0, r6
 8003f7a:	f000 f82f 	bl	8003fdc <__malloc_unlock>
 8003f7e:	f104 000b 	add.w	r0, r4, #11
 8003f82:	1d23      	adds	r3, r4, #4
 8003f84:	f020 0007 	bic.w	r0, r0, #7
 8003f88:	1ac2      	subs	r2, r0, r3
 8003f8a:	bf1c      	itt	ne
 8003f8c:	1a1b      	subne	r3, r3, r0
 8003f8e:	50a3      	strne	r3, [r4, r2]
 8003f90:	e7af      	b.n	8003ef2 <_malloc_r+0x22>
 8003f92:	6862      	ldr	r2, [r4, #4]
 8003f94:	42a3      	cmp	r3, r4
 8003f96:	bf0c      	ite	eq
 8003f98:	f8c8 2000 	streq.w	r2, [r8]
 8003f9c:	605a      	strne	r2, [r3, #4]
 8003f9e:	e7eb      	b.n	8003f78 <_malloc_r+0xa8>
 8003fa0:	4623      	mov	r3, r4
 8003fa2:	6864      	ldr	r4, [r4, #4]
 8003fa4:	e7ae      	b.n	8003f04 <_malloc_r+0x34>
 8003fa6:	463c      	mov	r4, r7
 8003fa8:	687f      	ldr	r7, [r7, #4]
 8003faa:	e7b6      	b.n	8003f1a <_malloc_r+0x4a>
 8003fac:	461a      	mov	r2, r3
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	42a3      	cmp	r3, r4
 8003fb2:	d1fb      	bne.n	8003fac <_malloc_r+0xdc>
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	6053      	str	r3, [r2, #4]
 8003fb8:	e7de      	b.n	8003f78 <_malloc_r+0xa8>
 8003fba:	230c      	movs	r3, #12
 8003fbc:	6033      	str	r3, [r6, #0]
 8003fbe:	4630      	mov	r0, r6
 8003fc0:	f000 f80c 	bl	8003fdc <__malloc_unlock>
 8003fc4:	e794      	b.n	8003ef0 <_malloc_r+0x20>
 8003fc6:	6005      	str	r5, [r0, #0]
 8003fc8:	e7d6      	b.n	8003f78 <_malloc_r+0xa8>
 8003fca:	bf00      	nop
 8003fcc:	20004218 	.word	0x20004218

08003fd0 <__malloc_lock>:
 8003fd0:	4801      	ldr	r0, [pc, #4]	@ (8003fd8 <__malloc_lock+0x8>)
 8003fd2:	f7ff bf0e 	b.w	8003df2 <__retarget_lock_acquire_recursive>
 8003fd6:	bf00      	nop
 8003fd8:	20004210 	.word	0x20004210

08003fdc <__malloc_unlock>:
 8003fdc:	4801      	ldr	r0, [pc, #4]	@ (8003fe4 <__malloc_unlock+0x8>)
 8003fde:	f7ff bf09 	b.w	8003df4 <__retarget_lock_release_recursive>
 8003fe2:	bf00      	nop
 8003fe4:	20004210 	.word	0x20004210

08003fe8 <__sflush_r>:
 8003fe8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ff0:	0716      	lsls	r6, r2, #28
 8003ff2:	4605      	mov	r5, r0
 8003ff4:	460c      	mov	r4, r1
 8003ff6:	d454      	bmi.n	80040a2 <__sflush_r+0xba>
 8003ff8:	684b      	ldr	r3, [r1, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	dc02      	bgt.n	8004004 <__sflush_r+0x1c>
 8003ffe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004000:	2b00      	cmp	r3, #0
 8004002:	dd48      	ble.n	8004096 <__sflush_r+0xae>
 8004004:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004006:	2e00      	cmp	r6, #0
 8004008:	d045      	beq.n	8004096 <__sflush_r+0xae>
 800400a:	2300      	movs	r3, #0
 800400c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004010:	682f      	ldr	r7, [r5, #0]
 8004012:	6a21      	ldr	r1, [r4, #32]
 8004014:	602b      	str	r3, [r5, #0]
 8004016:	d030      	beq.n	800407a <__sflush_r+0x92>
 8004018:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800401a:	89a3      	ldrh	r3, [r4, #12]
 800401c:	0759      	lsls	r1, r3, #29
 800401e:	d505      	bpl.n	800402c <__sflush_r+0x44>
 8004020:	6863      	ldr	r3, [r4, #4]
 8004022:	1ad2      	subs	r2, r2, r3
 8004024:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004026:	b10b      	cbz	r3, 800402c <__sflush_r+0x44>
 8004028:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800402a:	1ad2      	subs	r2, r2, r3
 800402c:	2300      	movs	r3, #0
 800402e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004030:	6a21      	ldr	r1, [r4, #32]
 8004032:	4628      	mov	r0, r5
 8004034:	47b0      	blx	r6
 8004036:	1c43      	adds	r3, r0, #1
 8004038:	89a3      	ldrh	r3, [r4, #12]
 800403a:	d106      	bne.n	800404a <__sflush_r+0x62>
 800403c:	6829      	ldr	r1, [r5, #0]
 800403e:	291d      	cmp	r1, #29
 8004040:	d82b      	bhi.n	800409a <__sflush_r+0xb2>
 8004042:	4a2a      	ldr	r2, [pc, #168]	@ (80040ec <__sflush_r+0x104>)
 8004044:	40ca      	lsrs	r2, r1
 8004046:	07d6      	lsls	r6, r2, #31
 8004048:	d527      	bpl.n	800409a <__sflush_r+0xb2>
 800404a:	2200      	movs	r2, #0
 800404c:	6062      	str	r2, [r4, #4]
 800404e:	04d9      	lsls	r1, r3, #19
 8004050:	6922      	ldr	r2, [r4, #16]
 8004052:	6022      	str	r2, [r4, #0]
 8004054:	d504      	bpl.n	8004060 <__sflush_r+0x78>
 8004056:	1c42      	adds	r2, r0, #1
 8004058:	d101      	bne.n	800405e <__sflush_r+0x76>
 800405a:	682b      	ldr	r3, [r5, #0]
 800405c:	b903      	cbnz	r3, 8004060 <__sflush_r+0x78>
 800405e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004060:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004062:	602f      	str	r7, [r5, #0]
 8004064:	b1b9      	cbz	r1, 8004096 <__sflush_r+0xae>
 8004066:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800406a:	4299      	cmp	r1, r3
 800406c:	d002      	beq.n	8004074 <__sflush_r+0x8c>
 800406e:	4628      	mov	r0, r5
 8004070:	f7ff fec2 	bl	8003df8 <_free_r>
 8004074:	2300      	movs	r3, #0
 8004076:	6363      	str	r3, [r4, #52]	@ 0x34
 8004078:	e00d      	b.n	8004096 <__sflush_r+0xae>
 800407a:	2301      	movs	r3, #1
 800407c:	4628      	mov	r0, r5
 800407e:	47b0      	blx	r6
 8004080:	4602      	mov	r2, r0
 8004082:	1c50      	adds	r0, r2, #1
 8004084:	d1c9      	bne.n	800401a <__sflush_r+0x32>
 8004086:	682b      	ldr	r3, [r5, #0]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d0c6      	beq.n	800401a <__sflush_r+0x32>
 800408c:	2b1d      	cmp	r3, #29
 800408e:	d001      	beq.n	8004094 <__sflush_r+0xac>
 8004090:	2b16      	cmp	r3, #22
 8004092:	d11e      	bne.n	80040d2 <__sflush_r+0xea>
 8004094:	602f      	str	r7, [r5, #0]
 8004096:	2000      	movs	r0, #0
 8004098:	e022      	b.n	80040e0 <__sflush_r+0xf8>
 800409a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800409e:	b21b      	sxth	r3, r3
 80040a0:	e01b      	b.n	80040da <__sflush_r+0xf2>
 80040a2:	690f      	ldr	r7, [r1, #16]
 80040a4:	2f00      	cmp	r7, #0
 80040a6:	d0f6      	beq.n	8004096 <__sflush_r+0xae>
 80040a8:	0793      	lsls	r3, r2, #30
 80040aa:	680e      	ldr	r6, [r1, #0]
 80040ac:	bf08      	it	eq
 80040ae:	694b      	ldreq	r3, [r1, #20]
 80040b0:	600f      	str	r7, [r1, #0]
 80040b2:	bf18      	it	ne
 80040b4:	2300      	movne	r3, #0
 80040b6:	eba6 0807 	sub.w	r8, r6, r7
 80040ba:	608b      	str	r3, [r1, #8]
 80040bc:	f1b8 0f00 	cmp.w	r8, #0
 80040c0:	dde9      	ble.n	8004096 <__sflush_r+0xae>
 80040c2:	6a21      	ldr	r1, [r4, #32]
 80040c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80040c6:	4643      	mov	r3, r8
 80040c8:	463a      	mov	r2, r7
 80040ca:	4628      	mov	r0, r5
 80040cc:	47b0      	blx	r6
 80040ce:	2800      	cmp	r0, #0
 80040d0:	dc08      	bgt.n	80040e4 <__sflush_r+0xfc>
 80040d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80040da:	81a3      	strh	r3, [r4, #12]
 80040dc:	f04f 30ff 	mov.w	r0, #4294967295
 80040e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040e4:	4407      	add	r7, r0
 80040e6:	eba8 0800 	sub.w	r8, r8, r0
 80040ea:	e7e7      	b.n	80040bc <__sflush_r+0xd4>
 80040ec:	20400001 	.word	0x20400001

080040f0 <_fflush_r>:
 80040f0:	b538      	push	{r3, r4, r5, lr}
 80040f2:	690b      	ldr	r3, [r1, #16]
 80040f4:	4605      	mov	r5, r0
 80040f6:	460c      	mov	r4, r1
 80040f8:	b913      	cbnz	r3, 8004100 <_fflush_r+0x10>
 80040fa:	2500      	movs	r5, #0
 80040fc:	4628      	mov	r0, r5
 80040fe:	bd38      	pop	{r3, r4, r5, pc}
 8004100:	b118      	cbz	r0, 800410a <_fflush_r+0x1a>
 8004102:	6a03      	ldr	r3, [r0, #32]
 8004104:	b90b      	cbnz	r3, 800410a <_fflush_r+0x1a>
 8004106:	f7ff fc31 	bl	800396c <__sinit>
 800410a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d0f3      	beq.n	80040fa <_fflush_r+0xa>
 8004112:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004114:	07d0      	lsls	r0, r2, #31
 8004116:	d404      	bmi.n	8004122 <_fflush_r+0x32>
 8004118:	0599      	lsls	r1, r3, #22
 800411a:	d402      	bmi.n	8004122 <_fflush_r+0x32>
 800411c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800411e:	f7ff fe68 	bl	8003df2 <__retarget_lock_acquire_recursive>
 8004122:	4628      	mov	r0, r5
 8004124:	4621      	mov	r1, r4
 8004126:	f7ff ff5f 	bl	8003fe8 <__sflush_r>
 800412a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800412c:	07da      	lsls	r2, r3, #31
 800412e:	4605      	mov	r5, r0
 8004130:	d4e4      	bmi.n	80040fc <_fflush_r+0xc>
 8004132:	89a3      	ldrh	r3, [r4, #12]
 8004134:	059b      	lsls	r3, r3, #22
 8004136:	d4e1      	bmi.n	80040fc <_fflush_r+0xc>
 8004138:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800413a:	f7ff fe5b 	bl	8003df4 <__retarget_lock_release_recursive>
 800413e:	e7dd      	b.n	80040fc <_fflush_r+0xc>

08004140 <__swhatbuf_r>:
 8004140:	b570      	push	{r4, r5, r6, lr}
 8004142:	460c      	mov	r4, r1
 8004144:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004148:	2900      	cmp	r1, #0
 800414a:	b096      	sub	sp, #88	@ 0x58
 800414c:	4615      	mov	r5, r2
 800414e:	461e      	mov	r6, r3
 8004150:	da0d      	bge.n	800416e <__swhatbuf_r+0x2e>
 8004152:	89a3      	ldrh	r3, [r4, #12]
 8004154:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004158:	f04f 0100 	mov.w	r1, #0
 800415c:	bf14      	ite	ne
 800415e:	2340      	movne	r3, #64	@ 0x40
 8004160:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004164:	2000      	movs	r0, #0
 8004166:	6031      	str	r1, [r6, #0]
 8004168:	602b      	str	r3, [r5, #0]
 800416a:	b016      	add	sp, #88	@ 0x58
 800416c:	bd70      	pop	{r4, r5, r6, pc}
 800416e:	466a      	mov	r2, sp
 8004170:	f000 f848 	bl	8004204 <_fstat_r>
 8004174:	2800      	cmp	r0, #0
 8004176:	dbec      	blt.n	8004152 <__swhatbuf_r+0x12>
 8004178:	9901      	ldr	r1, [sp, #4]
 800417a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800417e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004182:	4259      	negs	r1, r3
 8004184:	4159      	adcs	r1, r3
 8004186:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800418a:	e7eb      	b.n	8004164 <__swhatbuf_r+0x24>

0800418c <__smakebuf_r>:
 800418c:	898b      	ldrh	r3, [r1, #12]
 800418e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004190:	079d      	lsls	r5, r3, #30
 8004192:	4606      	mov	r6, r0
 8004194:	460c      	mov	r4, r1
 8004196:	d507      	bpl.n	80041a8 <__smakebuf_r+0x1c>
 8004198:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800419c:	6023      	str	r3, [r4, #0]
 800419e:	6123      	str	r3, [r4, #16]
 80041a0:	2301      	movs	r3, #1
 80041a2:	6163      	str	r3, [r4, #20]
 80041a4:	b003      	add	sp, #12
 80041a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041a8:	ab01      	add	r3, sp, #4
 80041aa:	466a      	mov	r2, sp
 80041ac:	f7ff ffc8 	bl	8004140 <__swhatbuf_r>
 80041b0:	9f00      	ldr	r7, [sp, #0]
 80041b2:	4605      	mov	r5, r0
 80041b4:	4639      	mov	r1, r7
 80041b6:	4630      	mov	r0, r6
 80041b8:	f7ff fe8a 	bl	8003ed0 <_malloc_r>
 80041bc:	b948      	cbnz	r0, 80041d2 <__smakebuf_r+0x46>
 80041be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041c2:	059a      	lsls	r2, r3, #22
 80041c4:	d4ee      	bmi.n	80041a4 <__smakebuf_r+0x18>
 80041c6:	f023 0303 	bic.w	r3, r3, #3
 80041ca:	f043 0302 	orr.w	r3, r3, #2
 80041ce:	81a3      	strh	r3, [r4, #12]
 80041d0:	e7e2      	b.n	8004198 <__smakebuf_r+0xc>
 80041d2:	89a3      	ldrh	r3, [r4, #12]
 80041d4:	6020      	str	r0, [r4, #0]
 80041d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041da:	81a3      	strh	r3, [r4, #12]
 80041dc:	9b01      	ldr	r3, [sp, #4]
 80041de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80041e2:	b15b      	cbz	r3, 80041fc <__smakebuf_r+0x70>
 80041e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80041e8:	4630      	mov	r0, r6
 80041ea:	f000 f81d 	bl	8004228 <_isatty_r>
 80041ee:	b128      	cbz	r0, 80041fc <__smakebuf_r+0x70>
 80041f0:	89a3      	ldrh	r3, [r4, #12]
 80041f2:	f023 0303 	bic.w	r3, r3, #3
 80041f6:	f043 0301 	orr.w	r3, r3, #1
 80041fa:	81a3      	strh	r3, [r4, #12]
 80041fc:	89a3      	ldrh	r3, [r4, #12]
 80041fe:	431d      	orrs	r5, r3
 8004200:	81a5      	strh	r5, [r4, #12]
 8004202:	e7cf      	b.n	80041a4 <__smakebuf_r+0x18>

08004204 <_fstat_r>:
 8004204:	b538      	push	{r3, r4, r5, lr}
 8004206:	4d07      	ldr	r5, [pc, #28]	@ (8004224 <_fstat_r+0x20>)
 8004208:	2300      	movs	r3, #0
 800420a:	4604      	mov	r4, r0
 800420c:	4608      	mov	r0, r1
 800420e:	4611      	mov	r1, r2
 8004210:	602b      	str	r3, [r5, #0]
 8004212:	f7fc fc80 	bl	8000b16 <_fstat>
 8004216:	1c43      	adds	r3, r0, #1
 8004218:	d102      	bne.n	8004220 <_fstat_r+0x1c>
 800421a:	682b      	ldr	r3, [r5, #0]
 800421c:	b103      	cbz	r3, 8004220 <_fstat_r+0x1c>
 800421e:	6023      	str	r3, [r4, #0]
 8004220:	bd38      	pop	{r3, r4, r5, pc}
 8004222:	bf00      	nop
 8004224:	2000420c 	.word	0x2000420c

08004228 <_isatty_r>:
 8004228:	b538      	push	{r3, r4, r5, lr}
 800422a:	4d06      	ldr	r5, [pc, #24]	@ (8004244 <_isatty_r+0x1c>)
 800422c:	2300      	movs	r3, #0
 800422e:	4604      	mov	r4, r0
 8004230:	4608      	mov	r0, r1
 8004232:	602b      	str	r3, [r5, #0]
 8004234:	f7fc fc7f 	bl	8000b36 <_isatty>
 8004238:	1c43      	adds	r3, r0, #1
 800423a:	d102      	bne.n	8004242 <_isatty_r+0x1a>
 800423c:	682b      	ldr	r3, [r5, #0]
 800423e:	b103      	cbz	r3, 8004242 <_isatty_r+0x1a>
 8004240:	6023      	str	r3, [r4, #0]
 8004242:	bd38      	pop	{r3, r4, r5, pc}
 8004244:	2000420c 	.word	0x2000420c

08004248 <_sbrk_r>:
 8004248:	b538      	push	{r3, r4, r5, lr}
 800424a:	4d06      	ldr	r5, [pc, #24]	@ (8004264 <_sbrk_r+0x1c>)
 800424c:	2300      	movs	r3, #0
 800424e:	4604      	mov	r4, r0
 8004250:	4608      	mov	r0, r1
 8004252:	602b      	str	r3, [r5, #0]
 8004254:	f7fc fc88 	bl	8000b68 <_sbrk>
 8004258:	1c43      	adds	r3, r0, #1
 800425a:	d102      	bne.n	8004262 <_sbrk_r+0x1a>
 800425c:	682b      	ldr	r3, [r5, #0]
 800425e:	b103      	cbz	r3, 8004262 <_sbrk_r+0x1a>
 8004260:	6023      	str	r3, [r4, #0]
 8004262:	bd38      	pop	{r3, r4, r5, pc}
 8004264:	2000420c 	.word	0x2000420c

08004268 <_init>:
 8004268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800426a:	bf00      	nop
 800426c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800426e:	bc08      	pop	{r3}
 8004270:	469e      	mov	lr, r3
 8004272:	4770      	bx	lr

08004274 <_fini>:
 8004274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004276:	bf00      	nop
 8004278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800427a:	bc08      	pop	{r3}
 800427c:	469e      	mov	lr, r3
 800427e:	4770      	bx	lr
