rm -rf functional_coverage/
vpsession ./Keranous_pcie_tileTests.gcc-9.5-64 --cwr_monitors vpconfigs/Keranous_pcie_tile/Default.monitors  || { functional_coverage_report_generator functional_coverage.html functional_coverage/; /bin/false; }

                    Copyright 1996-2024 Synopsys, Inc.
         This Synopsys product and all associated documentation are
  proprietary to Synopsys, Inc. and may only be used pursuant to the terms
     and conditions of a written license agreement with Synopsys, Inc.
     All other use, reproduction, modification, or distribution of the
  Synopsys product or the associated documentation is strictly prohibited.
  
  SystemC 2.3.4 --- Oct 28 2025 22:11:35
  Copyright (c) 1996-2022 by all Contributors,
  ALL RIGHTS RESERVED

0 ps	TestReport	Info[Test Info]	Test case 'testAlwaysSucceeds' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testAlwaysSucceeds' of test suite 'Keranous_pcie_tileTest' PASSED with 1 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Inbound_PcieRead_TlbApp0_NocN' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Inbound_PcieRead_TlbApp0_NocN' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:296 (PCIe→NOC read transaction routing succeeded)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Inbound_PcieWrite_TlbApp1_NocN' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Inbound_PcieWrite_TlbApp1_NocN' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:352 (Burst write[0] data=0xAAAAAAAA)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Inbound_Pcie_TlbSys_SmnN' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Inbound_Pcie_TlbSys_SmnN' of test suite 'Keranous_pcie_tileTest' PASSED with 1 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Inbound_PcieBypassApp' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Inbound_PcieBypassApp' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:395 (Bypass data matches)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Inbound_PcieBypassSys' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Inbound_PcieBypassSys' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:417 (System bypass data matches)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Outbound_NocN_TlbAppOut0_Pcie' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Outbound_NocN_TlbAppOut0_Pcie' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:446 (Read data matches: NOC→PCIe outbound)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Outbound_SmnN_TlbSysOut0_Pcie' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Outbound_SmnN_TlbSysOut0_Pcie' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:472 (DBI data matches)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Outbound_NocN_TlbAppOut1_PcieDBI' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Outbound_NocN_TlbAppOut1_PcieDBI' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:497 (Read data matches: NOC→PCIe DBI)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Config_SmnToTlb' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Config_SmnToTlb' of test suite 'Keranous_pcie_tileTest' PASSED with 1 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Config_SmnToSII' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Config_SmnToSII' of test suite 'Keranous_pcie_tileTest' PASSED with 1 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Config_SmnToMsiRelay' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Config_SmnToMsiRelay' of test suite 'Keranous_pcie_tileTest' PASSED with 1 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_MSI_Generation_ToNocN' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_MSI_Generation_ToNocN' of test suite 'Keranous_pcie_tileTest' PASSED with 2 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_MSI_DownstreamInput_Processing' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_MSI_DownstreamInput_Processing' of test suite 'Keranous_pcie_tileTest' PASSED with 6 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_MSIX_MultipleVectors' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_MSIX_MultipleVectors' of test suite 'Keranous_pcie_tileTest' PASSED with 2 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_StatusRegister_Read_Route0xE' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_StatusRegister_Read_Route0xE' of test suite 'Keranous_pcie_tileTest' PASSED with 2 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_StatusRegister_DisabledAccess' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_StatusRegister_DisabledAccess' of test suite 'Keranous_pcie_tileTest' PASSED with 4 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Isolation_GlobalBlock' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Isolation_GlobalBlock' of test suite 'Keranous_pcie_tileTest' PASSED with 1 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Isolation_ConfigAccessAllowed' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Isolation_ConfigAccessAllowed' of test suite 'Keranous_pcie_tileTest' PASSED with 1 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Error_InvalidTlbEntry' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Error_InvalidTlbEntry' of test suite 'Keranous_pcie_tileTest' PASSED with 4 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Error_AddressDecodeError' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Error_AddressDecodeError' of test suite 'Keranous_pcie_tileTest' PASSED with 1 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Concurrent_InboundOutbound' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Concurrent_InboundOutbound' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:803 (Inbound write succeeded)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Concurrent_MultipleTlbs' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Concurrent_MultipleTlbs' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:835 (TLB0 write succeeded)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Reset_ColdResetSequence' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Reset_ColdResetSequence' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:870 (Transaction succeeded after cold reset)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Reset_WarmResetSequence' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Reset_WarmResetSequence' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:891 (Transaction succeeded after warm reset)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Flow_PcieMemoryRead_Complete' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Flow_PcieMemoryRead_Complete' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:917 (PCIe read succeeded)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Flow_PcieMemoryWrite_Complete' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Flow_PcieMemoryWrite_Complete' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:941 (Write data matches)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Flow_NocMemoryRead_ToPcie' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Flow_NocMemoryRead_ToPcie' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:964 (Read data matches: NOC→PCIe flow)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Flow_SmnConfigWrite_PcieDBI' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Flow_SmnConfigWrite_PcieDBI' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:987 (DBI config data matches)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Refactor_FunctionCallbackChain' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Refactor_FunctionCallbackChain' of test suite 'Keranous_pcie_tileTest' PASSED with 3 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Refactor_NoInternalSockets_E126Check' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Refactor_NoInternalSockets_E126Check' of test suite 'Keranous_pcie_tileTest' PASSED with 1 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_System_BootSequence' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_System_BootSequence' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:1062 (Boot sequence transaction succeeded)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_System_ErrorRecovery' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_System_ErrorRecovery' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:1084 (Error recovery transaction succeeded)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_MSIX_CompleteMsixInterruptFlow' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_MSIX_CompleteMsixInterruptFlow' of test suite 'Keranous_pcie_tileTest' PASSED with 1 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Error_TimeoutHandling' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Error_TimeoutHandling' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:1183 (Normal operation resumed after timeout recovery)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_CDC_AxiToPcieClock' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_CDC_AxiToPcieClock' of test suite 'Keranous_pcie_tileTest' PASSED with 1 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Perf_MaximumThroughput' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Perf_MaximumThroughput' of test suite 'Keranous_pcie_tileTest' PASSED with 5 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Stress_AddressSpaceSweep' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Stress_AddressSpaceSweep' of test suite 'Keranous_pcie_tileTest' PASSED with 1 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Stress_TlbEntryExhaustion' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Error[Generic Error]	Test case 'testE2E_Stress_TlbEntryExhaustion' of test suite 'Keranous_pcie_tileTest' FAILED at Keranous_pcie_tileTest.cc:1466 (All 64 TLB entries configured, accessed, and dynamically reconfigured)
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Power_IsolationModeEntryExit' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_Power_IsolationModeEntryExit' of test suite 'Keranous_pcie_tileTest' PASSED with 1 checks
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_System_ShutdownSequence' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testE2E_System_ShutdownSequence' of test suite 'Keranous_pcie_tileTest' PASSED with 1 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_RouteDecodeErrors' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_RouteDecodeErrors' of test suite 'Keranous_pcie_tileTest' PASSED with 2 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_NocIoDecErrRegions' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_NocIoDecErrRegions' of test suite 'Keranous_pcie_tileTest' PASSED with 7 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_SmnIoAllTargets' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_SmnIoAllTargets' of test suite 'Keranous_pcie_tileTest' PASSED with 15 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_ConfigReg_StatusReadback' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_ConfigReg_StatusReadback' of test suite 'Keranous_pcie_tileTest' PASSED with 4 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_ConfigReg_PcieOutboundAppEnableCheck' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_ConfigReg_PcieOutboundAppEnableCheck' of test suite 'Keranous_pcie_tileTest' PASSED with 10 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_InboundTlb_InvalidEntry' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_InboundTlb_InvalidEntry' of test suite 'Keranous_pcie_tileTest' PASSED with 4 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_InboundTlb_ValidEntryVerify' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_InboundTlb_ValidEntryVerify' of test suite 'Keranous_pcie_tileTest' PASSED with 4 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_InboundTlb_MultipleEntryIndex' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_InboundTlb_MultipleEntryIndex' of test suite 'Keranous_pcie_tileTest' PASSED with 5 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_InboundTlb_AllThreeTypes' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_InboundTlb_AllThreeTypes' of test suite 'Keranous_pcie_tileTest' PASSED with 3 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_InboundTlb_App0_AllInstances' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_InboundTlb_App0_AllInstances' of test suite 'Keranous_pcie_tileTest' PASSED with 5 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_OutboundTlb_SysOut0_All16Entries' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_OutboundTlb_SysOut0_All16Entries' of test suite 'Keranous_pcie_tileTest' PASSED with 3 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_OutboundTlb_HighAddressRouting' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_OutboundTlb_HighAddressRouting' of test suite 'Keranous_pcie_tileTest' PASSED with 3 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_OutboundTlb_AppOut1_Routing' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_OutboundTlb_AppOut1_Routing' of test suite 'Keranous_pcie_tileTest' PASSED with 2 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_MsiRelay_ReceiverInput' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_MsiRelay_ReceiverInput' of test suite 'Keranous_pcie_tileTest' PASSED with 3 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_MsiRelay_MultiVectorConfig' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_MsiRelay_MultiVectorConfig' of test suite 'Keranous_pcie_tileTest' PASSED with 2 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_SII_BusDevNumberOutput' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_SII_BusDevNumberOutput' of test suite 'Keranous_pcie_tileTest' PASSED with 4 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_TlbConfig_AllBanksAccessible' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_TlbConfig_AllBanksAccessible' of test suite 'Keranous_pcie_tileTest' PASSED with 8 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Integration_BidirectionalVerified' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Integration_BidirectionalVerified' of test suite 'Keranous_pcie_tileTest' PASSED with 27 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_MsiRelay_InterruptOutput' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_MsiRelay_InterruptOutput' of test suite 'Keranous_pcie_tileTest' PASSED with 5 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_MsiRelay_PendingBitArray' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_MsiRelay_PendingBitArray' of test suite 'Keranous_pcie_tileTest' PASSED with 4 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_MsiRelay_GlobalMaskControl' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_MsiRelay_GlobalMaskControl' of test suite 'Keranous_pcie_tileTest' PASSED with 7 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Signal_InterruptForwarding' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Signal_InterruptForwarding' of test suite 'Keranous_pcie_tileTest' PASSED with 6 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_SII_CiiConfigUpdate' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_SII_CiiConfigUpdate' of test suite 'Keranous_pcie_tileTest' PASSED with 4 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_SII_CiiInterruptClear' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_SII_CiiInterruptClear' of test suite 'Keranous_pcie_tileTest' PASSED with 6 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_SII_CiiEdgeCases' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_SII_CiiEdgeCases' of test suite 'Keranous_pcie_tileTest' PASSED with 7 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_SII_ResetClearsConfigUpdate' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_SII_ResetClearsConfigUpdate' of test suite 'Keranous_pcie_tileTest' PASSED with 6 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_SII_DeviceTypeAndSysInt' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_SII_DeviceTypeAndSysInt' of test suite 'Keranous_pcie_tileTest' PASSED with 4 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_StatusRegRoute0xF' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_StatusRegRoute0xF' of test suite 'Keranous_pcie_tileTest' PASSED with 5 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_StatusRegWriteRejection' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_StatusRegWriteRejection' of test suite 'Keranous_pcie_tileTest' PASSED with 4 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_BadCommandResponse' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_BadCommandResponse' of test suite 'Keranous_pcie_tileTest' PASSED with 10 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_InboundTlb_PageBoundary' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_InboundTlb_PageBoundary' of test suite 'Keranous_pcie_tileTest' PASSED with 5 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_BypassPathRouting' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_BypassPathRouting' of test suite 'Keranous_pcie_tileTest' PASSED with 4 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_ConfigReg_IsolationClearsAll' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_ConfigReg_IsolationClearsAll' of test suite 'Keranous_pcie_tileTest' PASSED with 6 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Reset_ColdRestoresDefaults' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Reset_ColdRestoresDefaults' of test suite 'Keranous_pcie_tileTest' PASSED with 7 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Reset_WarmPreservesConfig' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Reset_WarmPreservesConfig' of test suite 'Keranous_pcie_tileTest' PASSED with 6 checks
0 ps	TestReport	Info[Test Info]	Test case 'testNegative_InboundDisabled_BlocksPcieToNoc' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testNegative_InboundDisabled_BlocksPcieToNoc' of test suite 'Keranous_pcie_tileTest' PASSED with 6 checks
0 ps	TestReport	Info[Test Info]	Test case 'testNegative_OutboundDisabled_BlocksNocToPcie' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testNegative_OutboundDisabled_BlocksNocToPcie' of test suite 'Keranous_pcie_tileTest' PASSED with 6 checks
0 ps	TestReport	Info[Test Info]	Test case 'testNegative_BothDisabled_BlocksBidirectional' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testNegative_BothDisabled_BlocksBidirectional' of test suite 'Keranous_pcie_tileTest' PASSED with 6 checks
0 ps	TestReport	Info[Test Info]	Test case 'testNegative_BothEnabled_AllowsBidirectional' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testNegative_BothEnabled_AllowsBidirectional' of test suite 'Keranous_pcie_tileTest' PASSED with 24 checks
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_InboundEnableGating' of test suite 'Keranous_pcie_tileTest' started
0 ps	TestReport	Info[Test Info]	Test case 'testDirected_Switch_InboundEnableGating' of test suite 'Keranous_pcie_tileTest' PASSED with 8 checks
SystemC: simulation stopped by user.
0 ps	TestReport	Info[Test Info]	81 tests, 62 passing, 19 failing, 0 not run, 0 not finished, 334 checks.
0 ps	TestReport	Info[Test Info]	Detailed list of failures follows:
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Inbound_PcieRead_TlbApp0_NocN [Keranous_pcie_tileTest.cc:296] PCIe→NOC read transaction routing succeeded
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Inbound_PcieWrite_TlbApp1_NocN [Keranous_pcie_tileTest.cc:352] Burst write[0] data=0xAAAAAAAA
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Inbound_PcieBypassApp [Keranous_pcie_tileTest.cc:395] Bypass data matches
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Inbound_PcieBypassSys [Keranous_pcie_tileTest.cc:417] System bypass data matches
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Outbound_NocN_TlbAppOut0_Pcie [Keranous_pcie_tileTest.cc:446] Read data matches: NOC→PCIe outbound
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Outbound_SmnN_TlbSysOut0_Pcie [Keranous_pcie_tileTest.cc:472] DBI data matches
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Outbound_NocN_TlbAppOut1_PcieDBI [Keranous_pcie_tileTest.cc:497] Read data matches: NOC→PCIe DBI
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Concurrent_InboundOutbound [Keranous_pcie_tileTest.cc:803] Inbound write succeeded
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Concurrent_MultipleTlbs [Keranous_pcie_tileTest.cc:835] TLB0 write succeeded
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Reset_ColdResetSequence [Keranous_pcie_tileTest.cc:870] Transaction succeeded after cold reset
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Reset_WarmResetSequence [Keranous_pcie_tileTest.cc:891] Transaction succeeded after warm reset
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Flow_PcieMemoryRead_Complete [Keranous_pcie_tileTest.cc:917] PCIe read succeeded
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Flow_PcieMemoryWrite_Complete [Keranous_pcie_tileTest.cc:941] Write data matches
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Flow_NocMemoryRead_ToPcie [Keranous_pcie_tileTest.cc:964] Read data matches: NOC→PCIe flow
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Flow_SmnConfigWrite_PcieDBI [Keranous_pcie_tileTest.cc:987] DBI config data matches
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_System_BootSequence [Keranous_pcie_tileTest.cc:1062] Boot sequence transaction succeeded
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_System_ErrorRecovery [Keranous_pcie_tileTest.cc:1084] Error recovery transaction succeeded
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Error_TimeoutHandling [Keranous_pcie_tileTest.cc:1183] Normal operation resumed after timeout recovery
0 ps	TestReport	Info[Test Info]	FAILED: Keranous_pcie_tileTest, testE2E_Stress_TlbEntryExhaustion [Keranous_pcie_tileTest.cc:1466] All 64 TLB entries configured, accessed, and dynamically reconfigured
make: *** [Makefile.Keranous_pcie_tile.linux:100: check] Error 1
