/* SoC level DTS fixup file */

#define CONFIG_NUM_IRQ_PRIO_BITS                ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS

#define FLASH_DEV_BASE_ADDRESS		        ST_STM32F3_FLASH_CONTROLLER_40022000_BASE_ADDRESS
#define FLASH_DEV_NAME			        ST_STM32F3_FLASH_CONTROLLER_40022000_LABEL

#define CONFIG_USB_BASE_ADDRESS			ST_STM32_USB_40005C00_BASE_ADDRESS
#define CONFIG_USB_IRQ				ST_STM32_USB_40005C00_IRQ_USB
#define CONFIG_USB_IRQ_PRI			ST_STM32_USB_40005C00_IRQ_USB_PRIORITY
#define CONFIG_USB_NUM_BIDIR_ENDPOINTS		ST_STM32_USB_40005C00_NUM_BIDIR_ENDPOINTS
#define CONFIG_USB_RAM_SIZE			ST_STM32_USB_40005C00_RAM_SIZE

/* End of SoC Level DTS fixup file */
