Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin32) Build 1071353 Tue Nov 18 16:36:50 MST 2014
| Date         : Tue Feb 13 09:50:43 2018
| Host         : smetana running 32-bit Scientific Linux release 6.6 (Carbon)
| Command      : report_control_sets -verbose -file IMPULSE_COUNT_control_sets_placed.rpt
| Design       : IMPULSE_COUNT
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |    24 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              54 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                    | Reset_IBUF       |                2 |              2 |
|  CLK_IBUF_BUFG | n_0_cpt[3]_i_1     | Reset_IBUF       |                1 |              4 |
|  CLK_IBUF_BUFG | n_3_b2_reg[25]_i_1 | Reset_IBUF       |                7 |             25 |
|  CLK_IBUF_BUFG | geqOp              | Reset_IBUF       |                7 |             25 |
+----------------+--------------------+------------------+------------------+----------------+


