

================================================================
== Vitis HLS Report for 'BuffOfst'
================================================================
* Date:           Fri Mar 22 20:13:58 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_scatter_v1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.849 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- L4                  |        ?|        ?|         ?|          -|          -|  0 ~ 4096|        no|
        | + SEND_REQ_TUPLE_L4  |        0|       16|         2|          1|          1|    0 ~ 16|       yes|
        | + VITIS_LOOP_63_1    |        ?|        ?|         2|          2|          1|         ?|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      297|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      162|    -|
|Register             |        -|     -|      234|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      234|      459|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln301_fu_408_p2               |         +|   0|  0|  23|          16|          16|
    |add_ln40_fu_243_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln41_fu_281_p2                |         +|   0|  0|  20|          13|           1|
    |i_2_fu_323_p2                     |         +|   0|  0|  20|          13|           1|
    |j_3_fu_372_p2                     |         +|   0|  0|  12|           5|           1|
    |ofst_buff_ptr_2_fu_478_p2         |         +|   0|  0|  23|          16|           1|
    |sub36_fu_350_p2                   |         +|   0|  0|  12|           5|           2|
    |sub_fu_295_p2                     |         +|   0|  0|  20|          13|           2|
    |tmp_arlen_V_fu_305_p2             |         +|   0|  0|  12|           4|           2|
    |and_ln53_fu_392_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_227_p2               |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln41_fu_261_p2               |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln48_fu_329_p2               |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln50_fu_338_p2               |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln52_fu_378_p2               |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln53_fu_387_p2               |      icmp|   0|  0|  10|           6|           6|
    |p_sum1_fu_468_p2                  |        or|   0|  0|  16|          16|           1|
    |n_chunk_fu_249_p3                 |    select|   0|  0|  16|           1|          16|
    |n_iter_fu_287_p3                  |    select|   0|  0|  13|           1|          13|
    |select_ln50_fu_315_p3             |    select|   0|  0|   6|           1|           6|
    |tail_fu_343_p3                    |    select|   0|  0|   6|           1|           5|
    |tmp_arlen_V_2_fu_397_p3           |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 297|         174|         118|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  43|          8|    1|          8|
    |ap_enable_reg_pp0_iter1     |  14|          3|    1|          3|
    |ap_phi_mux_j_phi_fu_204_p4  |   9|          2|    5|         10|
    |i_reg_177                   |   9|          2|   13|         26|
    |j_reg_200                   |   9|          2|    5|         10|
    |ofst_buff_address1          |  14|          3|   16|         48|
    |ofst_buff_d1                |  14|          3|   64|        192|
    |ofst_buff_ptr_1_reg_212     |   9|          2|   16|         32|
    |ofst_buff_ptr_reg_188       |   9|          2|   16|         32|
    |rd_port_TDATA_blk_n         |   9|          2|    1|          2|
    |rd_req_V_blk_n              |   9|          2|    1|          2|
    |rd_start                    |  14|          3|    1|          3|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 162|         34|  140|        368|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_2_reg_504              |  13|   0|   13|          0|
    |i_reg_177                |  13|   0|   13|          0|
    |icmp_ln50_reg_513        |   1|   0|    1|          0|
    |icmp_ln52_reg_538        |   1|   0|    1|          0|
    |j_3_reg_533              |   5|   0|    5|          0|
    |j_reg_200                |   5|   0|    5|          0|
    |n_iter_reg_484           |  13|   0|   13|          0|
    |ofst_buff_ptr_1_reg_212  |  16|   0|   16|          0|
    |ofst_buff_ptr_2_reg_556  |  16|   0|   16|          0|
    |ofst_buff_ptr_reg_188    |  16|   0|   16|          0|
    |p_cast_reg_551           |  64|   0|   64|          0|
    |rd_pkt_last_V_reg_542    |   1|   0|    1|          0|
    |select_ln50_reg_499      |   5|   0|    5|          0|
    |sext_ln58_reg_523        |   6|   0|    6|          0|
    |shl_ln67_reg_546         |  15|   0|   16|          1|
    |shl_ln_reg_528           |  12|   0|   16|          4|
    |sub_cast_reg_489         |  14|   0|   14|          0|
    |tail_reg_518             |   5|   0|    5|          0|
    |tmp_arlen_V_reg_494      |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 234|   0|  239|          5|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|          BuffOfst|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|          BuffOfst|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|          BuffOfst|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|          BuffOfst|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|          BuffOfst|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|          BuffOfst|  return value|
|rd_req_V_din        |  out|   32|     ap_fifo|          rd_req_V|       pointer|
|rd_req_V_full_n     |   in|    1|     ap_fifo|          rd_req_V|       pointer|
|rd_req_V_write      |  out|    1|     ap_fifo|          rd_req_V|       pointer|
|rd_start            |  out|    1|      ap_vld|          rd_start|       pointer|
|rd_start_ap_vld     |  out|    1|      ap_vld|          rd_start|       pointer|
|ofst_buff_address1  |  out|   16|   ap_memory|         ofst_buff|         array|
|ofst_buff_ce1       |  out|    1|   ap_memory|         ofst_buff|         array|
|ofst_buff_we1       |  out|    1|   ap_memory|         ofst_buff|         array|
|ofst_buff_d1        |  out|   64|   ap_memory|         ofst_buff|         array|
|rd_port_TDATA       |   in|  128|        axis|  rd_port_V_data_V|       pointer|
|rd_port_TVALID      |   in|    1|        axis|  rd_port_V_data_V|       pointer|
|rd_port_TREADY      |  out|    1|        axis|  rd_port_V_last_V|       pointer|
|rd_port_TLAST       |   in|    1|        axis|  rd_port_V_last_V|       pointer|
|rd_port_TKEEP       |   in|   16|        axis|  rd_port_V_keep_V|       pointer|
|rd_port_TSTRB       |   in|   16|        axis|  rd_port_V_strb_V|       pointer|
|size                |   in|   20|     ap_none|              size|        scalar|
+--------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 2, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 6 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%size_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %size"   --->   Operation 9 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = trunc i20 %size_read"   --->   Operation 10 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %ofst_buff, i64 666, i64 24, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rd_req_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rd_port_V_last_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rd_port_V_strb_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rd_port_V_keep_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rd_port_V_data_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%icmp_ln40 = icmp_eq  i4 %empty, i4 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:40]   --->   Operation 17 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %size_read, i32 4, i32 19" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:40]   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln40 = add i16 %trunc_ln, i16 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:40]   --->   Operation 19 'add' 'add_ln40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.24ns)   --->   "%n_chunk = select i1 %icmp_ln40, i16 %trunc_ln, i16 %add_ln40" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:40]   --->   Operation 20 'select' 'n_chunk' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i16 %n_chunk" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:40]   --->   Operation 21 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "%icmp_ln41 = icmp_eq  i4 %trunc_ln40, i4 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:41]   --->   Operation 22 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %n_chunk, i32 4, i32 15" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:41]   --->   Operation 23 'partselect' 'trunc_ln41_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i12 %trunc_ln41_1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:41]   --->   Operation 24 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.74ns)   --->   "%add_ln41 = add i13 %zext_ln41, i13 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:41]   --->   Operation 25 'add' 'add_ln41' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.32ns)   --->   "%n_iter = select i1 %icmp_ln41, i13 %zext_ln41, i13 %add_ln41" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:41]   --->   Operation 26 'select' 'n_iter' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.75ns)   --->   "%sub = add i13 %n_iter, i13 8191" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:41]   --->   Operation 27 'add' 'sub' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sub_cast = sext i13 %sub" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:41]   --->   Operation 28 'sext' 'sub_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%tmp_arlen_V = add i4 %empty, i4 15"   --->   Operation 29 'add' 'tmp_arlen_V' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i4 %trunc_ln40" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:50]   --->   Operation 30 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln50 = select i1 %icmp_ln41, i5 16, i5 %zext_ln50" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:50]   --->   Operation 31 'select' 'select_ln50' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln48 = br void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:48]   --->   Operation 32 'br' 'br_ln48' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.62>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i = phi i13 0, void %.lr.ph74, i13 %i_2, void"   --->   Operation 33 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ofst_buff_ptr = phi i16 0, void %.lr.ph74, i16 %ofst_buff_ptr_2, void"   --->   Operation 34 'phi' 'ofst_buff_ptr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.75ns)   --->   "%i_2 = add i13 %i, i13 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:48]   --->   Operation 35 'add' 'i_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.64ns)   --->   "%icmp_ln48 = icmp_eq  i13 %i, i13 %n_iter" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:48]   --->   Operation 36 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_150 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 4096, i64 0"   --->   Operation 37 'speclooptripcount' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %.split7, void %._crit_edge75.loopexit" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:48]   --->   Operation 38 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i13 %i" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:48]   --->   Operation 39 'zext' 'zext_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:44]   --->   Operation 40 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.64ns)   --->   "%icmp_ln50 = icmp_eq  i14 %zext_ln48, i14 %sub_cast" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:50]   --->   Operation 41 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.27ns)   --->   "%tail = select i1 %icmp_ln50, i5 %select_ln50, i5 16" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:50]   --->   Operation 42 'select' 'tail' <Predicate = (!icmp_ln48)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.70ns)   --->   "%sub36 = add i5 %tail, i5 31" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:50]   --->   Operation 43 'add' 'sub36' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i5 %sub36" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:58]   --->   Operation 44 'sext' 'sext_ln58' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i13 %i" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:58]   --->   Operation 45 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln58, i4 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:58]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln52 = br void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:52]   --->   Operation 47 'br' 'br_ln52' <Predicate = (!icmp_ln48)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln74 = ret" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:74]   --->   Operation 48 'ret' 'ret_ln74' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%j = phi i5 0, void %.split7, i5 %j_3, void %.split"   --->   Operation 49 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.70ns)   --->   "%j_3 = add i5 %j, i5 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:52]   --->   Operation 50 'add' 'j_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.63ns)   --->   "%icmp_ln52 = icmp_eq  i5 %j, i5 %tail" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:52]   --->   Operation 52 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_151 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 0"   --->   Operation 53 'speclooptripcount' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split, void %._crit_edge.loopexit" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:52]   --->   Operation 54 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.31>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i5 %j" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:52]   --->   Operation 55 'zext' 'zext_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:52]   --->   Operation 56 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.63ns)   --->   "%icmp_ln53 = icmp_eq  i6 %zext_ln52, i6 %sext_ln58" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:53]   --->   Operation 57 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_arlen_V_2)   --->   "%and_ln53 = and i1 %icmp_ln50, i1 %icmp_ln53" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:53]   --->   Operation 58 'and' 'and_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.35ns) (out node of the LUT)   --->   "%tmp_arlen_V_2 = select i1 %and_ln53, i4 %tmp_arlen_V, i4 15" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:53]   --->   Operation 59 'select' 'tmp_arlen_V_2' <Predicate = (!icmp_ln52)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i5 %j"   --->   Operation 60 'zext' 'zext_ln301' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.78ns)   --->   "%add_ln301 = add i16 %shl_ln, i16 %zext_ln301"   --->   Operation 61 'add' 'add_ln301' <Predicate = (!icmp_ln52)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%v2_V = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %add_ln301, i8 0"   --->   Operation 62 'bitconcatenate' 'v2_V' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i24 %v2_V"   --->   Operation 63 'zext' 'zext_ln308' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %tmp_arlen_V_2, i28 %zext_ln308"   --->   Operation 64 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.32ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %rd_req_V, i32 %p_Result_s" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'write' 'write_ln174' <Predicate = (!icmp_ln52)> <Delay = 1.32> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.38>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.ap_auto.volatile.i1P0A, i1 %rd_start, i1 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:61]   --->   Operation 67 'write' 'write_ln61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln63 = br void %load-store-loop" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:63]   --->   Operation 68 'br' 'br_ln63' <Predicate = true> <Delay = 0.38>

State 6 <SV = 4> <Delay = 2.03>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%ofst_buff_ptr_1 = phi i16 %ofst_buff_ptr, void %._crit_edge.loopexit, i16 %ofst_buff_ptr_2, void %load-store-loop"   --->   Operation 69 'phi' 'ofst_buff_ptr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_152 = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %rd_port_V_data_V, i16 %rd_port_V_keep_V, i16 %rd_port_V_strb_V, i1 %rd_port_V_last_V"   --->   Operation 70 'read' 'empty_152' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%rd_pkt_data_V = extractvalue i161 %empty_152"   --->   Operation 71 'extractvalue' 'rd_pkt_data_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%rd_pkt_last_V = extractvalue i161 %empty_152"   --->   Operation 72 'extractvalue' 'rd_pkt_last_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln67 = shl i16 %ofst_buff_ptr_1, i16 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:67]   --->   Operation 73 'shl' 'shl_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i16 %shl_ln67" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:67]   --->   Operation 74 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_153 = trunc i128 %rd_pkt_data_V"   --->   Operation 75 'trunc' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%ofst_buff_addr = getelementptr i64 %ofst_buff, i64 0, i64 %zext_ln67" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:67]   --->   Operation 76 'getelementptr' 'ofst_buff_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (2.03ns)   --->   "%store_ln293 = store i64 %empty_153, i16 %ofst_buff_addr"   --->   Operation 77 'store' 'store_ln293' <Predicate = true> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 49152> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %rd_pkt_data_V, i32 64, i32 127"   --->   Operation 78 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 2.03>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 79 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:44]   --->   Operation 80 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%p_sum1 = or i16 %shl_ln67, i16 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:67]   --->   Operation 81 'or' 'p_sum1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%p_sum1_cast = zext i16 %p_sum1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:67]   --->   Operation 82 'zext' 'p_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%ofst_buff_addr_2 = getelementptr i64 %ofst_buff, i64 0, i64 %p_sum1_cast" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:67]   --->   Operation 83 'getelementptr' 'ofst_buff_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (2.03ns)   --->   "%store_ln293 = store i64 %p_cast, i16 %ofst_buff_addr_2"   --->   Operation 84 'store' 'store_ln293' <Predicate = true> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 49152> <RAM>
ST_7 : Operation 85 [1/1] (0.78ns)   --->   "%ofst_buff_ptr_2 = add i16 %ofst_buff_ptr_1, i16 1" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:68]   --->   Operation 85 'add' 'ofst_buff_ptr_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %rd_pkt_last_V, void %load-store-loop, void" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:69]   --->   Operation 86 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_auto.volatile.i1P0A, i1 %rd_start, i1 0" [/Orion/BackEnd/ArtifactEvaluation/BFS_BF/PE_32/src/hw/scatter/bfs_scatter.cpp:71]   --->   Operation 87 'write' 'write_ln71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rd_req_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rd_start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ofst_buff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ rd_port_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rd_port_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rd_port_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rd_port_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read         (read             ) [ 000000000]
empty             (trunc            ) [ 000000000]
specmemcore_ln0   (specmemcore      ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
icmp_ln40         (icmp             ) [ 000000000]
trunc_ln          (partselect       ) [ 000000000]
add_ln40          (add              ) [ 000000000]
n_chunk           (select           ) [ 000000000]
trunc_ln40        (trunc            ) [ 000000000]
icmp_ln41         (icmp             ) [ 000000000]
trunc_ln41_1      (partselect       ) [ 000000000]
zext_ln41         (zext             ) [ 000000000]
add_ln41          (add              ) [ 000000000]
n_iter            (select           ) [ 001111111]
sub               (add              ) [ 000000000]
sub_cast          (sext             ) [ 001111111]
tmp_arlen_V       (add              ) [ 001111111]
zext_ln50         (zext             ) [ 000000000]
select_ln50       (select           ) [ 001111111]
br_ln48           (br               ) [ 011111111]
i                 (phi              ) [ 001000000]
ofst_buff_ptr     (phi              ) [ 001111110]
i_2               (add              ) [ 011111111]
icmp_ln48         (icmp             ) [ 001111111]
empty_150         (speclooptripcount) [ 000000000]
br_ln48           (br               ) [ 000000000]
zext_ln48         (zext             ) [ 000000000]
specloopname_ln44 (specloopname     ) [ 000000000]
icmp_ln50         (icmp             ) [ 000110000]
tail              (select           ) [ 000110000]
sub36             (add              ) [ 000000000]
sext_ln58         (sext             ) [ 000110000]
trunc_ln58        (trunc            ) [ 000000000]
shl_ln            (bitconcatenate   ) [ 000110000]
br_ln52           (br               ) [ 001111111]
ret_ln74          (ret              ) [ 000000000]
j                 (phi              ) [ 000110000]
j_3               (add              ) [ 001111111]
specpipeline_ln0  (specpipeline     ) [ 000000000]
icmp_ln52         (icmp             ) [ 001111111]
empty_151         (speclooptripcount) [ 000000000]
br_ln52           (br               ) [ 000000000]
zext_ln52         (zext             ) [ 000000000]
specloopname_ln52 (specloopname     ) [ 000000000]
icmp_ln53         (icmp             ) [ 000000000]
and_ln53          (and              ) [ 000000000]
tmp_arlen_V_2     (select           ) [ 000000000]
zext_ln301        (zext             ) [ 000000000]
add_ln301         (add              ) [ 000000000]
v2_V              (bitconcatenate   ) [ 000000000]
zext_ln308        (zext             ) [ 000000000]
p_Result_s        (bitconcatenate   ) [ 000000000]
write_ln174       (write            ) [ 000000000]
br_ln0            (br               ) [ 001111111]
write_ln61        (write            ) [ 000000000]
br_ln63           (br               ) [ 001111111]
ofst_buff_ptr_1   (phi              ) [ 000000110]
empty_152         (read             ) [ 000000000]
rd_pkt_data_V     (extractvalue     ) [ 000000000]
rd_pkt_last_V     (extractvalue     ) [ 000000010]
shl_ln67          (shl              ) [ 000000010]
zext_ln67         (zext             ) [ 000000000]
empty_153         (trunc            ) [ 000000000]
ofst_buff_addr    (getelementptr    ) [ 000000000]
store_ln293       (store            ) [ 000000000]
p_cast            (partselect       ) [ 000000010]
specpipeline_ln0  (specpipeline     ) [ 000000000]
specloopname_ln44 (specloopname     ) [ 000000000]
p_sum1            (or               ) [ 000000000]
p_sum1_cast       (zext             ) [ 000000000]
ofst_buff_addr_2  (getelementptr    ) [ 000000000]
store_ln293       (store            ) [ 000000000]
ofst_buff_ptr_2   (add              ) [ 011111111]
br_ln69           (br               ) [ 001111111]
write_ln71        (write            ) [ 000000000]
br_ln0            (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rd_req_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_req_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rd_start">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_start"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ofst_buff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ofst_buff"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rd_port_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_port_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rd_port_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_port_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rd_port_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_port_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rd_port_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_port_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="size">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i12.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i4.i28"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="size_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="20" slack="0"/>
<pin id="120" dir="0" index="1" bw="20" slack="0"/>
<pin id="121" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln174_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/5 write_ln71/8 "/>
</bind>
</comp>

<comp id="139" class="1004" name="empty_152_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="161" slack="0"/>
<pin id="141" dir="0" index="1" bw="128" slack="0"/>
<pin id="142" dir="0" index="2" bw="16" slack="0"/>
<pin id="143" dir="0" index="3" bw="16" slack="0"/>
<pin id="144" dir="0" index="4" bw="1" slack="0"/>
<pin id="145" dir="1" index="5" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_152/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="ofst_buff_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="16" slack="0"/>
<pin id="156" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ofst_buff_addr/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="0"/>
<pin id="164" dir="0" index="4" bw="16" slack="0"/>
<pin id="165" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="167" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln293/6 store_ln293/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="ofst_buff_addr_2_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="16" slack="0"/>
<pin id="173" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ofst_buff_addr_2/7 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="13" slack="1"/>
<pin id="179" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="13" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="ofst_buff_ptr_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="1"/>
<pin id="190" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ofst_buff_ptr (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="ofst_buff_ptr_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="16" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ofst_buff_ptr/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="j_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="1"/>
<pin id="202" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="j_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="ofst_buff_ptr_1_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="1"/>
<pin id="214" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ofst_buff_ptr_1 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="ofst_buff_ptr_1_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="3"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="16" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ofst_buff_ptr_1/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="empty_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="20" slack="0"/>
<pin id="225" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln40_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="20" slack="0"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="0" index="3" bw="6" slack="0"/>
<pin id="238" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln40_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="n_chunk_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="0" index="2" bw="16" slack="0"/>
<pin id="253" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_chunk/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln40_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln41_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln41_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="0" index="3" bw="5" slack="0"/>
<pin id="272" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln41_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln41_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="n_iter_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="13" slack="0"/>
<pin id="290" dir="0" index="2" bw="13" slack="0"/>
<pin id="291" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_iter/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sub_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="13" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sub_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="13" slack="0"/>
<pin id="303" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_cast/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_arlen_V_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_arlen_V/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln50_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln50_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="13" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln48_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="13" slack="0"/>
<pin id="331" dir="0" index="1" bw="13" slack="1"/>
<pin id="332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln48_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="13" slack="0"/>
<pin id="336" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln50_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="13" slack="0"/>
<pin id="340" dir="0" index="1" bw="13" slack="1"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tail_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="5" slack="1"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tail/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sub36_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub36/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln58_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln58_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="13" slack="0"/>
<pin id="362" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="shl_ln_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="12" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="j_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln52_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="0" index="1" bw="5" slack="1"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln52_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="1"/>
<pin id="385" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln53_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="0" index="1" bw="5" slack="2"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="and_ln53_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="2"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln53/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_arlen_V_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="4" slack="3"/>
<pin id="400" dir="0" index="2" bw="4" slack="0"/>
<pin id="401" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_arlen_V_2/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln301_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="1"/>
<pin id="406" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln301/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln301_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="2"/>
<pin id="410" dir="0" index="1" bw="5" slack="0"/>
<pin id="411" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln301/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="v2_V_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="24" slack="0"/>
<pin id="415" dir="0" index="1" bw="16" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="v2_V/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln308_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="24" slack="0"/>
<pin id="423" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_Result_s_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="4" slack="0"/>
<pin id="428" dir="0" index="2" bw="24" slack="0"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="rd_pkt_data_V_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="161" slack="0"/>
<pin id="436" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rd_pkt_data_V/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="rd_pkt_last_V_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="161" slack="0"/>
<pin id="440" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rd_pkt_last_V/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="shl_ln67_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln67/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln67_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="empty_153_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="128" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_153/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="0" index="1" bw="128" slack="0"/>
<pin id="461" dir="0" index="2" bw="8" slack="0"/>
<pin id="462" dir="0" index="3" bw="8" slack="0"/>
<pin id="463" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_sum1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="1"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_sum1/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_sum1_cast_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_sum1_cast/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="ofst_buff_ptr_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="1"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofst_buff_ptr_2/7 "/>
</bind>
</comp>

<comp id="484" class="1005" name="n_iter_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="13" slack="1"/>
<pin id="486" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="n_iter "/>
</bind>
</comp>

<comp id="489" class="1005" name="sub_cast_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="14" slack="1"/>
<pin id="491" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_cast "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_arlen_V_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="3"/>
<pin id="496" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_arlen_V "/>
</bind>
</comp>

<comp id="499" class="1005" name="select_ln50_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="1"/>
<pin id="501" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln50 "/>
</bind>
</comp>

<comp id="504" class="1005" name="i_2_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="13" slack="0"/>
<pin id="506" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="509" class="1005" name="icmp_ln48_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="513" class="1005" name="icmp_ln50_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="2"/>
<pin id="515" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="518" class="1005" name="tail_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="1"/>
<pin id="520" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tail "/>
</bind>
</comp>

<comp id="523" class="1005" name="sext_ln58_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="2"/>
<pin id="525" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln58 "/>
</bind>
</comp>

<comp id="528" class="1005" name="shl_ln_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="2"/>
<pin id="530" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="533" class="1005" name="j_3_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="538" class="1005" name="icmp_ln52_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="542" class="1005" name="rd_pkt_last_V_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rd_pkt_last_V "/>
</bind>
</comp>

<comp id="546" class="1005" name="shl_ln67_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="1"/>
<pin id="548" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln67 "/>
</bind>
</comp>

<comp id="551" class="1005" name="p_cast_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="1"/>
<pin id="553" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="556" class="1005" name="ofst_buff_ptr_2_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="1"/>
<pin id="558" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ofst_buff_ptr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="100" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="102" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="104" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="146"><net_src comp="106" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="139" pin=4"/></net>

<net id="151"><net_src comp="116" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="66" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="168"><net_src comp="152" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="66" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="78" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="204" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="221"><net_src comp="188" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="226"><net_src comp="118" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="118" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="247"><net_src comp="233" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="227" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="233" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="243" pin="2"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="249" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="249" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="280"><net_src comp="267" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="261" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="277" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="281" pin="2"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="223" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="56" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="257" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="261" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="58" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="311" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="181" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="52" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="181" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="181" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="58" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="74" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="181" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="76" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="38" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="204" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="80" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="204" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="200" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="56" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="200" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="94" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="408" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="96" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="98" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="397" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="421" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="433"><net_src comp="425" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="437"><net_src comp="139" pin="5"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="139" pin="5"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="215" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="456"><net_src comp="434" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="464"><net_src comp="108" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="434" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="110" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="112" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="472"><net_src comp="46" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="468" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="482"><net_src comp="212" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="46" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="287" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="492"><net_src comp="301" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="497"><net_src comp="305" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="502"><net_src comp="315" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="507"><net_src comp="323" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="512"><net_src comp="329" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="338" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="521"><net_src comp="343" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="526"><net_src comp="356" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="531"><net_src comp="364" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="536"><net_src comp="372" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="541"><net_src comp="378" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="438" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="442" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="554"><net_src comp="458" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="559"><net_src comp="478" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="215" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rd_req_V | {4 }
	Port: rd_start | {5 8 }
	Port: ofst_buff | {6 7 }
	Port: rd_port_V_data_V | {}
	Port: rd_port_V_keep_V | {}
	Port: rd_port_V_strb_V | {}
	Port: rd_port_V_last_V | {}
 - Input state : 
	Port: BuffOfst : rd_req_V | {}
	Port: BuffOfst : rd_start | {}
	Port: BuffOfst : rd_port_V_data_V | {6 }
	Port: BuffOfst : rd_port_V_keep_V | {6 }
	Port: BuffOfst : rd_port_V_strb_V | {6 }
	Port: BuffOfst : rd_port_V_last_V | {6 }
	Port: BuffOfst : size | {1 }
  - Chain level:
	State 1
		icmp_ln40 : 1
		add_ln40 : 1
		n_chunk : 2
		trunc_ln40 : 3
		icmp_ln41 : 4
		trunc_ln41_1 : 3
		zext_ln41 : 4
		add_ln41 : 5
		n_iter : 6
		sub : 7
		sub_cast : 8
		tmp_arlen_V : 1
		zext_ln50 : 4
		select_ln50 : 5
	State 2
		i_2 : 1
		icmp_ln48 : 1
		br_ln48 : 2
		zext_ln48 : 1
		icmp_ln50 : 2
		tail : 3
		sub36 : 4
		sext_ln58 : 5
		trunc_ln58 : 1
		shl_ln : 2
	State 3
		j_3 : 1
		icmp_ln52 : 1
		br_ln52 : 2
	State 4
		icmp_ln53 : 1
		and_ln53 : 2
		tmp_arlen_V_2 : 2
		add_ln301 : 1
		v2_V : 2
		zext_ln308 : 3
		p_Result_s : 4
		write_ln174 : 5
	State 5
	State 6
		shl_ln67 : 1
		zext_ln67 : 1
		empty_153 : 1
		ofst_buff_addr : 2
		store_ln293 : 3
		p_cast : 1
	State 7
		ofst_buff_addr_2 : 1
		store_ln293 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |      add_ln40_fu_243     |    0    |    23   |
|          |      add_ln41_fu_281     |    0    |    19   |
|          |        sub_fu_295        |    0    |    20   |
|          |    tmp_arlen_V_fu_305    |    0    |    12   |
|    add   |        i_2_fu_323        |    0    |    20   |
|          |       sub36_fu_350       |    0    |    12   |
|          |        j_3_fu_372        |    0    |    12   |
|          |     add_ln301_fu_408     |    0    |    23   |
|          |  ofst_buff_ptr_2_fu_478  |    0    |    23   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln40_fu_227     |    0    |    9    |
|          |     icmp_ln41_fu_261     |    0    |    9    |
|   icmp   |     icmp_ln48_fu_329     |    0    |    12   |
|          |     icmp_ln50_fu_338     |    0    |    12   |
|          |     icmp_ln52_fu_378     |    0    |    9    |
|          |     icmp_ln53_fu_387     |    0    |    9    |
|----------|--------------------------|---------|---------|
|          |      n_chunk_fu_249      |    0    |    16   |
|          |       n_iter_fu_287      |    0    |    13   |
|  select  |    select_ln50_fu_315    |    0    |    5    |
|          |        tail_fu_343       |    0    |    5    |
|          |   tmp_arlen_V_2_fu_397   |    0    |    4    |
|----------|--------------------------|---------|---------|
|    and   |      and_ln53_fu_392     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |   size_read_read_fu_118  |    0    |    0    |
|          |   empty_152_read_fu_139  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_124 |    0    |    0    |
|          |     grp_write_fu_131     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       empty_fu_223       |    0    |    0    |
|   trunc  |     trunc_ln40_fu_257    |    0    |    0    |
|          |     trunc_ln58_fu_360    |    0    |    0    |
|          |     empty_153_fu_453     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      trunc_ln_fu_233     |    0    |    0    |
|partselect|    trunc_ln41_1_fu_267   |    0    |    0    |
|          |       p_cast_fu_458      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln41_fu_277     |    0    |    0    |
|          |     zext_ln50_fu_311     |    0    |    0    |
|          |     zext_ln48_fu_334     |    0    |    0    |
|   zext   |     zext_ln52_fu_383     |    0    |    0    |
|          |     zext_ln301_fu_404    |    0    |    0    |
|          |     zext_ln308_fu_421    |    0    |    0    |
|          |     zext_ln67_fu_448     |    0    |    0    |
|          |    p_sum1_cast_fu_473    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |      sub_cast_fu_301     |    0    |    0    |
|          |     sext_ln58_fu_356     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       shl_ln_fu_364      |    0    |    0    |
|bitconcatenate|        v2_V_fu_413       |    0    |    0    |
|          |     p_Result_s_fu_425    |    0    |    0    |
|----------|--------------------------|---------|---------|
|extractvalue|   rd_pkt_data_V_fu_434   |    0    |    0    |
|          |   rd_pkt_last_V_fu_438   |    0    |    0    |
|----------|--------------------------|---------|---------|
|    shl   |      shl_ln67_fu_442     |    0    |    0    |
|----------|--------------------------|---------|---------|
|    or    |       p_sum1_fu_468      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   269   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_2_reg_504      |   13   |
|       i_reg_177       |   13   |
|   icmp_ln48_reg_509   |    1   |
|   icmp_ln50_reg_513   |    1   |
|   icmp_ln52_reg_538   |    1   |
|      j_3_reg_533      |    5   |
|       j_reg_200       |    5   |
|     n_iter_reg_484    |   13   |
|ofst_buff_ptr_1_reg_212|   16   |
|ofst_buff_ptr_2_reg_556|   16   |
| ofst_buff_ptr_reg_188 |   16   |
|     p_cast_reg_551    |   64   |
| rd_pkt_last_V_reg_542 |    1   |
|  select_ln50_reg_499  |    5   |
|   sext_ln58_reg_523   |    6   |
|    shl_ln67_reg_546   |   16   |
|     shl_ln_reg_528    |   16   |
|    sub_cast_reg_489   |   14   |
|      tail_reg_518     |    5   |
|  tmp_arlen_V_reg_494  |    4   |
+-----------------------+--------+
|         Total         |   231  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_131   |  p2  |   2  |   1  |    2   |
|   grp_access_fu_159   |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_159   |  p4  |   2  |  16  |   32   ||    9    |
| ofst_buff_ptr_reg_188 |  p0  |   2  |  16  |   32   ||    9    |
|       j_reg_200       |  p0  |   2  |   5  |   10   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   76   ||  1.935  ||    36   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   269  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   231  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   231  |   305  |
+-----------+--------+--------+--------+
