Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 22 15:30:19 2023
| Host         : GdF-intercettazioni running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    4           
TIMING-18  Warning   Missing input or output delay   3           
TIMING-20  Warning   Non-clocked latch               260         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (260)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (264)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (260)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_pp1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (264)
--------------------------------------------------
 There are 264 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.200        0.000                      0                 3764        0.071        0.000                      0                 3764        3.000        0.000                       0                  1672  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
sys_clock                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        0.200        0.000                      0                 2634        0.071        0.000                      0                 2634        4.020        0.000                       0                  1668  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0        0.214        0.000                      0                 1130        0.384        0.000                      0                 1130  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out1_design_1_clk_wiz_0  
(none)                       clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_design_1_clk_wiz_0                               
(none)                       clkfbout_design_1_clk_wiz_0                               
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.714ns  (logic 3.860ns (39.735%)  route 5.854ns (60.265%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.559    -0.953    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X43Y15         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         0.974     0.477    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X43Y14         LUT4 (Prop_lut4_I3_O)        0.124     0.601 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__0_carry_i_8/O
                         net (fo=18, routed)          0.915     1.516    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__0_carry_i_8_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124     1.640 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_1__1/O
                         net (fo=1, routed)           0.622     2.262    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_1__1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.658 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.658    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.897 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.717     3.614    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0_n_5
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.330     3.944 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__0/O
                         net (fo=2, routed)           0.690     4.634    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__0_n_0
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.327     4.961 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.961    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_5__0_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.362 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.476    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.810 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1/O[1]
                         net (fo=13, routed)          1.004     6.814    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1_n_6
    SLICE_X44Y20         LUT4 (Prop_lut4_I0_O)        0.329     7.143 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_4/O
                         net (fo=3, routed)           0.666     7.809    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_4_n_0
    SLICE_X45Y20         LUT5 (Prop_lut5_I3_O)        0.354     8.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_5/O
                         net (fo=1, routed)           0.267     8.430    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_5_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I4_O)        0.332     8.762 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_1/O
                         net (fo=1, routed)           0.000     8.762    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[1]_i_1_n_0
    SLICE_X45Y20         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.437     8.442    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X45Y20         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[1]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X45Y20         FDCE (Setup_fdce_C_D)        0.031     8.962    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[1]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 3.378ns (34.864%)  route 6.311ns (65.136%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.559    -0.953    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X43Y15         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         0.974     0.477    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X43Y14         LUT4 (Prop_lut4_I3_O)        0.124     0.601 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__0_carry_i_8/O
                         net (fo=18, routed)          0.915     1.516    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__0_carry_i_8_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124     1.640 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_1__1/O
                         net (fo=1, routed)           0.622     2.262    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_1__1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.658 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.658    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.897 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.717     3.614    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0_n_5
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.330     3.944 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__0/O
                         net (fo=2, routed)           0.690     4.634    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__0_n_0
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.327     4.961 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.961    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_5__0_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.362 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.476    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.789 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1/O[3]
                         net (fo=18, routed)          0.865     6.654    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1_n_4
    SLICE_X44Y20         LUT6 (Prop_lut6_I3_O)        0.306     6.960 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_3/O
                         net (fo=3, routed)           0.865     7.824    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_3_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.948 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_2__0/O
                         net (fo=7, routed)           0.665     8.613    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_2__0_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.737 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[0]_i_1/O
                         net (fo=1, routed)           0.000     8.737    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[0]_i_1_n_0
    SLICE_X45Y20         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.437     8.442    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X45Y20         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[0]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.074     8.931    
    SLICE_X45Y20         FDCE (Setup_fdce_C_D)        0.029     8.960    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[0]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.685ns  (logic 3.620ns (37.376%)  route 6.065ns (62.624%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.559    -0.953    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X43Y15         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         0.783     0.286    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.150     0.436 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10/O
                         net (fo=18, routed)          0.930     1.366    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.328     1.694 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.535     2.229    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.785 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.743     3.528    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__0_n_5
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.331     3.859 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1/O
                         net (fo=2, routed)           0.770     4.628    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.216 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.216    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.643 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1/O[3]
                         net (fo=14, routed)          0.929     6.573    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1_n_4
    SLICE_X38Y19         LUT5 (Prop_lut5_I2_O)        0.332     6.905 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3/O
                         net (fo=4, routed)           0.855     7.760    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.328     8.088 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2/O
                         net (fo=5, routed)           0.521     8.609    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2_n_0
    SLICE_X38Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.733 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[0]_i_1/O
                         net (fo=1, routed)           0.000     8.733    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[0]_i_1_n_0
    SLICE_X38Y19         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.434     8.439    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X38Y19         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[0]/C
                         clock pessimism              0.564     9.002    
                         clock uncertainty           -0.074     8.928    
    SLICE_X38Y19         FDCE (Setup_fdce_C_D)        0.079     9.007    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[0]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 3.378ns (35.286%)  route 6.195ns (64.714%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.559    -0.953    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X43Y15         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         0.974     0.477    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X43Y14         LUT4 (Prop_lut4_I3_O)        0.124     0.601 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__0_carry_i_8/O
                         net (fo=18, routed)          0.915     1.516    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg__0_carry_i_8_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124     1.640 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_1__1/O
                         net (fo=1, routed)           0.622     2.262    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_1__1_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.658 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.658    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.897 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.717     3.614    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___0_carry__0_n_5
    SLICE_X43Y18         LUT3 (Prop_lut3_I1_O)        0.330     3.944 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__0/O
                         net (fo=2, routed)           0.690     4.634    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1__0_n_0
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.327     4.961 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_5__0/O
                         net (fo=1, routed)           0.000     4.961    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_5__0_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.362 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.362    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.476 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.476    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.789 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1/O[3]
                         net (fo=18, routed)          0.865     6.654    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__1/i___84_carry__1_n_4
    SLICE_X44Y20         LUT6 (Prop_lut6_I3_O)        0.306     6.960 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_3/O
                         net (fo=3, routed)           0.865     7.824    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_3_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.948 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_2__0/O
                         net (fo=7, routed)           0.549     8.497    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[4]_i_2__0_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.621 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[-3]_i_1/O
                         net (fo=1, routed)           0.000     8.621    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im[-3]_i_1_n_0
    SLICE_X44Y21         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.436     8.441    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X44Y21         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[-3]/C
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X44Y21         FDCE (Setup_fdce_C_D)        0.031     8.961    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Im_reg[-3]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.611ns  (logic 3.620ns (37.665%)  route 5.991ns (62.335%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.559    -0.953    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X43Y15         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         0.783     0.286    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.150     0.436 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10/O
                         net (fo=18, routed)          0.930     1.366    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.328     1.694 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.535     2.229    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.785 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.743     3.528    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__0_n_5
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.331     3.859 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1/O
                         net (fo=2, routed)           0.770     4.628    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.216 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.216    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.643 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1/O[3]
                         net (fo=14, routed)          0.929     6.573    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1_n_4
    SLICE_X38Y19         LUT5 (Prop_lut5_I2_O)        0.332     6.905 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3/O
                         net (fo=4, routed)           0.855     7.760    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.328     8.088 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2/O
                         net (fo=5, routed)           0.447     8.534    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.658 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_1/O
                         net (fo=1, routed)           0.000     8.658    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_1_n_0
    SLICE_X38Y19         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.434     8.439    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X38Y19         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]/C
                         clock pessimism              0.564     9.002    
                         clock uncertainty           -0.074     8.928    
    SLICE_X38Y19         FDCE (Setup_fdce_C_D)        0.081     9.009    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[1]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -8.658    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 3.620ns (38.151%)  route 5.869ns (61.849%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.559    -0.953    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X43Y15         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         0.783     0.286    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.150     0.436 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10/O
                         net (fo=18, routed)          0.930     1.366    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.328     1.694 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.535     2.229    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.785 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.743     3.528    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__0_n_5
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.331     3.859 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1/O
                         net (fo=2, routed)           0.770     4.628    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.216 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.216    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.643 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1/O[3]
                         net (fo=14, routed)          0.929     6.573    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1_n_4
    SLICE_X38Y19         LUT5 (Prop_lut5_I2_O)        0.332     6.905 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3/O
                         net (fo=4, routed)           0.855     7.760    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.328     8.088 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2/O
                         net (fo=5, routed)           0.324     8.412    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.536 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-1]_i_1/O
                         net (fo=1, routed)           0.000     8.536    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-1]_i_1_n_0
    SLICE_X36Y18         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.435     8.440    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X36Y18         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]/C
                         clock pessimism              0.564     9.003    
                         clock uncertainty           -0.074     8.929    
    SLICE_X36Y18         FDCE (Setup_fdce_C_D)        0.029     8.958    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-1]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.486ns  (logic 3.620ns (38.163%)  route 5.866ns (61.837%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.559    -0.953    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X43Y15         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         0.783     0.286    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.150     0.436 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10/O
                         net (fo=18, routed)          0.930     1.366    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.328     1.694 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.535     2.229    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.785 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.743     3.528    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__0_n_5
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.331     3.859 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1/O
                         net (fo=2, routed)           0.770     4.628    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.216 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.216    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.643 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1/O[3]
                         net (fo=14, routed)          0.929     6.573    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1_n_4
    SLICE_X38Y19         LUT5 (Prop_lut5_I2_O)        0.332     6.905 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3/O
                         net (fo=4, routed)           0.855     7.760    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.328     8.088 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2/O
                         net (fo=5, routed)           0.321     8.409    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.533 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.533    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-2]_i_1__0_n_0
    SLICE_X36Y18         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.435     8.440    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X36Y18         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]/C
                         clock pessimism              0.564     9.003    
                         clock uncertainty           -0.074     8.929    
    SLICE_X36Y18         FDCE (Setup_fdce_C_D)        0.031     8.960    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-2]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 3.620ns (38.164%)  route 5.865ns (61.836%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.559    -0.953    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X43Y15         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         0.783     0.286    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.150     0.436 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10/O
                         net (fo=18, routed)          0.930     1.366    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.328     1.694 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.535     2.229    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.785 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.743     3.528    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__0_n_5
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.331     3.859 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1/O
                         net (fo=2, routed)           0.770     4.628    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.216 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.216    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.643 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1/O[3]
                         net (fo=14, routed)          0.929     6.573    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1_n_4
    SLICE_X38Y19         LUT5 (Prop_lut5_I2_O)        0.332     6.905 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3/O
                         net (fo=4, routed)           0.855     7.760    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.328     8.088 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2/O
                         net (fo=5, routed)           0.321     8.409    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[1]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.533 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-3]_i_1/O
                         net (fo=1, routed)           0.000     8.533    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[-3]_i_1_n_0
    SLICE_X36Y18         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.435     8.440    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X36Y18         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]/C
                         clock pessimism              0.564     9.003    
                         clock uncertainty           -0.074     8.929    
    SLICE_X36Y18         FDCE (Setup_fdce_C_D)        0.031     8.960    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[-3]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -8.533    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 3.620ns (38.430%)  route 5.800ns (61.570%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.559    -0.953    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X43Y15         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         0.783     0.286    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.150     0.436 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10/O
                         net (fo=18, routed)          0.930     1.366    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.328     1.694 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.535     2.229    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.785 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.743     3.528    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__0_n_5
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.331     3.859 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1/O
                         net (fo=2, routed)           0.770     4.628    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.216 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.216    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.643 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1/O[3]
                         net (fo=14, routed)          0.929     6.573    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1_n_4
    SLICE_X38Y19         LUT5 (Prop_lut5_I2_O)        0.332     6.905 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3/O
                         net (fo=4, routed)           0.652     7.557    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.328     7.885 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_2/O
                         net (fo=3, routed)           0.458     8.343    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_2_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.467 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[2]_i_1/O
                         net (fo=1, routed)           0.000     8.467    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[2]_i_1_n_0
    SLICE_X40Y20         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.436     8.441    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X40Y20         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[2]/C
                         clock pessimism              0.578     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X40Y20         FDCE (Setup_fdce_C_D)        0.029     8.973    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[2]
  -------------------------------------------------------------------
                         required time                          8.973    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 3.620ns (38.440%)  route 5.797ns (61.560%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.559    -0.953    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X43Y15         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_ppF_reg[2]/Q
                         net (fo=161, routed)         0.783     0.286    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Q[2]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.150     0.436 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10/O
                         net (fo=18, routed)          0.930     1.366    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry_i_10_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.328     1.694 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.535     2.229    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___0_carry__0_i_4_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.785 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__0/O[2]
                         net (fo=2, routed)           0.743     3.528    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___0_carry__0_n_5
    SLICE_X39Y17         LUT3 (Prop_lut3_I1_O)        0.331     3.859 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1/O
                         net (fo=2, routed)           0.770     4.628    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/i___84_carry_i_1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     5.216 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry/CO[3]
                         net (fo=1, routed)           0.000     5.216    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.643 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1/O[3]
                         net (fo=14, routed)          0.929     6.573    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/arg_inferred__0/i___84_carry__1_n_4
    SLICE_X38Y19         LUT5 (Prop_lut5_I2_O)        0.332     6.905 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3/O
                         net (fo=4, routed)           0.652     7.557    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_3_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.328     7.885 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_2/O
                         net (fo=3, routed)           0.456     8.341    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_2_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I3_O)        0.124     8.465 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_1__0/O
                         net (fo=1, routed)           0.000     8.465    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re[4]_i_1__0_n_0
    SLICE_X40Y19         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.436     8.441    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/clk
    SLICE_X40Y19         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[4]/C
                         clock pessimism              0.578     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X40Y19         FDCE (Setup_fdce_C_D)        0.029     8.973    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Rotator_inst/Re_Re_reg[4]
  -------------------------------------------------------------------
                         required time                          8.973    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  0.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.249ns (56.341%)  route 0.193ns (43.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.558    -0.623    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X34Y13         FDRE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5/Q
                         net (fo=1, routed)           0.193    -0.282    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst_n_0
    SLICE_X39Y13         LUT2 (Prop_lut2_I0_O)        0.101    -0.181 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap_gate/O
                         net (fo=1, routed)           0.000    -0.181    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][7]_0
    SLICE_X39Y13         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.827    -0.863    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X39Y13         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][7]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X39Y13         FDCE (Hold_fdce_C_D)         0.107    -0.252    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][7]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.564    -0.617    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.410    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.045    -0.365 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.365    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X42Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.834    -0.856    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.251    -0.604    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.121    -0.483    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.559    -0.622    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X39Y34         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][7]/Q
                         net (fo=1, routed)           0.056    -0.425    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0]_32[7]
    SLICE_X39Y34         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.826    -0.864    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X39Y34         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][7]/C
                         clock pessimism              0.241    -0.622    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.078    -0.544    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][7]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.564    -0.617    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y0          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.420    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X31Y0          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.833    -0.857    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y0          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X31Y0          FDRE (Hold_fdre_C_D)         0.076    -0.541    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.564    -0.617    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y3          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.420    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X45Y3          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.834    -0.856    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y3          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X45Y3          FDRE (Hold_fdre_C_D)         0.076    -0.541    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.563    -0.618    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X39Y3          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.421    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff[0]
    SLICE_X39Y3          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.832    -0.858    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X39Y3          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.076    -0.542    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.559    -0.622    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X39Y34         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][6]/Q
                         net (fo=1, routed)           0.056    -0.425    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0]_32[6]
    SLICE_X39Y34         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.826    -0.864    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X39Y34         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][6]/C
                         clock pessimism              0.241    -0.622    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.076    -0.546    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][6]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.564    -0.617    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056    -0.420    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X33Y0          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.833    -0.857    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y0          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X33Y0          FDRE (Hold_fdre_C_D)         0.075    -0.542    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.564    -0.617    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y2          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.420    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X31Y2          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.833    -0.857    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y2          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.075    -0.542    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.564    -0.617    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y2          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.420    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X33Y2          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.833    -0.857    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y2          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X33Y2          FDRE (Hold_fdre_C_D)         0.075    -0.542    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y5      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y5      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X40Y5      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y1      design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y13     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y13     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y11     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y13     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y13     design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][0][6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 0.456ns (4.965%)  route 8.728ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        8.728     8.237    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X32Y20         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.434     8.439    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X32Y20         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][0][6]/C
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X32Y20         FDCE (Recov_fdce_C_CLR)     -0.405     8.451    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][0][6]
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 0.456ns (4.965%)  route 8.728ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        8.728     8.237    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X32Y20         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.434     8.439    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X32Y20         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][2]/C
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X32Y20         FDCE (Recov_fdce_C_CLR)     -0.405     8.451    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][2]
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 0.456ns (4.965%)  route 8.728ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        8.728     8.237    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X32Y20         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.434     8.439    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X32Y20         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][4]/C
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X32Y20         FDCE (Recov_fdce_C_CLR)     -0.405     8.451    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][4]
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 0.456ns (4.965%)  route 8.728ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        8.728     8.237    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X32Y20         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.434     8.439    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X32Y20         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][5]/C
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X32Y20         FDCE (Recov_fdce_C_CLR)     -0.405     8.451    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][5]
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 0.456ns (4.965%)  route 8.728ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        8.728     8.237    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X32Y20         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.434     8.439    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X32Y20         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][7]/C
                         clock pessimism              0.492     8.930    
                         clock uncertainty           -0.074     8.856    
    SLICE_X32Y20         FDCE (Recov_fdce_C_CLR)     -0.405     8.451    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[12][1][7]
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 0.456ns (4.965%)  route 8.729ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        8.729     8.238    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X31Y17         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.437     8.442    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X31Y17         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][1]/C
                         clock pessimism              0.492     8.933    
                         clock uncertainty           -0.074     8.859    
    SLICE_X31Y17         FDCE (Recov_fdce_C_CLR)     -0.405     8.454    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][1]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 0.456ns (4.965%)  route 8.729ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        8.729     8.238    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X31Y17         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.437     8.442    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X31Y17         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][2]/C
                         clock pessimism              0.492     8.933    
                         clock uncertainty           -0.074     8.859    
    SLICE_X31Y17         FDCE (Recov_fdce_C_CLR)     -0.405     8.454    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][2]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 0.456ns (4.965%)  route 8.729ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        8.729     8.238    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X31Y17         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.437     8.442    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X31Y17         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][3]/C
                         clock pessimism              0.492     8.933    
                         clock uncertainty           -0.074     8.859    
    SLICE_X31Y17         FDCE (Recov_fdce_C_CLR)     -0.405     8.454    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][3]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 0.456ns (4.965%)  route 8.729ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        8.729     8.238    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X31Y17         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.437     8.442    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X31Y17         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][7]/C
                         clock pessimism              0.492     8.933    
                         clock uncertainty           -0.074     8.859    
    SLICE_X31Y17         FDCE (Recov_fdce_C_CLR)     -0.405     8.454    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][0][7]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][1][3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 0.456ns (4.965%)  route 8.729ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        8.729     8.238    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X31Y17         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.437     8.442    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X31Y17         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][1][3]/C
                         clock pessimism              0.492     8.933    
                         clock uncertainty           -0.074     8.859    
    SLICE_X31Y17         FDCE (Recov_fdce_C_CLR)     -0.405     8.454    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[2][1][3]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  0.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.638%)  route 0.409ns (74.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.563    -0.618    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.409    -0.068    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X29Y16         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.826    -0.864    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X29Y16         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][0]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X29Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.638%)  route 0.409ns (74.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.563    -0.618    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.409    -0.068    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X29Y16         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.826    -0.864    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X29Y16         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][2]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X29Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.638%)  route 0.409ns (74.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.563    -0.618    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.409    -0.068    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X29Y16         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.826    -0.864    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X29Y16         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][3]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X29Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.638%)  route 0.409ns (74.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.563    -0.618    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.409    -0.068    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X29Y16         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.826    -0.864    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X29Y16         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][4]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X29Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][0][4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][1][0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.638%)  route 0.409ns (74.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.563    -0.618    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.409    -0.068    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X29Y16         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.826    -0.864    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X29Y16         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][1][0]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X29Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[10][1][0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.436%)  route 0.413ns (74.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.563    -0.618    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.413    -0.064    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X28Y16         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.826    -0.864    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X28Y16         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[0]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X28Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.436%)  route 0.413ns (74.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.563    -0.618    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.413    -0.064    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X28Y16         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.826    -0.864    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X28Y16         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[1]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X28Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.436%)  route 0.413ns (74.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.563    -0.618    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.413    -0.064    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X28Y16         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.826    -0.864    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X28Y16         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[2]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X28Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.436%)  route 0.413ns (74.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.563    -0.618    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.413    -0.064    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X28Y16         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.826    -0.864    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X28Y16         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[3]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X28Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    design_1_i/AXI_Output_Interface_0/U0/data_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[15][0][2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.141ns (22.952%)  route 0.473ns (77.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.563    -0.618    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        0.473    -0.004    design_1_i/AXI_Output_Interface_0/U0/reset
    SLICE_X29Y15         FDCE                                         f  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[15][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.827    -0.863    design_1_i/AXI_Output_Interface_0/U0/clk
    SLICE_X29Y15         FDCE                                         r  design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[15][0][2]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X29Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    design_1_i/AXI_Output_Interface_0/U0/output_buf_reg[15][0][2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.447    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 1.441ns (40.138%)  route 2.150ns (59.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.150     3.591    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X37Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.446    -1.549    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X37Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.210ns (17.488%)  route 0.989ns (82.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.989     1.198    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X37Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.833    -0.857    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X37Y1          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.157ns  (logic 0.518ns (44.757%)  route 0.639ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.563    -0.949    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X34Y8          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.639     0.209    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X29Y8          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.446    -1.549    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X29Y8          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.846%)  route 0.633ns (60.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.566    -0.946    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X41Y6          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.633     0.106    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X39Y3          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.445    -1.550    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X39Y3          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.557%)  route 0.591ns (56.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.566    -0.946    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X39Y2          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.591     0.101    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X36Y6          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.445    -1.550    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X36Y6          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.023ns  (logic 0.518ns (50.639%)  route 0.505ns (49.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.564    -0.948    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X30Y7          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.505     0.075    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X35Y7          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.443    -1.552    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X35Y7          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.843ns  (logic 0.418ns (49.589%)  route 0.425ns (50.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.444    -1.551    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X30Y7          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.418    -1.133 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.425    -0.708    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X35Y7          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.563    -0.949    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X35Y7          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.866ns  (logic 0.367ns (42.384%)  route 0.499ns (57.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.446    -1.549    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X39Y2          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.367    -1.182 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.499    -0.683    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X36Y6          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X36Y6          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.879ns  (logic 0.337ns (38.359%)  route 0.542ns (61.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.447    -1.548    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X41Y6          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.337    -1.211 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.542    -0.670    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X39Y3          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X39Y3          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.955ns  (logic 0.418ns (43.753%)  route 0.537ns (56.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.443    -1.552    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X34Y8          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.418    -1.134 r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.537    -0.597    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X29Y8          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X29Y8          FDRE                                         r  design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay           265 Endpoints
Min Delay           265 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.805ns  (logic 0.608ns (6.201%)  route 9.197ns (93.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        8.567     8.077    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/reset
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.152     8.229 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg_i_1__2/O
                         net (fo=1, routed)           0.630     8.858    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg_i_1__2_n_0
    SLICE_X32Y39         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.675ns  (logic 0.580ns (5.995%)  route 9.095ns (94.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        8.567     8.077    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/reset
    SLICE_X33Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.201 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg_i_1__1/O
                         net (fo=1, routed)           0.528     8.728    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg_i_1__1_n_0
    SLICE_X33Y39         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.647ns  (logic 3.974ns (41.193%)  route 5.673ns (58.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.564    -0.948    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X28Y9          FDSE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDSE (Prop_fdse_C_Q)         0.456    -0.492 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/Q
                         net (fo=2, routed)           5.673     5.181    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.699 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     8.699    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.204ns  (logic 0.580ns (7.070%)  route 7.624ns (92.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        6.843     6.353    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/reset
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.477 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0/O
                         net (fo=1, routed)           0.781     7.258    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0_n_0
    SLICE_X40Y34         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.035ns  (logic 0.608ns (7.566%)  route 7.427ns (92.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.565    -0.947    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X37Y5          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  design_1_i/rst_clk_wiz_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1330, routed)        6.843     6.353    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/reset
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.152     6.505 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1/O
                         net (fo=1, routed)           0.584     7.089    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1_n_0
    SLICE_X40Y33         LDCE                                         f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.749ns  (logic 0.456ns (26.067%)  route 1.293ns (73.933%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.554    -0.958    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X51Y22         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[3][0][0]/Q
                         net (fo=2, routed)           1.293     0.792    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/dout_RE[0]
    SLICE_X49Y26         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.705ns  (logic 0.478ns (28.031%)  route 1.227ns (71.969%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.560    -0.952    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X38Y13         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDCE (Prop_fdce_C_Q)         0.478    -0.474 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter_reg[3]/Q
                         net (fo=5, routed)           1.227     0.754    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter[3]
    SLICE_X40Y33         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.693ns  (logic 0.456ns (26.930%)  route 1.237ns (73.070%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.553    -0.959    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X32Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.503 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg[1][1]/Q
                         net (fo=2, routed)           1.237     0.735    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg_n_0_[1][1]
    SLICE_X31Y27         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_FIFOMux_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.638ns  (logic 0.456ns (27.834%)  route 1.182ns (72.166%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.548    -0.964    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X33Y27         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.508 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][3]/Q
                         net (fo=2, routed)           1.182     0.675    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/dout_IM[3]
    SLICE_X36Y24         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.614ns  (logic 0.419ns (25.965%)  route 1.195ns (74.035%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.553    -0.959    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X41Y29         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.419    -0.540 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter_reg[2]/Q
                         net (fo=5, routed)           1.195     0.655    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter[2]
    SLICE_X40Y34         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.515ns  (logic 0.337ns (65.494%)  route 0.178ns (34.506%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.437    -1.558    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X40Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.337    -1.221 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][6]/Q
                         net (fo=2, routed)           0.178    -1.044    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/dout_IM[6]
    SLICE_X41Y31         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/FIFODec_OutMux_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.515ns  (logic 0.337ns (65.494%)  route 0.178ns (34.506%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.443    -1.552    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X47Y13         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDCE (Prop_fdce_C_Q)         0.337    -1.215 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][1][1]/Q
                         net (fo=2, routed)           0.178    -1.038    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/dout_IM[1]
    SLICE_X46Y13         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.564ns  (logic 0.385ns (68.307%)  route 0.179ns (31.693%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.448    -1.547    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/clk
    SLICE_X50Y12         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.385    -1.162 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg[1][6]/Q
                         net (fo=2, routed)           0.179    -0.983    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/Data_in_ppF_reg_n_0_[1][6]
    SLICE_X51Y12         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.634ns  (logic 0.337ns (53.185%)  route 0.297ns (46.815%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.440    -1.555    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X39Y13         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDCE (Prop_fdce_C_Q)         0.337    -1.218 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][3]/Q
                         net (fo=2, routed)           0.297    -0.921    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/dout_RE[3]
    SLICE_X39Y12         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.634ns  (logic 0.337ns (53.185%)  route 0.297ns (46.815%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.440    -1.555    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X39Y13         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDCE (Prop_fdce_C_Q)         0.337    -1.218 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][3]/Q
                         net (fo=2, routed)           0.297    -0.921    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/dout_RE[3]
    SLICE_X39Y14         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.634ns  (logic 0.337ns (53.155%)  route 0.297ns (46.845%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.440    -1.555    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X39Y13         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDCE (Prop_fdce_C_Q)         0.337    -1.218 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][1]/Q
                         net (fo=2, routed)           0.297    -0.921    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/dout_RE[1]
    SLICE_X39Y12         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.646ns  (logic 0.418ns (64.676%)  route 0.228ns (35.324%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.434    -1.561    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X30Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.418    -1.143 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg[0][0]/Q
                         net (fo=2, routed)           0.228    -0.915    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/Data_in_ppF_reg_n_0_[0][0]
    SLICE_X31Y30         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/InDec_BU_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.646ns  (logic 0.337ns (52.195%)  route 0.309ns (47.805%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.435    -1.560    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X40Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.337    -1.223 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[1][2]/Q
                         net (fo=2, routed)           0.309    -0.914    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg_n_0_[1][2]
    SLICE_X36Y28         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.654ns  (logic 0.367ns (56.122%)  route 0.287ns (43.878%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.435    -1.560    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X29Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.367    -1.193 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][0][1]/Q
                         net (fo=2, routed)           0.287    -0.906    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/dout_RE[1]
    SLICE_X29Y27         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_BU_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.654ns  (logic 0.367ns (56.126%)  route 0.287ns (43.874%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.436    -1.559    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/clk
    SLICE_X41Y30         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.367    -1.192 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg[1][6]/Q
                         net (fo=2, routed)           0.287    -0.905    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/Data_in_ppF_reg_n_0_[1][6]
    SLICE_X41Y31         LDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.965ns  (logic 1.580ns (22.688%)  route 5.385ns (77.312%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           5.385     6.841    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/UART_RX
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.965 r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr[0]_i_1/O
                         net (fo=1, routed)           0.000     6.965    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr[0]_i_1_n_0
    SLICE_X45Y7          FDSE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.447    -1.548    design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X45Y7          FDSE                                         r  design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.207ns  (logic 1.877ns (36.049%)  route 3.330ns (63.951%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][5]/G
    SLICE_X40Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][5]/Q
                         net (fo=4, routed)           1.210     1.769    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/arg_carry__0[1]
    SLICE_X41Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.893 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/arg_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     1.893    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/S[1]
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.443 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.443    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.714 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2/CO[0]
                         net (fo=8, routed)           1.581     4.294    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.373     4.667 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4_i_1/O
                         net (fo=1, routed)           0.539     5.207    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[0]_10[2]
    SLICE_X38Y11         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.442    -1.553    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X38Y11         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.010ns  (logic 1.839ns (36.704%)  route 3.171ns (63.296%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][2]/G
    SLICE_X39Y20         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][2]/Q
                         net (fo=2, routed)           1.154     1.713    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[1][6]_0[2]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.124     1.837 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_2__10/O
                         net (fo=1, routed)           0.000     1.837    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_2__10_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.235 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.235    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.349 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.349    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.620 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2/CO[0]
                         net (fo=8, routed)           1.456     4.076    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3
    SLICE_X42Y21         LUT4 (Prop_lut4_I1_O)        0.373     4.449 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_1/O
                         net (fo=1, routed)           0.561     5.010    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[1]_23[7]
    SLICE_X38Y21         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.433    -1.562    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X38Y21         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.948ns  (logic 1.794ns (36.261%)  route 3.154ns (63.739%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7]/G
    SLICE_X52Y15         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7]/Q
                         net (fo=3, routed)           1.546     2.171    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/arg_inferred__0/i__carry__0[3]
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.295 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/i__carry__0_i_2__8/O
                         net (fo=1, routed)           0.000     2.295    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1_1[3]
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.696 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.696    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.967 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2/CO[0]
                         net (fo=8, routed)           1.044     4.011    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3
    SLICE_X49Y11         LUT6 (Prop_lut6_I3_O)        0.373     4.384 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4_i_1/O
                         net (fo=1, routed)           0.563     4.948    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[1]_11[2]
    SLICE_X46Y12         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.444    -1.551    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X46Y12         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.899ns  (logic 1.794ns (36.620%)  route 3.105ns (63.380%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7]/G
    SLICE_X52Y15         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7]/Q
                         net (fo=3, routed)           1.546     2.171    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/arg_inferred__0/i__carry__0[3]
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.295 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/i__carry__0_i_2__8/O
                         net (fo=1, routed)           0.000     2.295    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1_1[3]
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.696 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.696    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.967 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2/CO[0]
                         net (fo=8, routed)           0.859     3.826    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3
    SLICE_X50Y12         LUT6 (Prop_lut6_I3_O)        0.373     4.199 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4_i_1/O
                         net (fo=1, routed)           0.700     4.899    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[1]_11[3]
    SLICE_X46Y12         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.444    -1.551    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X46Y12         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.891ns  (logic 1.794ns (36.682%)  route 3.097ns (63.318%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7]/G
    SLICE_X52Y15         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7]/Q
                         net (fo=3, routed)           1.546     2.171    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/arg_inferred__0/i__carry__0[3]
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.295 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/i__carry__0_i_2__8/O
                         net (fo=1, routed)           0.000     2.295    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1_1[3]
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.696 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.696    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.967 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2/CO[0]
                         net (fo=8, routed)           1.071     4.038    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3
    SLICE_X51Y12         LUT6 (Prop_lut6_I3_O)        0.373     4.411 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4_i_1/O
                         net (fo=1, routed)           0.479     4.891    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[1]_11[6]
    SLICE_X52Y12         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.448    -1.547    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X52Y12         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.875ns  (logic 1.794ns (36.798%)  route 3.081ns (63.202%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7]/G
    SLICE_X52Y15         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7]/Q
                         net (fo=3, routed)           1.546     2.171    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/arg_inferred__0/i__carry__0[3]
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.295 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/i__carry__0_i_2__8/O
                         net (fo=1, routed)           0.000     2.295    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1_1[3]
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.696 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.696    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.967 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2/CO[0]
                         net (fo=8, routed)           1.060     4.027    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3
    SLICE_X51Y12         LUT6 (Prop_lut6_I3_O)        0.373     4.400 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4_i_1/O
                         net (fo=1, routed)           0.475     4.875    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[1]_11[5]
    SLICE_X52Y12         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.448    -1.547    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X52Y12         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.877ns (38.928%)  route 2.945ns (61.072%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][5]/G
    SLICE_X40Y12         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][5]/Q
                         net (fo=4, routed)           1.210     1.769    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/arg_carry__0[1]
    SLICE_X41Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.893 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/arg_carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     1.893    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/S[1]
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.443 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.443    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.714 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2/CO[0]
                         net (fo=8, routed)           1.191     3.905    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_2_n_3
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.373     4.278 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/BU_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1/O
                         net (fo=1, routed)           0.544     4.822    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[0]_10[0]
    SLICE_X38Y11         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.442    -1.553    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X38Y11         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.800ns  (logic 1.839ns (38.312%)  route 2.961ns (61.688%))
  Logic Levels:           6  (CARRY4=3 LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][2]/G
    SLICE_X39Y20         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][2]/Q
                         net (fo=2, routed)           1.154     1.713    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/BU_ROT_ppF_reg[1][6]_0[2]
    SLICE_X41Y21         LUT2 (Prop_lut2_I0_O)        0.124     1.837 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_2__10/O
                         net (fo=1, routed)           0.000     1.837    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/i__carry_i_2__10_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.235 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.235    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.349 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.349    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_inferred__0/i__carry__0_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.620 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2/CO[0]
                         net (fo=8, routed)           1.299     3.919    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.373     4.292 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0_i_1/O
                         net (fo=1, routed)           0.508     4.800    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[1]_23[3]
    SLICE_X38Y20         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.434    -1.561    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X38Y20         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0/CLK

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.795ns  (logic 1.943ns (40.520%)  route 2.852ns (59.480%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][5]/G
    SLICE_X50Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][5]/Q
                         net (fo=2, routed)           1.145     1.770    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/Q[1]
    SLICE_X48Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.894 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/arg_carry__0_i_4__4/O
                         net (fo=1, routed)           0.000     1.894    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/S[1]
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.444 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.444    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/arg_carry__0_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.715 f  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2/CO[0]
                         net (fo=8, routed)           1.186     3.901    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_2_n_3
    SLICE_X52Y23         LUT4 (Prop_lut4_I1_O)        0.373     4.274 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/BU_inst/FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_1/O
                         net (fo=1, routed)           0.521     4.795    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFOMux_FIFO[0]_22[7]
    SLICE_X52Y23         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        1.437    -1.558    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X52Y23         SRL16E                                       r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.163ns (62.724%)  route 0.097ns (37.276%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G
    SLICE_X49Y24         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/Q
                         net (fo=1, routed)           0.097     0.260    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][1]
    SLICE_X48Y24         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.820    -0.870    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X48Y24         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][1]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.163ns (62.724%)  route 0.097ns (37.276%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G
    SLICE_X29Y26         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/Q
                         net (fo=1, routed)           0.097     0.260    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][4]
    SLICE_X28Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.818    -0.872    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X28Y26         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.163ns (62.724%)  route 0.097ns (37.276%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/G
    SLICE_X29Y25         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/Q
                         net (fo=1, routed)           0.097     0.260    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][7]
    SLICE_X28Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.817    -0.873    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X28Y25         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.163ns (61.508%)  route 0.102ns (38.492%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/G
    SLICE_X37Y23         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/Q
                         net (fo=1, routed)           0.102     0.265    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][0]
    SLICE_X38Y23         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.817    -0.873    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X38Y23         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][0]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.208ns (78.347%)  route 0.057ns (21.653%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][5]/G
    SLICE_X41Y31         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/InDec_FIFOMux_reg[1][5]/Q
                         net (fo=1, routed)           0.057     0.220    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/BU_inst/FIFO_reg[0][1][7][5]
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.265 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/BU_inst/FIFO[0][1][5]_i_1/O
                         net (fo=1, routed)           0.000     0.265    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][7]_0[5]
    SLICE_X40Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.824    -0.866    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/clk
    SLICE_X40Y31         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[0][1][5]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.163ns (59.706%)  route 0.110ns (40.294%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/G
    SLICE_X35Y24         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/Q
                         net (fo=1, routed)           0.110     0.273    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][5]
    SLICE_X35Y23         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.816    -0.874    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X35Y23         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][5]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.163ns (59.309%)  route 0.112ns (40.691%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G
    SLICE_X40Y23         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/Q
                         net (fo=1, routed)           0.112     0.275    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][3]
    SLICE_X41Y24         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.817    -0.873    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X41Y24         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][3]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.163ns (58.372%)  route 0.116ns (41.628%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/G
    SLICE_X51Y26         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/Q
                         net (fo=1, routed)           0.116     0.279    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][7]
    SLICE_X50Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.825    -0.865    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X50Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][7]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.181ns (64.587%)  route 0.099ns (35.413%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G
    SLICE_X52Y29         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/Q
                         net (fo=1, routed)           0.099     0.280    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[0][4]
    SLICE_X50Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.825    -0.865    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/clk
    SLICE_X50Y28         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_pp1_reg[0][4]/C

Slack:                    inf
  Source:                 design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.163ns (57.712%)  route 0.119ns (42.288%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         LDCE                         0.000     0.000 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G
    SLICE_X36Y24         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/Q
                         net (fo=1, routed)           0.119     0.282    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_reg_n_0_[1][3]
    SLICE_X36Y23         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1666, routed)        0.817    -0.873    design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/clk
    SLICE_X36Y23         FDCE                                         r  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/FIFODec_OutMux_pp1_reg[1][3]/C





