{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 09:02:21 2023 " "Info: Processing started: Tue May 23 09:02:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EC2 -c EC2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EC2 -c EC2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "ec2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/ec2.bdf" { { 600 248 416 616 "Clock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock memory dp:inst2\|lpm_ram_dq:65\|altram:sram\|altsyncram:ram_block\|altsyncram_2cf1:auto_generated\|ram_block1a0~porta_we_reg register dp:inst2\|reg8:51\|15 240.33 MHz 4.161 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 240.33 MHz between source memory \"dp:inst2\|lpm_ram_dq:65\|altram:sram\|altsyncram:ram_block\|altsyncram_2cf1:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"dp:inst2\|reg8:51\|15\" (period= 4.161 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.077 ns + Longest memory register " "Info: + Longest memory to register delay is 4.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dp:inst2\|lpm_ram_dq:65\|altram:sram\|altsyncram:ram_block\|altsyncram_2cf1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X32_Y15 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y15; Fanout = 8; MEM Node = 'dp:inst2\|lpm_ram_dq:65\|altram:sram\|altsyncram:ram_block\|altsyncram_2cf1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_2cf1.tdf" "" { Text "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/db/altsyncram_2cf1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns dp:inst2\|lpm_ram_dq:65\|altram:sram\|altsyncram:ram_block\|altsyncram_2cf1:auto_generated\|q_a\[0\] 2 MEM M4K_X32_Y15 3 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y15; Fanout = 3; MEM Node = 'dp:inst2\|lpm_ram_dq:65\|altram:sram\|altsyncram:ram_block\|altsyncram_2cf1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|ram_block1a0~porta_we_reg dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_2cf1.tdf" "" { Text "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/db/altsyncram_2cf1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.053 ns) 2.610 ns dp:inst2\|addsub:63\|fa:37\|3~0 3 COMB LCCOMB_X39_Y15_N16 3 " "Info: 3: + IC(0.707 ns) + CELL(0.053 ns) = 2.610 ns; Loc. = LCCOMB_X39_Y15_N16; Fanout = 3; COMB Node = 'dp:inst2\|addsub:63\|fa:37\|3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|q_a[0] dp:inst2|addsub:63|fa:37|3~0 } "NODE_NAME" } } { "fa.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/fa.bdf" { { 296 200 264 336 "3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 2.878 ns dp:inst2\|addsub:63\|fa:33\|3~0 4 COMB LCCOMB_X39_Y15_N20 3 " "Info: 4: + IC(0.215 ns) + CELL(0.053 ns) = 2.878 ns; Loc. = LCCOMB_X39_Y15_N20; Fanout = 3; COMB Node = 'dp:inst2\|addsub:63\|fa:33\|3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { dp:inst2|addsub:63|fa:37|3~0 dp:inst2|addsub:63|fa:33|3~0 } "NODE_NAME" } } { "fa.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/fa.bdf" { { 296 200 264 336 "3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 3.142 ns dp:inst2\|addsub:63\|fa:1\|3~0 5 COMB LCCOMB_X39_Y15_N14 3 " "Info: 5: + IC(0.211 ns) + CELL(0.053 ns) = 3.142 ns; Loc. = LCCOMB_X39_Y15_N14; Fanout = 3; COMB Node = 'dp:inst2\|addsub:63\|fa:1\|3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { dp:inst2|addsub:63|fa:33|3~0 dp:inst2|addsub:63|fa:1|3~0 } "NODE_NAME" } } { "fa.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/fa.bdf" { { 296 200 264 336 "3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 3.410 ns dp:inst2\|addsub:63\|fa:2\|3~0 6 COMB LCCOMB_X39_Y15_N24 1 " "Info: 6: + IC(0.215 ns) + CELL(0.053 ns) = 3.410 ns; Loc. = LCCOMB_X39_Y15_N24; Fanout = 1; COMB Node = 'dp:inst2\|addsub:63\|fa:2\|3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { dp:inst2|addsub:63|fa:1|3~0 dp:inst2|addsub:63|fa:2|3~0 } "NODE_NAME" } } { "fa.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/fa.bdf" { { 296 200 264 336 "3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.272 ns) 3.922 ns dp:inst2\|4x8mux:78\|13\[6\]~6 7 COMB LCCOMB_X39_Y15_N0 1 " "Info: 7: + IC(0.240 ns) + CELL(0.272 ns) = 3.922 ns; Loc. = LCCOMB_X39_Y15_N0; Fanout = 1; COMB Node = 'dp:inst2\|4x8mux:78\|13\[6\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { dp:inst2|addsub:63|fa:2|3~0 dp:inst2|4x8mux:78|13[6]~6 } "NODE_NAME" } } { "4x8mux.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/4x8mux.bdf" { { 304 744 808 376 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.077 ns dp:inst2\|reg8:51\|15 8 REG LCFF_X39_Y15_N1 5 " "Info: 8: + IC(0.000 ns) + CELL(0.155 ns) = 4.077 ns; Loc. = LCFF_X39_Y15_N1; Fanout = 5; REG Node = 'dp:inst2\|reg8:51\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { dp:inst2|4x8mux:78|13[6]~6 dp:inst2|reg8:51|15 } "NODE_NAME" } } { "reg8.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/reg8.bdf" { { 240 464 528 320 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.489 ns ( 61.05 % ) " "Info: Total cell delay = 2.489 ns ( 61.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.588 ns ( 38.95 % ) " "Info: Total interconnect delay = 1.588 ns ( 38.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.077 ns" { dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|ram_block1a0~porta_we_reg dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|q_a[0] dp:inst2|addsub:63|fa:37|3~0 dp:inst2|addsub:63|fa:33|3~0 dp:inst2|addsub:63|fa:1|3~0 dp:inst2|addsub:63|fa:2|3~0 dp:inst2|4x8mux:78|13[6]~6 dp:inst2|reg8:51|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.077 ns" { dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|ram_block1a0~porta_we_reg {} dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|q_a[0] {} dp:inst2|addsub:63|fa:37|3~0 {} dp:inst2|addsub:63|fa:33|3~0 {} dp:inst2|addsub:63|fa:1|3~0 {} dp:inst2|addsub:63|fa:2|3~0 {} dp:inst2|4x8mux:78|13[6]~6 {} dp:inst2|reg8:51|15 {} } { 0.000ns 0.000ns 0.707ns 0.215ns 0.211ns 0.215ns 0.240ns 0.000ns } { 0.000ns 1.850ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.142 ns - Smallest " "Info: - Smallest clock skew is 0.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.490 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "ec2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/ec2.bdf" { { 600 248 416 616 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 47 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 47; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "ec2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/ec2.bdf" { { 600 248 416 616 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns dp:inst2\|reg8:51\|15 3 REG LCFF_X39_Y15_N1 5 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X39_Y15_N1; Fanout = 5; REG Node = 'dp:inst2\|reg8:51\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { Clock~clkctrl dp:inst2|reg8:51|15 } "NODE_NAME" } } { "reg8.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/reg8.bdf" { { 240 464 528 320 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { Clock Clock~clkctrl dp:inst2|reg8:51|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dp:inst2|reg8:51|15 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.348 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 2.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "ec2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/ec2.bdf" { { 600 248 416 616 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 47 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 47; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "ec2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/ec2.bdf" { { 600 248 416 616 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.481 ns) 2.348 ns dp:inst2\|lpm_ram_dq:65\|altram:sram\|altsyncram:ram_block\|altsyncram_2cf1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X32_Y15 8 " "Info: 3: + IC(0.670 ns) + CELL(0.481 ns) = 2.348 ns; Loc. = M4K_X32_Y15; Fanout = 8; MEM Node = 'dp:inst2\|lpm_ram_dq:65\|altram:sram\|altsyncram:ram_block\|altsyncram_2cf1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { Clock~clkctrl dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_2cf1.tdf" "" { Text "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/db/altsyncram_2cf1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.86 % ) " "Info: Total cell delay = 1.335 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.013 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { Clock Clock~clkctrl dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { Clock Clock~clkctrl dp:inst2|reg8:51|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dp:inst2|reg8:51|15 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { Clock Clock~clkctrl dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_2cf1.tdf" "" { Text "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/db/altsyncram_2cf1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "reg8.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/reg8.bdf" { { 240 464 528 320 "15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.077 ns" { dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|ram_block1a0~porta_we_reg dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|q_a[0] dp:inst2|addsub:63|fa:37|3~0 dp:inst2|addsub:63|fa:33|3~0 dp:inst2|addsub:63|fa:1|3~0 dp:inst2|addsub:63|fa:2|3~0 dp:inst2|4x8mux:78|13[6]~6 dp:inst2|reg8:51|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.077 ns" { dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|ram_block1a0~porta_we_reg {} dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|q_a[0] {} dp:inst2|addsub:63|fa:37|3~0 {} dp:inst2|addsub:63|fa:33|3~0 {} dp:inst2|addsub:63|fa:1|3~0 {} dp:inst2|addsub:63|fa:2|3~0 {} dp:inst2|4x8mux:78|13[6]~6 {} dp:inst2|reg8:51|15 {} } { 0.000ns 0.000ns 0.707ns 0.215ns 0.211ns 0.215ns 0.240ns 0.000ns } { 0.000ns 1.850ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { Clock Clock~clkctrl dp:inst2|reg8:51|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dp:inst2|reg8:51|15 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { Clock Clock~clkctrl dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dp:inst2|lpm_ram_dq:65|altram:sram|altsyncram:ram_block|altsyncram_2cf1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dp:inst2\|reg8:51\|15 I\[6\] Clock 3.819 ns register " "Info: tsu for register \"dp:inst2\|reg8:51\|15\" (data pin = \"I\[6\]\", clock pin = \"Clock\") is 3.819 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.219 ns + Longest pin register " "Info: + Longest pin to register delay is 6.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns I\[6\] 1 PIN PIN_AB7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB7; Fanout = 1; PIN Node = 'I\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[6] } "NODE_NAME" } } { "ec2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/ec2.bdf" { { 224 400 568 240 "I\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.935 ns) + CELL(0.272 ns) 6.064 ns dp:inst2\|4x8mux:78\|13\[6\]~6 2 COMB LCCOMB_X39_Y15_N0 1 " "Info: 2: + IC(4.935 ns) + CELL(0.272 ns) = 6.064 ns; Loc. = LCCOMB_X39_Y15_N0; Fanout = 1; COMB Node = 'dp:inst2\|4x8mux:78\|13\[6\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.207 ns" { I[6] dp:inst2|4x8mux:78|13[6]~6 } "NODE_NAME" } } { "4x8mux.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/4x8mux.bdf" { { 304 744 808 376 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.219 ns dp:inst2\|reg8:51\|15 3 REG LCFF_X39_Y15_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.219 ns; Loc. = LCFF_X39_Y15_N1; Fanout = 5; REG Node = 'dp:inst2\|reg8:51\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { dp:inst2|4x8mux:78|13[6]~6 dp:inst2|reg8:51|15 } "NODE_NAME" } } { "reg8.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/reg8.bdf" { { 240 464 528 320 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.284 ns ( 20.65 % ) " "Info: Total cell delay = 1.284 ns ( 20.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.935 ns ( 79.35 % ) " "Info: Total interconnect delay = 4.935 ns ( 79.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { I[6] dp:inst2|4x8mux:78|13[6]~6 dp:inst2|reg8:51|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { I[6] {} I[6]~combout {} dp:inst2|4x8mux:78|13[6]~6 {} dp:inst2|reg8:51|15 {} } { 0.000ns 0.000ns 4.935ns 0.000ns } { 0.000ns 0.857ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "reg8.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/reg8.bdf" { { 240 464 528 320 "15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.490 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "ec2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/ec2.bdf" { { 600 248 416 616 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 47 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 47; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "ec2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/ec2.bdf" { { 600 248 416 616 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns dp:inst2\|reg8:51\|15 3 REG LCFF_X39_Y15_N1 5 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X39_Y15_N1; Fanout = 5; REG Node = 'dp:inst2\|reg8:51\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { Clock~clkctrl dp:inst2|reg8:51|15 } "NODE_NAME" } } { "reg8.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/reg8.bdf" { { 240 464 528 320 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { Clock Clock~clkctrl dp:inst2|reg8:51|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dp:inst2|reg8:51|15 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { I[6] dp:inst2|4x8mux:78|13[6]~6 dp:inst2|reg8:51|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { I[6] {} I[6]~combout {} dp:inst2|4x8mux:78|13[6]~6 {} dp:inst2|reg8:51|15 {} } { 0.000ns 0.000ns 4.935ns 0.000ns } { 0.000ns 0.857ns 0.272ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { Clock Clock~clkctrl dp:inst2|reg8:51|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dp:inst2|reg8:51|15 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Halt cu:inst\|151 7.012 ns register " "Info: tco from clock \"Clock\" to destination pin \"Halt\" through register \"cu:inst\|151\" is 7.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.486 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "ec2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/ec2.bdf" { { 600 248 416 616 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 47 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 47; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "ec2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/ec2.bdf" { { 600 248 416 616 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns cu:inst\|151 3 REG LCFF_X37_Y16_N3 15 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X37_Y16_N3; Fanout = 15; REG Node = 'cu:inst\|151'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { Clock~clkctrl cu:inst|151 } "NODE_NAME" } } { "cu.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/cu.bdf" { { 216 760 824 296 "151" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { Clock Clock~clkctrl cu:inst|151 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { Clock {} Clock~combout {} Clock~clkctrl {} cu:inst|151 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "cu.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/cu.bdf" { { 216 760 824 296 "151" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.432 ns + Longest register pin " "Info: + Longest register to pin delay is 4.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cu:inst\|151 1 REG LCFF_X37_Y16_N3 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y16_N3; Fanout = 15; REG Node = 'cu:inst\|151'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cu:inst|151 } "NODE_NAME" } } { "cu.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/cu.bdf" { { 216 760 824 296 "151" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.346 ns) 0.786 ns cu:inst\|167~0 2 COMB LCCOMB_X37_Y16_N12 1 " "Info: 2: + IC(0.440 ns) + CELL(0.346 ns) = 0.786 ns; Loc. = LCCOMB_X37_Y16_N12; Fanout = 1; COMB Node = 'cu:inst\|167~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { cu:inst|151 cu:inst|167~0 } "NODE_NAME" } } { "cu.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/cu.bdf" { { 656 392 456 728 "167" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.704 ns) + CELL(1.942 ns) 4.432 ns Halt 3 PIN PIN_T9 0 " "Info: 3: + IC(1.704 ns) + CELL(1.942 ns) = 4.432 ns; Loc. = PIN_T9; Fanout = 0; PIN Node = 'Halt'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.646 ns" { cu:inst|167~0 Halt } "NODE_NAME" } } { "ec2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/ec2.bdf" { { 504 816 992 520 "Halt" "" } { 408 608 653 425 "Halt" "" } { 496 760 816 513 "Halt" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.288 ns ( 51.62 % ) " "Info: Total cell delay = 2.288 ns ( 51.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.144 ns ( 48.38 % ) " "Info: Total interconnect delay = 2.144 ns ( 48.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.432 ns" { cu:inst|151 cu:inst|167~0 Halt } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.432 ns" { cu:inst|151 {} cu:inst|167~0 {} Halt {} } { 0.000ns 0.440ns 1.704ns } { 0.000ns 0.346ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { Clock Clock~clkctrl cu:inst|151 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { Clock {} Clock~combout {} Clock~clkctrl {} cu:inst|151 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.432 ns" { cu:inst|151 cu:inst|167~0 Halt } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.432 ns" { cu:inst|151 {} cu:inst|167~0 {} Halt {} } { 0.000ns 0.440ns 1.704ns } { 0.000ns 0.346ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dp:inst2\|reg8:51\|24 I\[3\] Clock -2.269 ns register " "Info: th for register \"dp:inst2\|reg8:51\|24\" (data pin = \"I\[3\]\", clock pin = \"Clock\") is -2.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.487 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "ec2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/ec2.bdf" { { 600 248 416 616 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 47 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 47; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "ec2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/ec2.bdf" { { 600 248 416 616 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns dp:inst2\|reg8:51\|24 3 REG LCFF_X38_Y16_N3 6 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X38_Y16_N3; Fanout = 6; REG Node = 'dp:inst2\|reg8:51\|24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { Clock~clkctrl dp:inst2|reg8:51|24 } "NODE_NAME" } } { "reg8.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/reg8.bdf" { { 240 896 960 320 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { Clock Clock~clkctrl dp:inst2|reg8:51|24 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dp:inst2|reg8:51|24 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "reg8.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/reg8.bdf" { { 240 896 960 320 "24" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.905 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns I\[3\] 1 PIN PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 1; PIN Node = 'I\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I[3] } "NODE_NAME" } } { "ec2.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/ec2.bdf" { { 224 400 568 240 "I\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.661 ns) + CELL(0.225 ns) 4.750 ns dp:inst2\|4x8mux:78\|13\[3\]~2 2 COMB LCCOMB_X38_Y16_N2 1 " "Info: 2: + IC(3.661 ns) + CELL(0.225 ns) = 4.750 ns; Loc. = LCCOMB_X38_Y16_N2; Fanout = 1; COMB Node = 'dp:inst2\|4x8mux:78\|13\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.886 ns" { I[3] dp:inst2|4x8mux:78|13[3]~2 } "NODE_NAME" } } { "4x8mux.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/4x8mux.bdf" { { 304 744 808 376 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.905 ns dp:inst2\|reg8:51\|24 3 REG LCFF_X38_Y16_N3 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.905 ns; Loc. = LCFF_X38_Y16_N3; Fanout = 6; REG Node = 'dp:inst2\|reg8:51\|24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { dp:inst2|4x8mux:78|13[3]~2 dp:inst2|reg8:51|24 } "NODE_NAME" } } { "reg8.bdf" "" { Schematic "D:/FACULTATE/AN3/Semestrul2/LMDSH/Tema1/SchemaQuartus/reg8.bdf" { { 240 896 960 320 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.244 ns ( 25.36 % ) " "Info: Total cell delay = 1.244 ns ( 25.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.661 ns ( 74.64 % ) " "Info: Total interconnect delay = 3.661 ns ( 74.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.905 ns" { I[3] dp:inst2|4x8mux:78|13[3]~2 dp:inst2|reg8:51|24 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.905 ns" { I[3] {} I[3]~combout {} dp:inst2|4x8mux:78|13[3]~2 {} dp:inst2|reg8:51|24 {} } { 0.000ns 0.000ns 3.661ns 0.000ns } { 0.000ns 0.864ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { Clock Clock~clkctrl dp:inst2|reg8:51|24 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dp:inst2|reg8:51|24 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.905 ns" { I[3] dp:inst2|4x8mux:78|13[3]~2 dp:inst2|reg8:51|24 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.905 ns" { I[3] {} I[3]~combout {} dp:inst2|4x8mux:78|13[3]~2 {} dp:inst2|reg8:51|24 {} } { 0.000ns 0.000ns 3.661ns 0.000ns } { 0.000ns 0.864ns 0.225ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 09:02:22 2023 " "Info: Processing ended: Tue May 23 09:02:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
