
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F4)
	S7= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F6)
	S9= A_MEM.Out=>A_WB.In                                      Premise(F7)
	S10= LIMMEXT.Out=>B_EX.In                                   Premise(F8)
	S11= B_MEM.Out=>B_WB.In                                     Premise(F9)
	S12= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F10)
	S13= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F11)
	S14= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F12)
	S15= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F13)
	S16= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F15)
	S18= FU.Bub_IF=>CU_IF.Bub                                   Premise(F16)
	S19= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F18)
	S21= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F21)
	S24= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F22)
	S25= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F23)
	S26= ICache.Hit=>FU.ICacheHit                               Premise(F24)
	S27= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F25)
	S28= IR_MEM.Out=>FU.IR_MEM                                  Premise(F26)
	S29= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F27)
	S30= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F28)
	S31= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F29)
	S32= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F30)
	S33= ALUOut_MEM.Out=>FU.InMEM                               Premise(F31)
	S34= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F32)
	S35= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F33)
	S36= IR_WB.Out20_16=>GPR.WReg                               Premise(F34)
	S37= IMMU.Addr=>IAddrReg.In                                 Premise(F35)
	S38= PC.Out=>ICache.IEA                                     Premise(F36)
	S39= ICache.IEA=addr                                        Path(S5,S38)
	S40= ICache.Hit=ICacheHit(addr)                             ICache-Search(S39)
	S41= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S39,S3)
	S42= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S40,S20)
	S43= FU.ICacheHit=ICacheHit(addr)                           Path(S40,S26)
	S44= ICache.Out=>ICacheReg.In                               Premise(F37)
	S45= ICacheReg.In={12,rS,rD,UIMM}                           Path(S41,S44)
	S46= PC.Out=>IMMU.IEA                                       Premise(F38)
	S47= IMMU.IEA=addr                                          Path(S5,S46)
	S48= CP0.ASID=>IMMU.PID                                     Premise(F39)
	S49= IMMU.PID=pid                                           Path(S4,S48)
	S50= IMMU.Addr={pid,addr}                                   IMMU-Search(S49,S47)
	S51= IAddrReg.In={pid,addr}                                 Path(S50,S37)
	S52= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S49,S47)
	S53= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S52,S21)
	S54= IR_MEM.Out=>IR_DMMU1.In                                Premise(F40)
	S55= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F41)
	S56= ICache.Out=>IR_ID.In                                   Premise(F42)
	S57= IR_ID.In={12,rS,rD,UIMM}                               Path(S41,S56)
	S58= ICache.Out=>IR_IMMU.In                                 Premise(F43)
	S59= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S41,S58)
	S60= IR_MEM.Out=>IR_WB.In                                   Premise(F44)
	S61= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F45)
	S62= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F46)
	S63= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F47)
	S64= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F48)
	S65= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F49)
	S66= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F50)
	S67= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F51)
	S68= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F52)
	S69= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F53)
	S70= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F54)
	S71= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F55)
	S72= IR_EX.Out31_26=>CU_EX.Op                               Premise(F56)
	S73= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F57)
	S74= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F58)
	S75= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F59)
	S76= IR_ID.Out31_26=>CU_ID.Op                               Premise(F60)
	S77= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F61)
	S78= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F62)
	S79= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F63)
	S80= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F64)
	S81= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F65)
	S82= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F66)
	S83= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F67)
	S84= IR_WB.Out31_26=>CU_WB.Op                               Premise(F68)
	S85= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F69)
	S86= CtrlA_EX=0                                             Premise(F70)
	S87= CtrlB_EX=0                                             Premise(F71)
	S88= CtrlALUOut_MEM=0                                       Premise(F72)
	S89= CtrlALUOut_DMMU1=0                                     Premise(F73)
	S90= CtrlALUOut_DMMU2=0                                     Premise(F74)
	S91= CtrlALUOut_WB=0                                        Premise(F75)
	S92= CtrlA_MEM=0                                            Premise(F76)
	S93= CtrlA_WB=0                                             Premise(F77)
	S94= CtrlB_MEM=0                                            Premise(F78)
	S95= CtrlB_WB=0                                             Premise(F79)
	S96= CtrlICache=0                                           Premise(F80)
	S97= ICache[addr]={12,rS,rD,UIMM}                           ICache-Hold(S3,S96)
	S98= CtrlIMMU=0                                             Premise(F81)
	S99= CtrlIR_DMMU1=0                                         Premise(F82)
	S100= CtrlIR_DMMU2=0                                        Premise(F83)
	S101= CtrlIR_EX=0                                           Premise(F84)
	S102= CtrlIR_ID=1                                           Premise(F85)
	S103= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S57,S102)
	S104= CtrlIR_IMMU=0                                         Premise(F86)
	S105= CtrlIR_MEM=0                                          Premise(F87)
	S106= CtrlIR_WB=0                                           Premise(F88)
	S107= CtrlGPR=0                                             Premise(F89)
	S108= CtrlIAddrReg=0                                        Premise(F90)
	S109= CtrlPC=0                                              Premise(F91)
	S110= CtrlPCInc=1                                           Premise(F92)
	S111= PC[Out]=addr+4                                        PC-Inc(S1,S109,S110)
	S112= PC[CIA]=addr                                          PC-Inc(S1,S109,S110)
	S113= CtrlIMem=0                                            Premise(F93)
	S114= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S113)
	S115= CtrlICacheReg=0                                       Premise(F94)
	S116= CtrlASIDIn=0                                          Premise(F95)
	S117= CtrlCP0=0                                             Premise(F96)
	S118= CP0[ASID]=pid                                         CP0-Hold(S0,S117)
	S119= CtrlEPCIn=0                                           Premise(F97)
	S120= CtrlExCodeIn=0                                        Premise(F98)
	S121= CtrlIRMux=0                                           Premise(F99)
	S122= GPR[rS]=a                                             Premise(F100)

ID	S123= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S103)
	S124= IR_ID.Out31_26=12                                     IR-Out(S103)
	S125= IR_ID.Out25_21=rS                                     IR-Out(S103)
	S126= IR_ID.Out20_16=rD                                     IR-Out(S103)
	S127= IR_ID.Out15_0=UIMM                                    IR-Out(S103)
	S128= PC.Out=addr+4                                         PC-Out(S111)
	S129= PC.CIA=addr                                           PC-Out(S112)
	S130= PC.CIA31_28=addr[31:28]                               PC-Out(S112)
	S131= CP0.ASID=pid                                          CP0-Read-ASID(S118)
	S132= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F197)
	S133= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F198)
	S134= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F199)
	S135= A_MEM.Out=>A_WB.In                                    Premise(F200)
	S136= LIMMEXT.Out=>B_EX.In                                  Premise(F201)
	S137= B_MEM.Out=>B_WB.In                                    Premise(F202)
	S138= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F203)
	S139= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F204)
	S140= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F205)
	S141= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F206)
	S142= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F207)
	S143= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F208)
	S144= FU.Bub_IF=>CU_IF.Bub                                  Premise(F209)
	S145= FU.Halt_IF=>CU_IF.Halt                                Premise(F210)
	S146= ICache.Hit=>CU_IF.ICacheHit                           Premise(F211)
	S147= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F212)
	S148= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F213)
	S149= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F214)
	S150= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F215)
	S151= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F216)
	S152= ICache.Hit=>FU.ICacheHit                              Premise(F217)
	S153= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F218)
	S154= IR_MEM.Out=>FU.IR_MEM                                 Premise(F219)
	S155= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F220)
	S156= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F221)
	S157= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F222)
	S158= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F223)
	S159= FU.InID2_RReg=5'b00000                                Premise(F224)
	S160= ALUOut_MEM.Out=>FU.InMEM                              Premise(F225)
	S161= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F226)
	S162= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F227)
	S163= IR_WB.Out20_16=>GPR.WReg                              Premise(F228)
	S164= IMMU.Addr=>IAddrReg.In                                Premise(F229)
	S165= PC.Out=>ICache.IEA                                    Premise(F230)
	S166= ICache.IEA=addr+4                                     Path(S128,S165)
	S167= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S166)
	S168= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S167,S146)
	S169= FU.ICacheHit=ICacheHit(addr+4)                        Path(S167,S152)
	S170= ICache.Out=>ICacheReg.In                              Premise(F231)
	S171= PC.Out=>IMMU.IEA                                      Premise(F232)
	S172= IMMU.IEA=addr+4                                       Path(S128,S171)
	S173= CP0.ASID=>IMMU.PID                                    Premise(F233)
	S174= IMMU.PID=pid                                          Path(S131,S173)
	S175= IMMU.Addr={pid,addr+4}                                IMMU-Search(S174,S172)
	S176= IAddrReg.In={pid,addr+4}                              Path(S175,S164)
	S177= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S174,S172)
	S178= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S177,S147)
	S179= IR_MEM.Out=>IR_DMMU1.In                               Premise(F234)
	S180= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F235)
	S181= ICache.Out=>IR_ID.In                                  Premise(F236)
	S182= ICache.Out=>IR_IMMU.In                                Premise(F237)
	S183= IR_MEM.Out=>IR_WB.In                                  Premise(F238)
	S184= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F239)
	S185= LIMMEXT.In=UIMM                                       Path(S127,S184)
	S186= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S185)
	S187= B_EX.In={16{0},UIMM}                                  Path(S186,S136)
	S188= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F240)
	S189= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F241)
	S190= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F242)
	S191= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F243)
	S192= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F244)
	S193= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F245)
	S194= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F246)
	S195= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F247)
	S196= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F248)
	S197= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F249)
	S198= IR_EX.Out31_26=>CU_EX.Op                              Premise(F250)
	S199= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F251)
	S200= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F252)
	S201= CU_ID.IRFunc1=rD                                      Path(S126,S200)
	S202= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F253)
	S203= CU_ID.IRFunc2=rS                                      Path(S125,S202)
	S204= IR_ID.Out31_26=>CU_ID.Op                              Premise(F254)
	S205= CU_ID.Op=12                                           Path(S124,S204)
	S206= CU_ID.Func=alu_add                                    CU_ID(S205)
	S207= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F255)
	S208= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F256)
	S209= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F257)
	S210= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F258)
	S211= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F259)
	S212= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F260)
	S213= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F261)
	S214= IR_WB.Out31_26=>CU_WB.Op                              Premise(F262)
	S215= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F263)
	S216= CtrlA_EX=1                                            Premise(F264)
	S217= CtrlB_EX=1                                            Premise(F265)
	S218= [B_EX]={16{0},UIMM}                                   B_EX-Write(S187,S217)
	S219= CtrlALUOut_MEM=0                                      Premise(F266)
	S220= CtrlALUOut_DMMU1=0                                    Premise(F267)
	S221= CtrlALUOut_DMMU2=0                                    Premise(F268)
	S222= CtrlALUOut_WB=0                                       Premise(F269)
	S223= CtrlA_MEM=0                                           Premise(F270)
	S224= CtrlA_WB=0                                            Premise(F271)
	S225= CtrlB_MEM=0                                           Premise(F272)
	S226= CtrlB_WB=0                                            Premise(F273)
	S227= CtrlICache=0                                          Premise(F274)
	S228= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S97,S227)
	S229= CtrlIMMU=0                                            Premise(F275)
	S230= CtrlIR_DMMU1=0                                        Premise(F276)
	S231= CtrlIR_DMMU2=0                                        Premise(F277)
	S232= CtrlIR_EX=1                                           Premise(F278)
	S233= CtrlIR_ID=0                                           Premise(F279)
	S234= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S103,S233)
	S235= CtrlIR_IMMU=0                                         Premise(F280)
	S236= CtrlIR_MEM=0                                          Premise(F281)
	S237= CtrlIR_WB=0                                           Premise(F282)
	S238= CtrlGPR=0                                             Premise(F283)
	S239= GPR[rS]=a                                             GPR-Hold(S122,S238)
	S240= CtrlIAddrReg=0                                        Premise(F284)
	S241= CtrlPC=0                                              Premise(F285)
	S242= CtrlPCInc=0                                           Premise(F286)
	S243= PC[CIA]=addr                                          PC-Hold(S112,S242)
	S244= PC[Out]=addr+4                                        PC-Hold(S111,S241,S242)
	S245= CtrlIMem=0                                            Premise(F287)
	S246= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S114,S245)
	S247= CtrlICacheReg=0                                       Premise(F288)
	S248= CtrlASIDIn=0                                          Premise(F289)
	S249= CtrlCP0=0                                             Premise(F290)
	S250= CP0[ASID]=pid                                         CP0-Hold(S118,S249)
	S251= CtrlEPCIn=0                                           Premise(F291)
	S252= CtrlExCodeIn=0                                        Premise(F292)
	S253= CtrlIRMux=0                                           Premise(F293)

EX	S254= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S218)
	S255= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S218)
	S256= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S218)
	S257= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S234)
	S258= IR_ID.Out31_26=12                                     IR-Out(S234)
	S259= IR_ID.Out25_21=rS                                     IR-Out(S234)
	S260= IR_ID.Out20_16=rD                                     IR-Out(S234)
	S261= IR_ID.Out15_0=UIMM                                    IR-Out(S234)
	S262= PC.CIA=addr                                           PC-Out(S243)
	S263= PC.CIA31_28=addr[31:28]                               PC-Out(S243)
	S264= PC.Out=addr+4                                         PC-Out(S244)
	S265= CP0.ASID=pid                                          CP0-Read-ASID(S250)
	S266= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F294)
	S267= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F295)
	S268= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F296)
	S269= A_MEM.Out=>A_WB.In                                    Premise(F297)
	S270= LIMMEXT.Out=>B_EX.In                                  Premise(F298)
	S271= B_MEM.Out=>B_WB.In                                    Premise(F299)
	S272= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F300)
	S273= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F301)
	S274= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F302)
	S275= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F303)
	S276= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F304)
	S277= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F305)
	S278= FU.Bub_IF=>CU_IF.Bub                                  Premise(F306)
	S279= FU.Halt_IF=>CU_IF.Halt                                Premise(F307)
	S280= ICache.Hit=>CU_IF.ICacheHit                           Premise(F308)
	S281= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F309)
	S282= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F310)
	S283= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F311)
	S284= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F312)
	S285= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F313)
	S286= ICache.Hit=>FU.ICacheHit                              Premise(F314)
	S287= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F315)
	S288= IR_MEM.Out=>FU.IR_MEM                                 Premise(F316)
	S289= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F317)
	S290= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F318)
	S291= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F319)
	S292= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F320)
	S293= ALUOut_MEM.Out=>FU.InMEM                              Premise(F321)
	S294= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F322)
	S295= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F323)
	S296= IR_WB.Out20_16=>GPR.WReg                              Premise(F324)
	S297= IMMU.Addr=>IAddrReg.In                                Premise(F325)
	S298= PC.Out=>ICache.IEA                                    Premise(F326)
	S299= ICache.IEA=addr+4                                     Path(S264,S298)
	S300= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S299)
	S301= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S300,S280)
	S302= FU.ICacheHit=ICacheHit(addr+4)                        Path(S300,S286)
	S303= ICache.Out=>ICacheReg.In                              Premise(F327)
	S304= PC.Out=>IMMU.IEA                                      Premise(F328)
	S305= IMMU.IEA=addr+4                                       Path(S264,S304)
	S306= CP0.ASID=>IMMU.PID                                    Premise(F329)
	S307= IMMU.PID=pid                                          Path(S265,S306)
	S308= IMMU.Addr={pid,addr+4}                                IMMU-Search(S307,S305)
	S309= IAddrReg.In={pid,addr+4}                              Path(S308,S297)
	S310= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S307,S305)
	S311= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S310,S281)
	S312= IR_MEM.Out=>IR_DMMU1.In                               Premise(F330)
	S313= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F331)
	S314= ICache.Out=>IR_ID.In                                  Premise(F332)
	S315= ICache.Out=>IR_IMMU.In                                Premise(F333)
	S316= IR_MEM.Out=>IR_WB.In                                  Premise(F334)
	S317= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F335)
	S318= LIMMEXT.In=UIMM                                       Path(S261,S317)
	S319= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S318)
	S320= B_EX.In={16{0},UIMM}                                  Path(S319,S270)
	S321= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F336)
	S322= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F337)
	S323= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F338)
	S324= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F339)
	S325= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F340)
	S326= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F341)
	S327= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F342)
	S328= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F343)
	S329= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F344)
	S330= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F345)
	S331= IR_EX.Out31_26=>CU_EX.Op                              Premise(F346)
	S332= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F347)
	S333= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F348)
	S334= CU_ID.IRFunc1=rD                                      Path(S260,S333)
	S335= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F349)
	S336= CU_ID.IRFunc2=rS                                      Path(S259,S335)
	S337= IR_ID.Out31_26=>CU_ID.Op                              Premise(F350)
	S338= CU_ID.Op=12                                           Path(S258,S337)
	S339= CU_ID.Func=alu_add                                    CU_ID(S338)
	S340= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F351)
	S341= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F352)
	S342= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F353)
	S343= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F354)
	S344= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F355)
	S345= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F356)
	S346= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F357)
	S347= IR_WB.Out31_26=>CU_WB.Op                              Premise(F358)
	S348= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F359)
	S349= CtrlA_EX=0                                            Premise(F360)
	S350= CtrlB_EX=0                                            Premise(F361)
	S351= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S218,S350)
	S352= CtrlALUOut_MEM=1                                      Premise(F362)
	S353= CtrlALUOut_DMMU1=0                                    Premise(F363)
	S354= CtrlALUOut_DMMU2=0                                    Premise(F364)
	S355= CtrlALUOut_WB=0                                       Premise(F365)
	S356= CtrlA_MEM=0                                           Premise(F366)
	S357= CtrlA_WB=0                                            Premise(F367)
	S358= CtrlB_MEM=0                                           Premise(F368)
	S359= CtrlB_WB=0                                            Premise(F369)
	S360= CtrlICache=0                                          Premise(F370)
	S361= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S228,S360)
	S362= CtrlIMMU=0                                            Premise(F371)
	S363= CtrlIR_DMMU1=0                                        Premise(F372)
	S364= CtrlIR_DMMU2=0                                        Premise(F373)
	S365= CtrlIR_EX=0                                           Premise(F374)
	S366= CtrlIR_ID=0                                           Premise(F375)
	S367= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S234,S366)
	S368= CtrlIR_IMMU=0                                         Premise(F376)
	S369= CtrlIR_MEM=1                                          Premise(F377)
	S370= CtrlIR_WB=0                                           Premise(F378)
	S371= CtrlGPR=0                                             Premise(F379)
	S372= GPR[rS]=a                                             GPR-Hold(S239,S371)
	S373= CtrlIAddrReg=0                                        Premise(F380)
	S374= CtrlPC=0                                              Premise(F381)
	S375= CtrlPCInc=0                                           Premise(F382)
	S376= PC[CIA]=addr                                          PC-Hold(S243,S375)
	S377= PC[Out]=addr+4                                        PC-Hold(S244,S374,S375)
	S378= CtrlIMem=0                                            Premise(F383)
	S379= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S246,S378)
	S380= CtrlICacheReg=0                                       Premise(F384)
	S381= CtrlASIDIn=0                                          Premise(F385)
	S382= CtrlCP0=0                                             Premise(F386)
	S383= CP0[ASID]=pid                                         CP0-Hold(S250,S382)
	S384= CtrlEPCIn=0                                           Premise(F387)
	S385= CtrlExCodeIn=0                                        Premise(F388)
	S386= CtrlIRMux=0                                           Premise(F389)

MEM	S387= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S351)
	S388= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S351)
	S389= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S351)
	S390= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S367)
	S391= IR_ID.Out31_26=12                                     IR-Out(S367)
	S392= IR_ID.Out25_21=rS                                     IR-Out(S367)
	S393= IR_ID.Out20_16=rD                                     IR-Out(S367)
	S394= IR_ID.Out15_0=UIMM                                    IR-Out(S367)
	S395= PC.CIA=addr                                           PC-Out(S376)
	S396= PC.CIA31_28=addr[31:28]                               PC-Out(S376)
	S397= PC.Out=addr+4                                         PC-Out(S377)
	S398= CP0.ASID=pid                                          CP0-Read-ASID(S383)
	S399= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F390)
	S400= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F391)
	S401= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F392)
	S402= A_MEM.Out=>A_WB.In                                    Premise(F393)
	S403= LIMMEXT.Out=>B_EX.In                                  Premise(F394)
	S404= B_MEM.Out=>B_WB.In                                    Premise(F395)
	S405= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F396)
	S406= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F397)
	S407= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F398)
	S408= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F399)
	S409= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F400)
	S410= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F401)
	S411= FU.Bub_IF=>CU_IF.Bub                                  Premise(F402)
	S412= FU.Halt_IF=>CU_IF.Halt                                Premise(F403)
	S413= ICache.Hit=>CU_IF.ICacheHit                           Premise(F404)
	S414= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F405)
	S415= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F406)
	S416= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F407)
	S417= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F408)
	S418= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F409)
	S419= ICache.Hit=>FU.ICacheHit                              Premise(F410)
	S420= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F411)
	S421= IR_MEM.Out=>FU.IR_MEM                                 Premise(F412)
	S422= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F413)
	S423= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F414)
	S424= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F415)
	S425= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F416)
	S426= ALUOut_MEM.Out=>FU.InMEM                              Premise(F417)
	S427= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F418)
	S428= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F419)
	S429= IR_WB.Out20_16=>GPR.WReg                              Premise(F420)
	S430= IMMU.Addr=>IAddrReg.In                                Premise(F421)
	S431= PC.Out=>ICache.IEA                                    Premise(F422)
	S432= ICache.IEA=addr+4                                     Path(S397,S431)
	S433= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S432)
	S434= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S433,S413)
	S435= FU.ICacheHit=ICacheHit(addr+4)                        Path(S433,S419)
	S436= ICache.Out=>ICacheReg.In                              Premise(F423)
	S437= PC.Out=>IMMU.IEA                                      Premise(F424)
	S438= IMMU.IEA=addr+4                                       Path(S397,S437)
	S439= CP0.ASID=>IMMU.PID                                    Premise(F425)
	S440= IMMU.PID=pid                                          Path(S398,S439)
	S441= IMMU.Addr={pid,addr+4}                                IMMU-Search(S440,S438)
	S442= IAddrReg.In={pid,addr+4}                              Path(S441,S430)
	S443= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S440,S438)
	S444= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S443,S414)
	S445= IR_MEM.Out=>IR_DMMU1.In                               Premise(F426)
	S446= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F427)
	S447= ICache.Out=>IR_ID.In                                  Premise(F428)
	S448= ICache.Out=>IR_IMMU.In                                Premise(F429)
	S449= IR_MEM.Out=>IR_WB.In                                  Premise(F430)
	S450= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F431)
	S451= LIMMEXT.In=UIMM                                       Path(S394,S450)
	S452= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S451)
	S453= B_EX.In={16{0},UIMM}                                  Path(S452,S403)
	S454= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F432)
	S455= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F433)
	S456= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F434)
	S457= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F435)
	S458= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F436)
	S459= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F437)
	S460= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F438)
	S461= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F439)
	S462= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F440)
	S463= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F441)
	S464= IR_EX.Out31_26=>CU_EX.Op                              Premise(F442)
	S465= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F443)
	S466= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F444)
	S467= CU_ID.IRFunc1=rD                                      Path(S393,S466)
	S468= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F445)
	S469= CU_ID.IRFunc2=rS                                      Path(S392,S468)
	S470= IR_ID.Out31_26=>CU_ID.Op                              Premise(F446)
	S471= CU_ID.Op=12                                           Path(S391,S470)
	S472= CU_ID.Func=alu_add                                    CU_ID(S471)
	S473= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F447)
	S474= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F448)
	S475= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F449)
	S476= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F450)
	S477= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F451)
	S478= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F452)
	S479= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F453)
	S480= IR_WB.Out31_26=>CU_WB.Op                              Premise(F454)
	S481= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F455)
	S482= CtrlA_EX=0                                            Premise(F456)
	S483= CtrlB_EX=0                                            Premise(F457)
	S484= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S351,S483)
	S485= CtrlALUOut_MEM=0                                      Premise(F458)
	S486= CtrlALUOut_DMMU1=1                                    Premise(F459)
	S487= CtrlALUOut_DMMU2=0                                    Premise(F460)
	S488= CtrlALUOut_WB=1                                       Premise(F461)
	S489= CtrlA_MEM=0                                           Premise(F462)
	S490= CtrlA_WB=1                                            Premise(F463)
	S491= CtrlB_MEM=0                                           Premise(F464)
	S492= CtrlB_WB=1                                            Premise(F465)
	S493= CtrlICache=0                                          Premise(F466)
	S494= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S361,S493)
	S495= CtrlIMMU=0                                            Premise(F467)
	S496= CtrlIR_DMMU1=1                                        Premise(F468)
	S497= CtrlIR_DMMU2=0                                        Premise(F469)
	S498= CtrlIR_EX=0                                           Premise(F470)
	S499= CtrlIR_ID=0                                           Premise(F471)
	S500= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S367,S499)
	S501= CtrlIR_IMMU=0                                         Premise(F472)
	S502= CtrlIR_MEM=0                                          Premise(F473)
	S503= CtrlIR_WB=1                                           Premise(F474)
	S504= CtrlGPR=0                                             Premise(F475)
	S505= GPR[rS]=a                                             GPR-Hold(S372,S504)
	S506= CtrlIAddrReg=0                                        Premise(F476)
	S507= CtrlPC=0                                              Premise(F477)
	S508= CtrlPCInc=0                                           Premise(F478)
	S509= PC[CIA]=addr                                          PC-Hold(S376,S508)
	S510= PC[Out]=addr+4                                        PC-Hold(S377,S507,S508)
	S511= CtrlIMem=0                                            Premise(F479)
	S512= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S379,S511)
	S513= CtrlICacheReg=0                                       Premise(F480)
	S514= CtrlASIDIn=0                                          Premise(F481)
	S515= CtrlCP0=0                                             Premise(F482)
	S516= CP0[ASID]=pid                                         CP0-Hold(S383,S515)
	S517= CtrlEPCIn=0                                           Premise(F483)
	S518= CtrlExCodeIn=0                                        Premise(F484)
	S519= CtrlIRMux=0                                           Premise(F485)

WB	S520= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S484)
	S521= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S484)
	S522= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S484)
	S523= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S500)
	S524= IR_ID.Out31_26=12                                     IR-Out(S500)
	S525= IR_ID.Out25_21=rS                                     IR-Out(S500)
	S526= IR_ID.Out20_16=rD                                     IR-Out(S500)
	S527= IR_ID.Out15_0=UIMM                                    IR-Out(S500)
	S528= PC.CIA=addr                                           PC-Out(S509)
	S529= PC.CIA31_28=addr[31:28]                               PC-Out(S509)
	S530= PC.Out=addr+4                                         PC-Out(S510)
	S531= CP0.ASID=pid                                          CP0-Read-ASID(S516)
	S532= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F678)
	S533= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F679)
	S534= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F680)
	S535= A_MEM.Out=>A_WB.In                                    Premise(F681)
	S536= LIMMEXT.Out=>B_EX.In                                  Premise(F682)
	S537= B_MEM.Out=>B_WB.In                                    Premise(F683)
	S538= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F684)
	S539= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F685)
	S540= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F686)
	S541= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F687)
	S542= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F688)
	S543= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F689)
	S544= FU.Bub_IF=>CU_IF.Bub                                  Premise(F690)
	S545= FU.Halt_IF=>CU_IF.Halt                                Premise(F691)
	S546= ICache.Hit=>CU_IF.ICacheHit                           Premise(F692)
	S547= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F693)
	S548= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F694)
	S549= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F695)
	S550= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F696)
	S551= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F697)
	S552= ICache.Hit=>FU.ICacheHit                              Premise(F698)
	S553= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F699)
	S554= IR_MEM.Out=>FU.IR_MEM                                 Premise(F700)
	S555= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F701)
	S556= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F702)
	S557= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F703)
	S558= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F704)
	S559= ALUOut_MEM.Out=>FU.InMEM                              Premise(F705)
	S560= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F706)
	S561= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F707)
	S562= IR_WB.Out20_16=>GPR.WReg                              Premise(F708)
	S563= IMMU.Addr=>IAddrReg.In                                Premise(F709)
	S564= PC.Out=>ICache.IEA                                    Premise(F710)
	S565= ICache.IEA=addr+4                                     Path(S530,S564)
	S566= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S565)
	S567= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S566,S546)
	S568= FU.ICacheHit=ICacheHit(addr+4)                        Path(S566,S552)
	S569= ICache.Out=>ICacheReg.In                              Premise(F711)
	S570= PC.Out=>IMMU.IEA                                      Premise(F712)
	S571= IMMU.IEA=addr+4                                       Path(S530,S570)
	S572= CP0.ASID=>IMMU.PID                                    Premise(F713)
	S573= IMMU.PID=pid                                          Path(S531,S572)
	S574= IMMU.Addr={pid,addr+4}                                IMMU-Search(S573,S571)
	S575= IAddrReg.In={pid,addr+4}                              Path(S574,S563)
	S576= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S573,S571)
	S577= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S576,S547)
	S578= IR_MEM.Out=>IR_DMMU1.In                               Premise(F714)
	S579= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F715)
	S580= ICache.Out=>IR_ID.In                                  Premise(F716)
	S581= ICache.Out=>IR_IMMU.In                                Premise(F717)
	S582= IR_MEM.Out=>IR_WB.In                                  Premise(F718)
	S583= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F719)
	S584= LIMMEXT.In=UIMM                                       Path(S527,S583)
	S585= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S584)
	S586= B_EX.In={16{0},UIMM}                                  Path(S585,S536)
	S587= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F720)
	S588= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F721)
	S589= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F722)
	S590= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F723)
	S591= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F724)
	S592= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F725)
	S593= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F726)
	S594= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F727)
	S595= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F728)
	S596= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F729)
	S597= IR_EX.Out31_26=>CU_EX.Op                              Premise(F730)
	S598= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F731)
	S599= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F732)
	S600= CU_ID.IRFunc1=rD                                      Path(S526,S599)
	S601= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F733)
	S602= CU_ID.IRFunc2=rS                                      Path(S525,S601)
	S603= IR_ID.Out31_26=>CU_ID.Op                              Premise(F734)
	S604= CU_ID.Op=12                                           Path(S524,S603)
	S605= CU_ID.Func=alu_add                                    CU_ID(S604)
	S606= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F735)
	S607= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F736)
	S608= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F737)
	S609= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F738)
	S610= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F739)
	S611= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F740)
	S612= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F741)
	S613= IR_WB.Out31_26=>CU_WB.Op                              Premise(F742)
	S614= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F743)
	S615= CtrlA_EX=0                                            Premise(F744)
	S616= CtrlB_EX=0                                            Premise(F745)
	S617= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S484,S616)
	S618= CtrlALUOut_MEM=0                                      Premise(F746)
	S619= CtrlALUOut_DMMU1=0                                    Premise(F747)
	S620= CtrlALUOut_DMMU2=0                                    Premise(F748)
	S621= CtrlALUOut_WB=0                                       Premise(F749)
	S622= CtrlA_MEM=0                                           Premise(F750)
	S623= CtrlA_WB=0                                            Premise(F751)
	S624= CtrlB_MEM=0                                           Premise(F752)
	S625= CtrlB_WB=0                                            Premise(F753)
	S626= CtrlICache=0                                          Premise(F754)
	S627= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S494,S626)
	S628= CtrlIMMU=0                                            Premise(F755)
	S629= CtrlIR_DMMU1=0                                        Premise(F756)
	S630= CtrlIR_DMMU2=0                                        Premise(F757)
	S631= CtrlIR_EX=0                                           Premise(F758)
	S632= CtrlIR_ID=0                                           Premise(F759)
	S633= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S500,S632)
	S634= CtrlIR_IMMU=0                                         Premise(F760)
	S635= CtrlIR_MEM=0                                          Premise(F761)
	S636= CtrlIR_WB=0                                           Premise(F762)
	S637= CtrlGPR=1                                             Premise(F763)
	S638= CtrlIAddrReg=0                                        Premise(F764)
	S639= CtrlPC=0                                              Premise(F765)
	S640= CtrlPCInc=0                                           Premise(F766)
	S641= PC[CIA]=addr                                          PC-Hold(S509,S640)
	S642= PC[Out]=addr+4                                        PC-Hold(S510,S639,S640)
	S643= CtrlIMem=0                                            Premise(F767)
	S644= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S512,S643)
	S645= CtrlICacheReg=0                                       Premise(F768)
	S646= CtrlASIDIn=0                                          Premise(F769)
	S647= CtrlCP0=0                                             Premise(F770)
	S648= CP0[ASID]=pid                                         CP0-Hold(S516,S647)
	S649= CtrlEPCIn=0                                           Premise(F771)
	S650= CtrlExCodeIn=0                                        Premise(F772)
	S651= CtrlIRMux=0                                           Premise(F773)

POST	S617= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S484,S616)
	S627= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S494,S626)
	S633= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S500,S632)
	S641= PC[CIA]=addr                                          PC-Hold(S509,S640)
	S642= PC[Out]=addr+4                                        PC-Hold(S510,S639,S640)
	S644= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S512,S643)
	S648= CP0[ASID]=pid                                         CP0-Hold(S516,S647)

