OpenROAD v2.0-26087-g3bcda7705d 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 10 thread(s).
read_liberty /home/shwetank/OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty /home/shwetank/OpenROAD-flow-scripts/flow/designs/sky130hd/VSDBabySoC/lib/avsddac.lib
read_liberty /home/shwetank/OpenROAD-flow-scripts/flow/designs/sky130hd/VSDBabySoC/lib/avsdpll.lib
read_db ./results/sky130hd/VSDBabySoC/base/5_1_grt.odb
detailed_route -output_drc ./reports/sky130hd/VSDBabySoC/base/5_route_drc.rpt -output_maze ./results/sky130hd/VSDBabySoC/base/maze.log -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     443
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _02644_ has 121 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net523 has 129 pins which may impact routing performance. Consider optimization.

Design:                   vsdbabysoc
Die area:                 ( 0 0 ) ( 2500000 2500000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     73025
Number of terminals:      9
Number of snets:          2
Number of nets:           6474

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 196.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 440771.
[INFO DRT-0033] mcon shape region query size = 231106.
[INFO DRT-0033] met1 shape region query size = 225054.
[INFO DRT-0033] via shape region query size = 337040.
[INFO DRT-0033] met2 shape region query size = 202307.
[INFO DRT-0033] via2 shape region query size = 269614.
[INFO DRT-0033] met3 shape region query size = 202233.
[INFO DRT-0033] via3 shape region query size = 269608.
[INFO DRT-0033] met4 shape region query size = 81613.
[INFO DRT-0033] via4 shape region query size = 13951.
[INFO DRT-0033] met5 shape region query size = 14302.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[INFO DRT-0078]   Complete 1575 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 194 unique inst patterns.
[INFO DRT-0084]   Complete 4407 groups.
#scanned instances     = 73025
#unique  instances     = 196
#stdCellGenAp          = 6265
#stdCellValidPlanarAp  = 92
#stdCellValidViaAp     = 4535
#stdCellPinNoAp        = 6
#stdCellPinCnt         = 22636
#instTermValidViaApCnt = 0
#macroGenAp            = 2045
#macroValidPlanarAp    = 1725
#macroValidViaAp       = 84
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:46, elapsed time = 00:00:29, memory = 580.88 (MB), peak = 584.00 (MB)

[INFO DRT-0157] Number of guides:     53999

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 362 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 362 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 18634.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 16317.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 8203.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 651.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 253.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 15.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 597.38 (MB), peak = 597.38 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 27090 vertical wires in 8 frboxes and 16983 horizontal wires in 8 frboxes.
[INFO DRT-0186] Done with 2919 vertical wires in 8 frboxes and 5240 horizontal wires in 8 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:03, memory = 921.46 (MB), peak = 986.41 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 921.59 (MB), peak = 986.41 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 893.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 1167.54 (MB).
    Completing 30% with 850 violations.
    elapsed time = 00:00:08, memory = 1048.21 (MB).
    Completing 40% with 850 violations.
    elapsed time = 00:00:08, memory = 1168.59 (MB).
    Completing 50% with 850 violations.
    elapsed time = 00:00:15, memory = 1129.05 (MB).
    Completing 60% with 1623 violations.
    elapsed time = 00:00:16, memory = 1129.05 (MB).
    Completing 70% with 1623 violations.
    elapsed time = 00:00:20, memory = 1360.18 (MB).
    Completing 80% with 2451 violations.
    elapsed time = 00:00:24, memory = 1306.46 (MB).
    Completing 90% with 2451 violations.
    elapsed time = 00:00:25, memory = 1421.84 (MB).
    Completing 100% with 3251 violations.
    elapsed time = 00:00:33, memory = 1305.43 (MB).
[INFO DRT-0199]   Number of violations = 3790.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0     15      0      0      0      0
Metal Spacing        0      0    493    131      1      2
Min Hole             0      0      1      0      0      0
Recheck              4      0    371    153      7      4
Short                0      0   2415    188      5      0
[INFO DRT-0267] cpu time = 00:03:57, elapsed time = 00:00:33, memory = 1521.18 (MB), peak = 1592.32 (MB)
Total wire length = 289791 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 139152 um.
Total wire length on LAYER met2 = 116582 um.
Total wire length on LAYER met3 = 26590 um.
Total wire length on LAYER met4 = 7282 um.
Total wire length on LAYER met5 = 182 um.
Total number of vias = 49603.
Up-via summary (total 49603):

------------------------
 FR_MASTERSLICE        0
            li1    22781
           met1    25400
           met2     1000
           met3      396
           met4       26
------------------------
               49603


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3790 violations.
    elapsed time = 00:00:00, memory = 1521.18 (MB).
    Completing 20% with 3790 violations.
    elapsed time = 00:00:05, memory = 1616.68 (MB).
    Completing 30% with 3346 violations.
    elapsed time = 00:00:08, memory = 1543.79 (MB).
    Completing 40% with 3346 violations.
    elapsed time = 00:00:09, memory = 1560.54 (MB).
    Completing 50% with 3346 violations.
    elapsed time = 00:00:16, memory = 1566.04 (MB).
    Completing 60% with 2978 violations.
    elapsed time = 00:00:16, memory = 1566.04 (MB).
    Completing 70% with 2978 violations.
    elapsed time = 00:00:20, memory = 1598.04 (MB).
    Completing 80% with 2707 violations.
    elapsed time = 00:00:25, memory = 1566.67 (MB).
    Completing 90% with 2707 violations.
    elapsed time = 00:00:25, memory = 1566.67 (MB).
    Completing 100% with 2431 violations.
    elapsed time = 00:00:33, memory = 1596.04 (MB).
[INFO DRT-0199]   Number of violations = 2431.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          5      0      0      0      0
Metal Spacing        0    373     67      5      1
Short                0   1899     81      0      0
[INFO DRT-0267] cpu time = 00:03:43, elapsed time = 00:00:33, memory = 1596.04 (MB), peak = 1629.54 (MB)
Total wire length = 288138 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 138000 um.
Total wire length on LAYER met2 = 115942 um.
Total wire length on LAYER met3 = 26765 um.
Total wire length on LAYER met4 = 7273 um.
Total wire length on LAYER met5 = 156 um.
Total number of vias = 49314.
Up-via summary (total 49314):

------------------------
 FR_MASTERSLICE        0
            li1    22764
           met1    25087
           met2     1052
           met3      385
           met4       26
------------------------
               49314


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2431 violations.
    elapsed time = 00:00:00, memory = 1596.04 (MB).
    Completing 20% with 2431 violations.
    elapsed time = 00:00:04, memory = 1628.79 (MB).
    Completing 30% with 2519 violations.
    elapsed time = 00:00:07, memory = 1564.49 (MB).
    Completing 40% with 2519 violations.
    elapsed time = 00:00:08, memory = 1569.74 (MB).
    Completing 50% with 2519 violations.
    elapsed time = 00:00:12, memory = 1602.99 (MB).
    Completing 60% with 2400 violations.
    elapsed time = 00:00:16, memory = 1569.84 (MB).
    Completing 70% with 2400 violations.
    elapsed time = 00:00:20, memory = 1659.46 (MB).
    Completing 80% with 2419 violations.
    elapsed time = 00:00:25, memory = 1540.49 (MB).
    Completing 90% with 2419 violations.
    elapsed time = 00:00:26, memory = 1541.49 (MB).
    Completing 100% with 2241 violations.
    elapsed time = 00:00:33, memory = 1541.49 (MB).
[INFO DRT-0199]   Number of violations = 2241.
Viol/Layer        mcon   met1    via   met2
Cut Spacing          1      0      1      0
Metal Spacing        0    331      0     84
Min Hole             0      0      0      1
Short                0   1727      0     96
[INFO DRT-0267] cpu time = 00:03:40, elapsed time = 00:00:33, memory = 1547.37 (MB), peak = 1659.46 (MB)
Total wire length = 287693 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 137650 um.
Total wire length on LAYER met2 = 115842 um.
Total wire length on LAYER met3 = 26794 um.
Total wire length on LAYER met4 = 7230 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 49318.
Up-via summary (total 49318):

------------------------
 FR_MASTERSLICE        0
            li1    22779
           met1    25089
           met2     1039
           met3      385
           met4       26
------------------------
               49318


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 2241 violations.
    elapsed time = 00:00:00, memory = 1547.37 (MB).
    Completing 20% with 2241 violations.
    elapsed time = 00:00:02, memory = 1645.62 (MB).
    Completing 30% with 1766 violations.
    elapsed time = 00:00:11, memory = 1548.76 (MB).
    Completing 40% with 1766 violations.
    elapsed time = 00:00:11, memory = 1548.76 (MB).
    Completing 50% with 1766 violations.
    elapsed time = 00:00:16, memory = 1548.76 (MB).
    Completing 60% with 1229 violations.
    elapsed time = 00:00:16, memory = 1548.76 (MB).
    Completing 70% with 1229 violations.
    elapsed time = 00:00:18, memory = 1582.63 (MB).
    Completing 80% with 777 violations.
    elapsed time = 00:00:23, memory = 1550.43 (MB).
    Completing 90% with 777 violations.
    elapsed time = 00:00:23, memory = 1616.43 (MB).
    Completing 100% with 310 violations.
    elapsed time = 00:00:31, memory = 1592.85 (MB).
[INFO DRT-0199]   Number of violations = 310.
Viol/Layer        met1    via   met2
Cut Spacing          0      1      0
Metal Spacing       89      0      9
Short              210      0      1
[INFO DRT-0267] cpu time = 00:02:45, elapsed time = 00:00:31, memory = 1592.85 (MB), peak = 1659.46 (MB)
Total wire length = 287263 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130937 um.
Total wire length on LAYER met2 = 116139 um.
Total wire length on LAYER met3 = 32612 um.
Total wire length on LAYER met4 = 7397 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50490.
Up-via summary (total 50490):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25354
           met2     1935
           met3      404
           met4       26
------------------------
               50490


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 310 violations.
    elapsed time = 00:00:00, memory = 1592.85 (MB).
    Completing 20% with 310 violations.
    elapsed time = 00:00:00, memory = 1592.85 (MB).
    Completing 30% with 140 violations.
    elapsed time = 00:00:02, memory = 1592.85 (MB).
    Completing 40% with 140 violations.
    elapsed time = 00:00:02, memory = 1592.85 (MB).
    Completing 50% with 140 violations.
    elapsed time = 00:00:03, memory = 1592.85 (MB).
    Completing 60% with 110 violations.
    elapsed time = 00:00:03, memory = 1592.85 (MB).
    Completing 70% with 110 violations.
    elapsed time = 00:00:03, memory = 1592.85 (MB).
    Completing 80% with 86 violations.
    elapsed time = 00:00:04, memory = 1592.84 (MB).
    Completing 90% with 86 violations.
    elapsed time = 00:00:04, memory = 1592.84 (MB).
    Completing 100% with 27 violations.
    elapsed time = 00:00:05, memory = 1592.84 (MB).
[INFO DRT-0199]   Number of violations = 27.
Viol/Layer        met1   met2
Metal Spacing        5      2
Short               16      4
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:05, memory = 1592.84 (MB), peak = 1659.46 (MB)
Total wire length = 287270 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130808 um.
Total wire length on LAYER met2 = 116144 um.
Total wire length on LAYER met3 = 32742 um.
Total wire length on LAYER met4 = 7399 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50513.
Up-via summary (total 50513):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25353
           met2     1960
           met3      403
           met4       26
------------------------
               50513


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:00, memory = 1592.84 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:00, memory = 1592.84 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:03, memory = 1592.84 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:03, memory = 1592.84 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:03, memory = 1592.84 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:03, memory = 1592.84 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:03, memory = 1592.84 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:04, memory = 1592.84 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:04, memory = 1592.84 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:04, memory = 1592.84 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1
Metal Spacing        4
Short                6
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1592.97 (MB), peak = 1659.46 (MB)
Total wire length = 287278 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130755 um.
Total wire length on LAYER met2 = 116153 um.
Total wire length on LAYER met3 = 32802 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50510.
Up-via summary (total 50510):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25342
           met2     1966
           met3      405
           met4       26
------------------------
               50510


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:02, memory = 1897.49 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:07, memory = 1975.50 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:07, memory = 1928.67 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:08, memory = 1873.88 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:08, memory = 1858.25 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:10, memory = 1841.50 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:12, memory = 1811.75 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:24, memory = 1782.72 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:24, memory = 1782.72 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:25, memory = 1782.72 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Short                6
[INFO DRT-0267] cpu time = 00:02:22, elapsed time = 00:00:25, memory = 1788.60 (MB), peak = 2009.05 (MB)
Total wire length = 287284 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130758 um.
Total wire length on LAYER met2 = 116155 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50509.
Up-via summary (total 50509):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25341
           met2     1966
           met3      405
           met4       26
------------------------
               50509


[INFO DRT-0195] Start 7th stubborn tiles iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.10 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.10 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.10 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:04, memory = 1791.22 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:04, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Short                6
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:04, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287282 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130758 um.
Total wire length on LAYER met2 = 116154 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50509.
Up-via summary (total 50509):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25341
           met2     1966
           met3      405
           met4       26
------------------------
               50509


[INFO DRT-0200] Skipping iteration 8
[INFO DRT-0200] Skipping iteration 9
[INFO DRT-0195] Start 10th stubborn tiles iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:04, memory = 1791.22 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:04, memory = 1791.22 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:04, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Short                6
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:04, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287284 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130758 um.
Total wire length on LAYER met2 = 116155 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50509.
Up-via summary (total 50509):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25341
           met2     1966
           met3      405
           met4       26
------------------------
               50509


[INFO DRT-0200] Skipping iteration 11
[INFO DRT-0200] Skipping iteration 12
[INFO DRT-0200] Skipping iteration 13
[INFO DRT-0200] Skipping iteration 14
[INFO DRT-0195] Start 15th stubborn tiles iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:04, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Short                6
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:04, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287282 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130758 um.
Total wire length on LAYER met2 = 116154 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50509.
Up-via summary (total 50509):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25341
           met2     1966
           met3      405
           met4       26
------------------------
               50509


[INFO DRT-0200] Skipping iteration 16
[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Short                6
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287282 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130758 um.
Total wire length on LAYER met2 = 116154 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50509.
Up-via summary (total 50509):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25341
           met2     1966
           met3      405
           met4       26
------------------------
               50509


[INFO DRT-0195] Start 18th stubborn tiles iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Short                6
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:03, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287283 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130758 um.
Total wire length on LAYER met2 = 116155 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50509.
Up-via summary (total 50509):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25341
           met2     1966
           met3      405
           met4       26
------------------------
               50509


[INFO DRT-0200] Skipping iteration 19
[INFO DRT-0195] Start 20th stubborn tiles iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Short                6
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:04, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287283 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130758 um.
Total wire length on LAYER met2 = 116155 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50509.
Up-via summary (total 50509):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25341
           met2     1966
           met3      405
           met4       26
------------------------
               50509


[INFO DRT-0200] Skipping iteration 21
[INFO DRT-0200] Skipping iteration 22
[INFO DRT-0195] Start 23rd stubborn tiles iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Short                6
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:03, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287284 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130758 um.
Total wire length on LAYER met2 = 116156 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50509.
Up-via summary (total 50509):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25341
           met2     1966
           met3      405
           met4       26
------------------------
               50509


[INFO DRT-0195] Start 24th stubborn tiles iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Short                6
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:04, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287283 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130758 um.
Total wire length on LAYER met2 = 116155 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50509.
Up-via summary (total 50509):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25341
           met2     1966
           met3      405
           met4       26
------------------------
               50509


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Short                9
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287284 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130761 um.
Total wire length on LAYER met2 = 116153 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50509.
Up-via summary (total 50509):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25341
           met2     1966
           met3      405
           met4       26
------------------------
               50509


[INFO DRT-0195] Start 26th stubborn tiles iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1
Short                8
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:03, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287284 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130760 um.
Total wire length on LAYER met2 = 116154 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50509.
Up-via summary (total 50509):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25341
           met2     1966
           met3      405
           met4       26
------------------------
               50509


[INFO DRT-0195] Start 27th stubborn tiles iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1
Short                8
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:04, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287284 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130760 um.
Total wire length on LAYER met2 = 116154 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50509.
Up-via summary (total 50509):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25341
           met2     1966
           met3      405
           met4       26
------------------------
               50509


[INFO DRT-0200] Skipping iteration 28
[INFO DRT-0200] Skipping iteration 29
[INFO DRT-0195] Start 30th stubborn tiles iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1
Short                8
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:03, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287284 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130760 um.
Total wire length on LAYER met2 = 116154 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50509.
Up-via summary (total 50509):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25341
           met2     1966
           met3      405
           met4       26
------------------------
               50509


[INFO DRT-0195] Start 31st stubborn tiles iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1
Short                8
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:03, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287284 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130760 um.
Total wire length on LAYER met2 = 116154 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50509.
Up-via summary (total 50509):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25341
           met2     1966
           met3      405
           met4       26
------------------------
               50509


[INFO DRT-0200] Skipping iteration 32
[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130762 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 34th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287282 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130764 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 35th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287282 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130764 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 36th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287283 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130765 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 37th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287282 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130764 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 38th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287283 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130765 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 39th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130763 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 40th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287282 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130764 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130763 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 42nd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287280 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130762 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 43rd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287280 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130762 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 44th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287280 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130762 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 45th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130763 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 46th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130763 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 47th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130763 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 48th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130763 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130763 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 50th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287282 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130764 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 51st optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287282 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130764 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 52nd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287283 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130765 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 53rd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287282 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130764 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 54th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287283 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130765 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 55th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130763 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 56th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287282 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130764 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287280 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130762 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 58th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:05, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:05, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:05, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:05, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:05, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:05, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:05, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:05, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287280 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130762 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 59th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:01, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130763 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 60th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130763 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 61st optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:02, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287282 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130764 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 62nd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:04, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130763 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 63rd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:03, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130763 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0195] Start 64th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 1791.22 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:04, memory = 1791.22 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1
Short               12
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1791.22 (MB), peak = 2009.05 (MB)
Total wire length = 287281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130763 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0198] Complete detail routing.
Total wire length = 287281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130763 um.
Total wire length on LAYER met2 = 116148 um.
Total wire length on LAYER met3 = 32803 um.
Total wire length on LAYER met4 = 7390 um.
Total wire length on LAYER met5 = 175 um.
Total number of vias = 50507.
Up-via summary (total 50507):

------------------------
 FR_MASTERSLICE        0
            li1    22771
           met1    25339
           met2     1966
           met3      405
           met4       26
------------------------
               50507


[INFO DRT-0267] cpu time = 00:24:24, elapsed time = 00:04:28, memory = 1791.22 (MB), peak = 2009.05 (MB)

[INFO DRT-0180] Post processing.
Took 302 seconds: detailed_route -output_drc ./reports/sky130hd/VSDBabySoC/base/5_route_drc.rpt -output_maze ./results/sky130hd/VSDBabySoC/base/maze.log -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 6 antenna violations.
[INFO GRT-0015] Inserted 15 diodes.
[WARNING DRT-0120] Large net _02644_ has 121 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net523 has 129 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] Macro pin has more than 1 polygon
[WARNING DRT-6000] message limit (1000) reached. This message will no longer print.
[INFO DRT-0078]   Complete 1575 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 194 unique inst patterns.
[INFO DRT-0084]   Complete 4407 groups.
#scanned instances     = 73040
#unique  instances     = 196
#stdCellGenAp          = 6265
#stdCellValidPlanarAp  = 92
#stdCellValidViaAp     = 4535
#stdCellPinNoAp        = 6
#stdCellPinCnt         = 22636
#instTermValidViaApCnt = 0
#macroGenAp            = 2045
#macroValidPlanarAp    = 1725
#macroValidViaAp       = 84
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:04:03, elapsed time = 00:00:30, memory = 1678.15 (MB), peak = 2009.05 (MB)

[INFO DRT-0157] Number of guides:     53979

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 362 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 362 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 18637.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 16320.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 8203.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 644.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 245.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 12.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1678.15 (MB), peak = 2009.05 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 27085 vertical wires in 8 frboxes and 16976 horizontal wires in 8 frboxes.
[INFO DRT-0186] Done with 2949 vertical wires in 8 frboxes and 5277 horizontal wires in 8 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:03, memory = 1692.10 (MB), peak = 2009.05 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1692.10 (MB), peak = 2009.05 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 1692.10 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 1793.60 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:01, memory = 1688.93 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:01, memory = 1755.80 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:02, memory = 1698.65 (MB).
    Completing 60% with 37 violations.
    elapsed time = 00:00:02, memory = 1674.95 (MB).
    Completing 70% with 37 violations.
    elapsed time = 00:00:04, memory = 1788.07 (MB).
    Completing 80% with 50 violations.
    elapsed time = 00:00:04, memory = 1674.95 (MB).
    Completing 90% with 50 violations.
    elapsed time = 00:00:04, memory = 1792.57 (MB).
    Completing 100% with 65 violations.
    elapsed time = 00:00:05, memory = 1675.82 (MB).
[INFO DRT-0199]   Number of violations = 73.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        2      6      0      0
Recheck              3      1      3      1
Short               47      4      5      1
[INFO DRT-0267] cpu time = 00:00:46, elapsed time = 00:00:06, memory = 1961.32 (MB), peak = 2009.05 (MB)
Total wire length = 287320 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130746 um.
Total wire length on LAYER met2 = 116163 um.
Total wire length on LAYER met3 = 32872 um.
Total wire length on LAYER met4 = 7372 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50525.
Up-via summary (total 50525):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25346
           met2     1966
           met3      396
           met4       24
------------------------
               50525


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 73 violations.
    elapsed time = 00:00:00, memory = 1961.32 (MB).
    Completing 20% with 73 violations.
    elapsed time = 00:00:00, memory = 1992.62 (MB).
    Completing 30% with 60 violations.
    elapsed time = 00:00:01, memory = 1992.62 (MB).
    Completing 40% with 60 violations.
    elapsed time = 00:00:01, memory = 1992.62 (MB).
    Completing 50% with 60 violations.
    elapsed time = 00:00:02, memory = 1992.62 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:03, memory = 1960.63 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:03, memory = 1960.63 (MB).
    Completing 80% with 53 violations.
    elapsed time = 00:00:04, memory = 1960.63 (MB).
    Completing 90% with 53 violations.
    elapsed time = 00:00:04, memory = 1960.63 (MB).
    Completing 100% with 43 violations.
    elapsed time = 00:00:05, memory = 1960.63 (MB).
[INFO DRT-0199]   Number of violations = 43.
Viol/Layer        met1   met2   met3
Metal Spacing        0      1      0
Short               34      7      1
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:05, memory = 1960.75 (MB), peak = 2027.45 (MB)
Total wire length = 287336 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130750 um.
Total wire length on LAYER met2 = 116169 um.
Total wire length on LAYER met3 = 32875 um.
Total wire length on LAYER met4 = 7375 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50523.
Up-via summary (total 50523):

------------------------
 FR_MASTERSLICE        0
            li1    22794
           met1    25344
           met2     1966
           met3      395
           met4       24
------------------------
               50523


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 43 violations.
    elapsed time = 00:00:00, memory = 1960.75 (MB).
    Completing 20% with 43 violations.
    elapsed time = 00:00:00, memory = 1960.75 (MB).
    Completing 30% with 44 violations.
    elapsed time = 00:00:00, memory = 1960.75 (MB).
    Completing 40% with 44 violations.
    elapsed time = 00:00:00, memory = 1960.75 (MB).
    Completing 50% with 44 violations.
    elapsed time = 00:00:00, memory = 1960.75 (MB).
    Completing 60% with 43 violations.
    elapsed time = 00:00:00, memory = 1960.75 (MB).
    Completing 70% with 43 violations.
    elapsed time = 00:00:00, memory = 1960.75 (MB).
    Completing 80% with 42 violations.
    elapsed time = 00:00:01, memory = 1960.75 (MB).
    Completing 90% with 42 violations.
    elapsed time = 00:00:01, memory = 1960.75 (MB).
    Completing 100% with 42 violations.
    elapsed time = 00:00:01, memory = 1960.75 (MB).
[INFO DRT-0199]   Number of violations = 42.
Viol/Layer        met1   met2
Short               33      9
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1960.75 (MB), peak = 2027.45 (MB)
Total wire length = 287335 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130751 um.
Total wire length on LAYER met2 = 116169 um.
Total wire length on LAYER met3 = 32874 um.
Total wire length on LAYER met4 = 7375 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50523.
Up-via summary (total 50523):

------------------------
 FR_MASTERSLICE        0
            li1    22794
           met1    25344
           met2     1966
           met3      395
           met4       24
------------------------
               50523


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 42 violations.
    elapsed time = 00:00:00, memory = 1960.75 (MB).
    Completing 20% with 42 violations.
    elapsed time = 00:00:00, memory = 1960.75 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:00, memory = 1960.75 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:00, memory = 1960.75 (MB).
    Completing 50% with 37 violations.
    elapsed time = 00:00:00, memory = 1960.75 (MB).
    Completing 60% with 37 violations.
    elapsed time = 00:00:00, memory = 1960.75 (MB).
    Completing 70% with 37 violations.
    elapsed time = 00:00:00, memory = 1960.75 (MB).
    Completing 80% with 31 violations.
    elapsed time = 00:00:01, memory = 1960.67 (MB).
    Completing 90% with 31 violations.
    elapsed time = 00:00:01, memory = 1960.67 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:01, memory = 1960.67 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1961.17 (MB), peak = 2027.45 (MB)
Total wire length = 287341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116127 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50544.
Up-via summary (total 50544):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25358
           met2     1972
           met3      397
           met4       24
------------------------
               50544


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1961.17 (MB), peak = 2027.45 (MB)
Total wire length = 287341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116127 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1961.17 (MB), peak = 2027.45 (MB)
Total wire length = 287341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116128 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1961.17 (MB), peak = 2027.45 (MB)
Total wire length = 287340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116126 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1961.17 (MB), peak = 2027.45 (MB)
Total wire length = 287341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116127 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1961.17 (MB), peak = 2027.45 (MB)
Total wire length = 287341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116127 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1961.17 (MB), peak = 2027.45 (MB)
Total wire length = 287340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116126 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1961.17 (MB), peak = 2027.45 (MB)
Total wire length = 287342 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116128 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1961.17 (MB), peak = 2027.45 (MB)
Total wire length = 287342 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116128 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1961.17 (MB), peak = 2027.45 (MB)
Total wire length = 287342 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116128 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1961.17 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1850.66 (MB), peak = 2027.45 (MB)
Total wire length = 287341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116127 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1850.66 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1850.66 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1850.66 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1850.66 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1850.66 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1850.66 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1850.66 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1850.66 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1850.66 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:01, memory = 1850.66 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1960.54 (MB), peak = 2027.45 (MB)
Total wire length = 287342 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116128 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.54 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.54 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.54 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.54 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.54 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.54 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.54 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.54 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.54 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.54 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1960.54 (MB), peak = 2027.45 (MB)
Total wire length = 287342 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116128 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.54 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.54 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.54 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.54 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.54 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1837.86 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1837.86 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1837.86 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1837.86 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:01, memory = 1837.86 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1960.48 (MB), peak = 2027.45 (MB)
Total wire length = 287341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116127 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1960.48 (MB), peak = 2027.45 (MB)
Total wire length = 287341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116127 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1960.48 (MB), peak = 2027.45 (MB)
Total wire length = 287342 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116128 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1960.48 (MB), peak = 2027.45 (MB)
Total wire length = 287341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116128 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1960.48 (MB), peak = 2027.45 (MB)
Total wire length = 287342 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116128 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1960.48 (MB), peak = 2027.45 (MB)
Total wire length = 287342 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116128 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1960.48 (MB), peak = 2027.45 (MB)
Total wire length = 287342 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116128 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:01, memory = 1960.48 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1960.48 (MB), peak = 2027.45 (MB)
Total wire length = 287343 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116129 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:01, memory = 1960.48 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Short               18
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1960.48 (MB), peak = 2027.45 (MB)
Total wire length = 287343 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130726 um.
Total wire length on LAYER met2 = 116129 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 70% with 21 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 80% with 21 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 90% with 21 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1
Short               21
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1960.48 (MB), peak = 2027.45 (MB)
Total wire length = 287342 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130729 um.
Total wire length on LAYER met2 = 116125 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1
Short               20
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1960.48 (MB), peak = 2027.45 (MB)
Total wire length = 287341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130728 um.
Total wire length on LAYER met2 = 116125 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 27th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1
Short               20
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1837.66 (MB), peak = 2027.45 (MB)
Total wire length = 287342 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130728 um.
Total wire length on LAYER met2 = 116125 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 28th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 1837.66 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 1837.66 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 1837.66 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 1837.66 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 1837.66 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 1837.66 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:00, memory = 1837.66 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:00, memory = 1837.66 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:00, memory = 1837.66 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:00, memory = 1837.66 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1
Short               20
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1960.41 (MB), peak = 2027.45 (MB)
Total wire length = 287341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130728 um.
Total wire length on LAYER met2 = 116125 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 29th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1
Short               20
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1960.41 (MB), peak = 2027.45 (MB)
Total wire length = 287342 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130728 um.
Total wire length on LAYER met2 = 116126 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 30th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1
Short               20
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1960.41 (MB), peak = 2027.45 (MB)
Total wire length = 287342 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130728 um.
Total wire length on LAYER met2 = 116126 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 31st optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:01, memory = 1960.41 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1
Short               20
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1960.41 (MB), peak = 2027.45 (MB)
Total wire length = 287341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130728 um.
Total wire length on LAYER met2 = 116126 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 32nd optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:01, memory = 1960.41 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1
Short               20
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1960.41 (MB), peak = 2027.45 (MB)
Total wire length = 287341 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130728 um.
Total wire length on LAYER met2 = 116126 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50542.
Up-via summary (total 50542):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25356
           met2     1972
           met3      397
           met4       24
------------------------
               50542


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.41 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1837.77 (MB), peak = 2027.45 (MB)
Total wire length = 287340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130730 um.
Total wire length on LAYER met2 = 116121 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 34th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.77 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.77 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.77 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.77 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.77 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.77 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.77 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.77 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.77 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.77 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1960.39 (MB), peak = 2027.45 (MB)
Total wire length = 287340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130732 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 35th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1960.39 (MB), peak = 2027.45 (MB)
Total wire length = 287339 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 36th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1960.39 (MB), peak = 2027.45 (MB)
Total wire length = 287340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130732 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 37th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.39 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1960.52 (MB), peak = 2027.45 (MB)
Total wire length = 287340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130732 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 38th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1960.52 (MB), peak = 2027.45 (MB)
Total wire length = 287340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130732 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 39th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1960.52 (MB), peak = 2027.45 (MB)
Total wire length = 287339 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 40th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.52 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1837.73 (MB), peak = 2027.45 (MB)
Total wire length = 287339 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.73 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.73 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.73 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.73 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.73 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.73 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.73 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.73 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.73 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.73 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1960.35 (MB), peak = 2027.45 (MB)
Total wire length = 287339 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 42nd optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.35 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.35 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.35 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.35 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.35 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.35 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.35 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.35 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.35 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.35 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1960.48 (MB), peak = 2027.45 (MB)
Total wire length = 287338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130730 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 43rd optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1960.48 (MB), peak = 2027.45 (MB)
Total wire length = 287338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130730 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 44th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1960.48 (MB), peak = 2027.45 (MB)
Total wire length = 287338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130730 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 45th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1960.48 (MB), peak = 2027.45 (MB)
Total wire length = 287339 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 46th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.48 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1837.53 (MB), peak = 2027.45 (MB)
Total wire length = 287338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 47th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1960.16 (MB), peak = 2027.45 (MB)
Total wire length = 287338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 48th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.16 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.16 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.16 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.16 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.16 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.16 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.16 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.16 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.16 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.16 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1960.16 (MB), peak = 2027.45 (MB)
Total wire length = 287338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.53 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1960.28 (MB), peak = 2027.45 (MB)
Total wire length = 287339 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 50th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.28 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.28 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.28 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.28 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.28 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.28 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.28 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.28 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.28 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.28 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1960.28 (MB), peak = 2027.45 (MB)
Total wire length = 287340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130732 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 51st optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.28 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.28 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.28 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.28 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.28 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.28 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.28 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.28 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.28 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.28 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1837.57 (MB), peak = 2027.45 (MB)
Total wire length = 287340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130732 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 52nd optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.57 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.57 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.57 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.57 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:01, memory = 1837.57 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:01, memory = 1837.57 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:01, memory = 1837.57 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:01, memory = 1837.57 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:01, memory = 1837.57 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:01, memory = 1837.57 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1960.32 (MB), peak = 2027.45 (MB)
Total wire length = 287340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130732 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 53rd optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.32 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.32 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.32 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.32 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.32 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1960.32 (MB), peak = 2027.45 (MB)
Total wire length = 287339 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 54th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.32 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.32 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.32 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.32 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.32 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1960.32 (MB), peak = 2027.45 (MB)
Total wire length = 287340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130732 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 55th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.32 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1960.32 (MB), peak = 2027.45 (MB)
Total wire length = 287339 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 56th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.32 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.32 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1837.69 (MB), peak = 2027.45 (MB)
Total wire length = 287339 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.69 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.69 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.69 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.69 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.69 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.69 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.69 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.69 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.69 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:00, memory = 1837.69 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1960.31 (MB), peak = 2027.45 (MB)
Total wire length = 287338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130730 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 58th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:04, memory = 1960.31 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:04, memory = 1960.31 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:04, memory = 1960.31 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:04, memory = 1960.31 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:04, memory = 1960.31 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:05, memory = 1960.31 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:05, memory = 1960.31 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:05, memory = 1960.31 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1960.31 (MB), peak = 2027.45 (MB)
Total wire length = 287338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130730 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 59th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.31 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.31 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.31 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.31 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.31 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:01, memory = 1960.31 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1960.31 (MB), peak = 2027.45 (MB)
Total wire length = 287338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 60th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.31 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.31 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.31 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.31 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.31 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:02, memory = 1960.31 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1960.31 (MB), peak = 2027.45 (MB)
Total wire length = 287338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130730 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 61st optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:03, memory = 1960.31 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:03, memory = 1960.31 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:03, memory = 1960.31 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:03, memory = 1960.31 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:03, memory = 1960.31 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1960.31 (MB), peak = 2027.45 (MB)
Total wire length = 287339 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130732 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 62nd optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.31 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:03, memory = 1960.31 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:03, memory = 1960.31 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:03, memory = 1960.31 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:03, memory = 1960.31 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:03, memory = 1960.31 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1896.36 (MB), peak = 2027.45 (MB)
Total wire length = 287338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 63rd optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1896.36 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1896.36 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1896.36 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1896.36 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1896.36 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1896.36 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1896.36 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1896.36 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1896.36 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:04, memory = 1896.36 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1960.36 (MB), peak = 2027.45 (MB)
Total wire length = 287338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0195] Start 64th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.36 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.36 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.36 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.36 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.36 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.36 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.36 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.36 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:00, memory = 1960.36 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:04, memory = 1960.36 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Short               24
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1960.36 (MB), peak = 2027.45 (MB)
Total wire length = 287338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0198] Complete detail routing.
Total wire length = 287338 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 130731 um.
Total wire length on LAYER met2 = 116119 um.
Total wire length on LAYER met3 = 32903 um.
Total wire length on LAYER met4 = 7418 um.
Total wire length on LAYER met5 = 165 um.
Total number of vias = 50540.
Up-via summary (total 50540):

------------------------
 FR_MASTERSLICE        0
            li1    22793
           met1    25354
           met2     1972
           met3      397
           met4       24
------------------------
               50540


[INFO DRT-0267] cpu time = 00:03:19, elapsed time = 00:01:35, memory = 1960.36 (MB), peak = 2027.45 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Report metrics stage 5, detailed route...

==========================================================================
detailed route report_design_area
--------------------------------------------------------------------------
Design area 727990 um^2 13% utilization.
Elapsed time: 7:21.05[h:]min:sec. CPU time: user 2181.35 sys 10.40 (496%). Peak memory: 2076108KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
5_2_route                        441           2027 bca927ff30ba2d98dda0
