{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv " "Source file: C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1630430831244 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1630430831244 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv " "Source file: C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1630430831505 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1630430831505 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv " "Source file: C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1630430831758 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1630430831758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630430833171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630430833183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 31 20:27:13 2021 " "Processing started: Tue Aug 31 20:27:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630430833183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430833183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430833183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630430834338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_KBD " "Found entity 1: TOP_VGA_DEMO_KBD" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileyface_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileyface_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyface_moveCollision " "Found entity 1: smileyface_moveCollision" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849309 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller.sv(32) " "Verilog HDL information at game_controller.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/game_controller.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630430849312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/game_controller.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849313 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_drawSquare.sv(50) " "Verilog HDL information at back_ground_drawSquare.sv(50): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_drawSquare.sv" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630430849316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_drawSquare.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849325 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_draw.sv(63) " "Verilog HDL information at back_ground_draw.sv(63): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_draw.sv" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630430849328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_draw.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/objects_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/VGA_Controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmapx2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmapx2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMapX2 " "Found entity 1: smileyBitMapX2" {  } { { "RTL/VGA/smileyBitMapX2.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyBitMapX2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smiley_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smiley_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Smiley_Block " "Found entity 1: Smiley_Block" {  } { { "RTL/VGA/Smiley_Block.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Smiley_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_hart_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_hart_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_Hart_object " "Found entity 1: square_Hart_object" {  } { { "RTL/VGA/square_Hart_object.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/square_Hart_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hartsmatrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hartsmatrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HartsMatrixBitMap " "Found entity 1: HartsMatrixBitMap" {  } { { "RTL/VGA/HartsMatrixBitMap.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/HartsMatrixBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hart_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hart_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HART_DISPLAY " "Found entity 1: HART_DISPLAY" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/HART_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoder " "Found entity 1: keyToggle_decoder" {  } { { "RTL/KEYBOARD/keyToggle_decoder.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/keyToggle_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "RTL/KEYBOARD/simple_up_counter.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/hexss.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/hexss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexSS " "Found entity 1: HexSS" {  } { { "RTL/KEYBOARD/HexSS.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/HexSS.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/keyPad_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849380 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630430849384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/lpf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849385 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(69) " "Verilog HDL information at byterec.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/byterec.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630430849390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849391 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep bitrec.sv(22) " "Verilog HDL Attribute warning at bitrec.sv(22): overriding existing value for attribute \"keep\"" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/bitrec.sv" 22 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430849394 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(52) " "Verilog HDL information at bitrec.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/bitrec.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630430849395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keyboard_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keyboard_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KEYBOARD_INTERFACE " "Found entity 1: KEYBOARD_INTERFACE" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/numberposition.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/numberposition.v" { { "Info" "ISGN_ENTITY_NAME" "1 numberPosition " "Found entity 1: numberPosition" {  } { { "RTL/numberPosition.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/numberPosition.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/clock_divider.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider/clock_divider_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider/clock_divider_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_0002 " "Found entity 1: clock_divider_0002" {  } { { "clock_divider/clock_divider_0002.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/clock_divider/clock_divider_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849504 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/Ganit/Documents/Tomer/Proj/RTL/audio_codec_controller/audio_codec_controller.qxp C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp " "File \"C:/Users/Ganit/Documents/Tomer/Proj/RTL/audio_codec_controller/audio_codec_controller.qxp\" is a duplicate of already analyzed file \"C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1630430849511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 0 0 " "Found 0 design units, including 0 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/top_audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_AUDIO " "Found entity 1: TOP_AUDIO" {  } { { "RTL/AUDIO/TOP_AUDIO.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/TOP_AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/AUDIO/prescaler.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/AUDIO/ToneDecoder.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/ToneDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "RTL/AUDIO/AUDIO.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_loca.v 1 1 " "Found 1 design units, including 1 entities, in source file x_loca.v" { { "Info" "ISGN_ENTITY_NAME" "1 X_loca " "Found entity 1: X_loca" {  } { { "X_loca.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/X_loca.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_location.v 1 1 " "Found 1 design units, including 1 entities, in source file x_location.v" { { "Info" "ISGN_ENTITY_NAME" "1 X_location " "Found entity 1: X_location" {  } { { "X_location.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/X_location.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_location.v 1 1 " "Found 1 design units, including 1 entities, in source file y_location.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_location " "Found entity 1: Y_location" {  } { { "Y_location.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/Y_location.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_position.v 1 1 " "Found 1 design units, including 1 entities, in source file number_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 Number_position " "Found entity 1: Number_position" {  } { { "Number_position.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/Number_position.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_top_xy.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_top_xy.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_top_XY " "Found entity 1: matrix_top_XY" {  } { { "matrix_top_XY.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/matrix_top_XY.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849553 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 objects_mux_new.sv(86) " "Verilog HDL Expression warning at objects_mux_new.sv(86): truncated literal to match 8 bits" {  } { { "RTL/VGA/objects_mux_new.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/objects_mux_new.sv" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1630430849556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux_new " "Found entity 1: objects_mux_new" {  } { { "RTL/VGA/objects_mux_new.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/objects_mux_new.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849557 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller_all.sv(76) " "Verilog HDL information at game_controller_all.sv(76): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/game_controller_all.sv" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630430849560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller_all " "Found entity 1: game_controller_all" {  } { { "RTL/VGA/game_controller_all.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/game_controller_all.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Draw_request draw_request Vaccines_positions_collision.sv(21) " "Verilog HDL Declaration information at Vaccines_positions_collision.sv(21): object \"Draw_request\" differs only in case from object \"draw_request\" in the same scope" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1630430849563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vaccines_positions_collision.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vaccines_positions_collision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Vaccines_positions_collision " "Found entity 1: Vaccines_positions_collision" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vaccinebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vaccinebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vaccineBitMap " "Found entity 1: vaccineBitMap" {  } { { "RTL/VGA/vaccineBitMap.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/vaccineBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/10_square_objects.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/10_square_objects.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 10_Square_Objects " "Found entity 1: 10_Square_Objects" {  } { { "RTL/VGA/10_Square_Objects.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/10_Square_Objects.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vaccine_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vaccine_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vaccine_Block " "Found entity 1: vaccine_Block" {  } { { "RTL/VGA/vaccine_Block.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/vaccine_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/line.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Line " "Found entity 1: Line" {  } { { "RTL/VGA/Line.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Line.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/coronabitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/coronabitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coronaBitMap " "Found entity 1: coronaBitMap" {  } { { "RTL/VGA/coronaBitMap.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/coronaBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/corona_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/corona_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 corona_Block " "Found entity 1: corona_Block" {  } { { "RTL/VGA/corona_Block.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/corona_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Draw_request draw_request corona_position_collision.sv(16) " "Verilog HDL Declaration information at corona_position_collision.sv(16): object \"Draw_request\" differs only in case from object \"draw_request\" in the same scope" {  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/corona_position_collision.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1630430849592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/corona_position_collision.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/corona_position_collision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corona_positions_collision " "Found entity 1: corona_positions_collision" {  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/corona_position_collision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/benetbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/benetbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BenetBitMap " "Found entity 1: BenetBitMap" {  } { { "RTL/VGA/BenetBitMap.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/BenetBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/benet_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/benet_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Benet_Block " "Found entity 1: Benet_Block" {  } { { "RTL/VGA/Benet_Block.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Benet_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/benettopleftx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/benettopleftx.v" { { "Info" "ISGN_ENTITY_NAME" "1 BenetTopLeftX " "Found entity 1: BenetTopLeftX" {  } { { "RTL/BenetTopLeftX.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/BenetTopLeftX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/benettoplefty.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/benettoplefty.v" { { "Info" "ISGN_ENTITY_NAME" "1 BenetTopLeftY " "Found entity 1: BenetTopLeftY" {  } { { "RTL/BenetTopLeftY.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/BenetTopLeftY.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/handbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/handbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 handBitMap " "Found entity 1: handBitMap" {  } { { "RTL/VGA/handBitMap.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/handBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/scorecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/scorecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreCounter " "Found entity 1: scoreCounter" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/scoreCounter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/constant.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/constant.sv" { { "Info" "ISGN_ENTITY_NAME" "1 constant " "Found entity 1: constant" {  } { { "RTL/VGA/constant.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/constant.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/scoreboard.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/scoreboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCOREBOARD " "Found entity 1: SCOREBOARD" {  } { { "RTL/VGA/SCOREBOARD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/SCOREBOARD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "RTL/VGA/Timer.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/timecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/timecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timeCounter " "Found entity 1: timeCounter" {  } { { "RTL/VGA/timeCounter.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/timeCounter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "RTL/one_sec_counter.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/one_sec_counter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sound_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sound_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sound_control " "Found entity 1: sound_control" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430849644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430849644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430849644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430849644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(38) " "Verilog HDL Implicit Net warning at byterec.sv(38): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/byterec.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430849644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_KBD " "Elaborating entity \"TOP_VGA_DEMO_KBD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630430849894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw back_ground_draw:inst4 " "Elaborating entity \"back_ground_draw\" for hierarchy \"back_ground_draw:inst4\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst4" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 504 -304 -80 616 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430849920 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COLOR_MARTIX_SIZE back_ground_draw.sv(19) " "Verilog HDL or VHDL warning at back_ground_draw.sv(19): object \"COLOR_MARTIX_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_draw.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630430849921 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(68) " "Verilog HDL assignment warning at back_ground_draw.sv(68): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_draw.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430849922 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(84) " "Verilog HDL assignment warning at back_ground_draw.sv(84): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_draw.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430849922 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(95) " "Verilog HDL assignment warning at back_ground_draw.sv(95): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_draw.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430849922 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 back_ground_draw.sv(153) " "Verilog HDL assignment warning at back_ground_draw.sv(153): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/back_ground_draw.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430849923 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst12 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst12\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst12" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { -8 64 224 136 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430849938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_0002 clock_divider:inst12\|clock_divider_0002:clock_divider_inst " "Elaborating entity \"clock_divider_0002\" for hierarchy \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\"" {  } { { "clock_divider.v" "clock_divider_inst" { Text "C:/Users/Ganit/Documents/Tomer/Proj/clock_divider.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430849946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_divider/clock_divider_0002.v" "altera_pll_i" { Text "C:/Users/Ganit/Documents/Tomer/Proj/clock_divider/clock_divider_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850008 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630430850024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\"" {  } { { "clock_divider/clock_divider_0002.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/clock_divider/clock_divider_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430850037 ""}  } { { "clock_divider/clock_divider_0002.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/clock_divider/clock_divider_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630430850037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 376 912 1120 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(76) " "Verilog HDL assignment warning at VGA_Controller.sv(76): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/VGA_Controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850043 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(77) " "Verilog HDL assignment warning at VGA_Controller.sv(77): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/VGA_Controller.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850043 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 VGA_Controller.sv(90) " "Verilog HDL assignment warning at VGA_Controller.sv(90): truncated value with size 11 to match size of target (1)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/VGA_Controller.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850043 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux_new objects_mux_new:inst8 " "Elaborating entity \"objects_mux_new\" for hierarchy \"objects_mux_new:inst8\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst8" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 376 544 816 744 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Smiley_Block Smiley_Block:inst1 " "Elaborating entity \"Smiley_Block\" for hierarchy \"Smiley_Block:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst1" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 152 576 824 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850073 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "toggleX " "Pin \"toggleX\" not connected" {  } { { "RTL/VGA/Smiley_Block.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Smiley_Block.bdf" { { 528 80 248 544 "toggleX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1630430850076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handBitMap Smiley_Block:inst1\|handBitMap:inst3 " "Elaborating entity \"handBitMap\" for hierarchy \"Smiley_Block:inst1\|handBitMap:inst3\"" {  } { { "RTL/VGA/Smiley_Block.bdf" "inst3" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Smiley_Block.bdf" { { 344 1304 1544 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850084 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630430850180 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630430850180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object Smiley_Block:inst1\|square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"Smiley_Block:inst1\|square_object:inst6\"" {  } { { "RTL/VGA/Smiley_Block.bdf" "inst6" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Smiley_Block.bdf" { { 376 936 1160 520 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smileyface_moveCollision Smiley_Block:inst1\|smileyface_moveCollision:inst " "Elaborating entity \"smileyface_moveCollision\" for hierarchy \"Smiley_Block:inst1\|smileyface_moveCollision:inst\"" {  } { { "RTL/VGA/Smiley_Block.bdf" "inst" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Smiley_Block.bdf" { { 440 584 808 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850205 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE smileyface_moveCollision.sv(91) " "Verilog HDL or VHDL warning at smileyface_moveCollision.sv(91): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630430850208 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE smileyface_moveCollision.sv(92) " "Verilog HDL or VHDL warning at smileyface_moveCollision.sv(92): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630430850208 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bracketOffset smileyface_moveCollision.sv(93) " "Verilog HDL or VHDL warning at smileyface_moveCollision.sv(93): object \"bracketOffset\" assigned a value but never read" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630430850208 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OBJECT_WIDTH_X smileyface_moveCollision.sv(94) " "Verilog HDL or VHDL warning at smileyface_moveCollision.sv(94): object \"OBJECT_WIDTH_X\" assigned a value but never read" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630430850208 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(108) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(108): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850209 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(109) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(109): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850209 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "smileyface_moveCollision.sv(118) " "Verilog HDL warning at smileyface_moveCollision.sv(118): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 118 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630430850209 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "smileyface_moveCollision.sv(119) " "Verilog HDL warning at smileyface_moveCollision.sv(119): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 119 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630430850209 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "smileyface_moveCollision.sv(120) " "Verilog HDL warning at smileyface_moveCollision.sv(120): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 120 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630430850211 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(123) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(123): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850211 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(124) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(124): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850211 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(125) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(125): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850211 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smileyface_moveCollision.sv(126) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(126): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850211 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 smileyface_moveCollision.sv(127) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(127): truncated value with size 32 to match size of target (1)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850211 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 smileyface_moveCollision.sv(128) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(128): truncated value with size 32 to match size of target (1)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850212 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 smileyface_moveCollision.sv(145) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(145): truncated value with size 32 to match size of target (1)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850212 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 smileyface_moveCollision.sv(152) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(152): truncated value with size 32 to match size of target (1)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850212 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 smileyface_moveCollision.sv(176) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(176): truncated value with size 32 to match size of target (6)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850213 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 smileyface_moveCollision.sv(177) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(177): truncated value with size 32 to match size of target (1)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850213 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 smileyface_moveCollision.sv(179) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(179): truncated value with size 32 to match size of target (6)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850213 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 smileyface_moveCollision.sv(187) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(187): truncated value with size 32 to match size of target (1)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850213 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 smileyface_moveCollision.sv(189) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(189): truncated value with size 32 to match size of target (6)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850213 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 smileyface_moveCollision.sv(197) " "Verilog HDL assignment warning at smileyface_moveCollision.sv(197): truncated value with size 32 to match size of target (6)" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850214 "|TOP_VGA_DEMO_KBD|Smiley_Block:inst1|smileyface_moveCollision:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEYBOARD_INTERFACE KEYBOARD_INTERFACE:inst19 " "Elaborating entity \"KEYBOARD_INTERFACE\" for hierarchy \"KEYBOARD_INTERFACE:inst19\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst19" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 216 -24 176 344 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:inst1 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:inst1\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst1" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 80 904 1144 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF KEYBOARD_INTERFACE:inst19\|KBDINTF:inst " "Elaborating entity \"KBDINTF\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 208 336 528 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|byterec:inst3 " "Elaborating entity \"byterec\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|byterec:inst3\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst3" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/KBDINTF.bdf" { { 48 896 1088 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|bitrec:inst4 " "Elaborating entity \"bitrec\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|bitrec:inst4\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst4" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/KBDINTF.bdf" { { 136 536 720 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|lpf:inst5 " "Elaborating entity \"lpf\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|KBDINTF:inst\|lpf:inst5\"" {  } { { "RTL/KEYBOARD/KBDINTF.bdf" "inst5" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/KBDINTF.bdf" { { 136 304 456 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder KEYBOARD_INTERFACE:inst19\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst2" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 416 360 560 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(40) " "Verilog HDL assignment warning at keyPad_decoder.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/keyPad_decoder.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850333 "|TOP_VGA_DEMO_KBD|KEYBOARD_INTERFACE:inst19|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToggle_decoder KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:inst3 " "Elaborating entity \"keyToggle_decoder\" for hierarchy \"KEYBOARD_INTERFACE:inst19\|keyToggle_decoder:inst3\"" {  } { { "RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" "inst3" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf" { { 296 920 1160 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller_all game_controller_all:inst9 " "Elaborating entity \"game_controller_all\" for hierarchy \"game_controller_all:inst9\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst9" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 744 512 848 920 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vaccine_Block vaccine_Block:inst6 " "Elaborating entity \"vaccine_Block\" for hierarchy \"vaccine_Block:inst6\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst6" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1352 280 648 1576 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vaccines_positions_collision vaccine_Block:inst6\|Vaccines_positions_collision:inst2 " "Elaborating entity \"Vaccines_positions_collision\" for hierarchy \"vaccine_Block:inst6\|Vaccines_positions_collision:inst2\"" {  } { { "RTL/VGA/vaccine_Block.bdf" "inst2" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/vaccine_Block.bdf" { { 320 96 392 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE Vaccines_positions_collision.sv(59) " "Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(59): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630430850401 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE Vaccines_positions_collision.sv(60) " "Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(60): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630430850401 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bracketOffset Vaccines_positions_collision.sv(61) " "Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(61): object \"bracketOffset\" assigned a value but never read" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630430850401 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OBJECT_WIDTH_X Vaccines_positions_collision.sv(62) " "Verilog HDL or VHDL warning at Vaccines_positions_collision.sv(62): object \"OBJECT_WIDTH_X\" assigned a value but never read" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630430850402 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Vaccines_positions_collision.sv(76) " "Verilog HDL warning at Vaccines_positions_collision.sv(76): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv" 76 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630430850402 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Vaccines_positions_collision.sv(77) " "Verilog HDL warning at Vaccines_positions_collision.sv(77): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv" 77 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630430850402 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Vaccines_positions_collision.sv(78) " "Verilog HDL warning at Vaccines_positions_collision.sv(78): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv" 78 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630430850402 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Vaccines_positions_collision.sv(112) " "Verilog HDL assignment warning at Vaccines_positions_collision.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/Vaccines_positions_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Vaccines_positions_collision.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430850404 "|TOP_VGA_DEMO_KBD|vaccine_Block:inst6|Vaccines_positions_collision:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vaccineBitMap vaccine_Block:inst6\|vaccineBitMap:inst " "Elaborating entity \"vaccineBitMap\" for hierarchy \"vaccine_Block:inst6\|vaccineBitMap:inst\"" {  } { { "RTL/VGA/vaccine_Block.bdf" "inst" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/vaccine_Block.bdf" { { 224 824 1136 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430850465 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630430851468 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630430851468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "10_Square_Objects vaccine_Block:inst6\|10_Square_Objects:inst4 " "Elaborating entity \"10_Square_Objects\" for hierarchy \"vaccine_Block:inst6\|10_Square_Objects:inst4\"" {  } { { "RTL/VGA/vaccine_Block.bdf" "inst4" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/vaccine_Block.bdf" { { 256 448 752 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430851579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object vaccine_Block:inst6\|10_Square_Objects:inst4\|square_object:inst " "Elaborating entity \"square_object\" for hierarchy \"vaccine_Block:inst6\|10_Square_Objects:inst4\|square_object:inst\"" {  } { { "RTL/VGA/10_Square_Objects.bdf" "inst" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/10_Square_Objects.bdf" { { -32 432 656 112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430851610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst11 " "Elaborating entity \"random\" for hierarchy \"random:inst11\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst11" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1336 -392 -176 1448 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430851658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430851659 "|TOP_VGA_DEMO_KBD|random:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430851659 "|TOP_VGA_DEMO_KBD|random:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst2 " "Elaborating entity \"random\" for hierarchy \"random:inst2\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst2" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1480 -384 -168 1592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430851668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430851669 "|TOP_VGA_DEMO_KBD|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430851669 "|TOP_VGA_DEMO_KBD|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430851669 "|TOP_VGA_DEMO_KBD|random:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430851669 "|TOP_VGA_DEMO_KBD|random:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst7 " "Elaborating entity \"random\" for hierarchy \"random:inst7\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst7" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1656 -376 -160 1768 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430851677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430851678 "|TOP_VGA_DEMO_KBD|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430851678 "|TOP_VGA_DEMO_KBD|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430851678 "|TOP_VGA_DEMO_KBD|random:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430851678 "|TOP_VGA_DEMO_KBD|random:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corona_Block corona_Block:inst17 " "Elaborating entity \"corona_Block\" for hierarchy \"corona_Block:inst17\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst17" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 2048 296 656 2272 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430851688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coronaBitMap corona_Block:inst17\|coronaBitMap:inst " "Elaborating entity \"coronaBitMap\" for hierarchy \"corona_Block:inst17\|coronaBitMap:inst\"" {  } { { "RTL/VGA/corona_Block.bdf" "inst" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/corona_Block.bdf" { { 224 696 1000 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430851708 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630430852576 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630430852576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corona_positions_collision corona_Block:inst17\|corona_positions_collision:inst3 " "Elaborating entity \"corona_positions_collision\" for hierarchy \"corona_Block:inst17\|corona_positions_collision:inst3\"" {  } { { "RTL/VGA/corona_Block.bdf" "inst3" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/corona_Block.bdf" { { 320 -136 152 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430852674 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "corona_position_collision.sv(31) " "Verilog HDL warning at corona_position_collision.sv(31): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/corona_position_collision.sv" 31 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630430852676 "|TOP_VGA_DEMO_KBD|corona_Block:inst17|corona_positions_collision:inst3"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "corona_position_collision.sv(32) " "Verilog HDL warning at corona_position_collision.sv(32): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/corona_position_collision.sv" 32 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630430852676 "|TOP_VGA_DEMO_KBD|corona_Block:inst17|corona_positions_collision:inst3"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "corona_position_collision.sv(33) " "Verilog HDL warning at corona_position_collision.sv(33): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/corona_position_collision.sv" 33 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630430852676 "|TOP_VGA_DEMO_KBD|corona_Block:inst17|corona_positions_collision:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 corona_position_collision.sv(56) " "Verilog HDL assignment warning at corona_position_collision.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/corona_position_collision.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430852678 "|TOP_VGA_DEMO_KBD|corona_Block:inst17|corona_positions_collision:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst20 " "Elaborating entity \"random\" for hierarchy \"random:inst20\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst20" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1944 -400 -184 2056 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430852740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430852741 "|TOP_VGA_DEMO_KBD|random:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/KEYBOARD/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430852741 "|TOP_VGA_DEMO_KBD|random:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HART_DISPLAY HART_DISPLAY:inst5 " "Elaborating entity \"HART_DISPLAY\" for hierarchy \"HART_DISPLAY:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst5" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 672 -288 -24 800 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430852752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HartsMatrixBitMap HART_DISPLAY:inst5\|HartsMatrixBitMap:inst6 " "Elaborating entity \"HartsMatrixBitMap\" for hierarchy \"HART_DISPLAY:inst5\|HartsMatrixBitMap:inst6\"" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "inst6" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/HART_DISPLAY.bdf" { { 296 1304 1528 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430852763 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630430853073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object HART_DISPLAY:inst5\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"HART_DISPLAY:inst5\|square_object:inst11\"" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "inst11" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/HART_DISPLAY.bdf" { { 328 776 1000 472 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430853093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_top_XY HART_DISPLAY:inst5\|matrix_top_XY:inst " "Elaborating entity \"matrix_top_XY\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\"" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "inst" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/HART_DISPLAY.bdf" { { 432 424 536 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430853117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "matrix_top_XY.v" "LPM_CONSTANT_component" { Text "C:/Users/Ganit/Documents/Tomer/Proj/matrix_top_XY.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430853161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "matrix_top_XY.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/matrix_top_XY.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430853168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 32 " "Parameter \"lpm_cvalue\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430853168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430853168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430853168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430853168 ""}  } { { "matrix_top_XY.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/matrix_top_XY.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630430853168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_gj8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_gj8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_gj8 " "Found entity 1: lpm_constant_gj8" {  } { { "db/lpm_constant_gj8.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_gj8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430853192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430853192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_gj8 HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag " "Elaborating entity \"lpm_constant_gj8\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430853192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_gj8.tdf" "mgl_prim1" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_gj8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430853903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_gj8.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_gj8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430853920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000100000 " "Parameter \"CVALUE\" = \"00000100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430853920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430853920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430853920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430853920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430853920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430853920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430853920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430853920 ""}  } { { "db/lpm_constant_gj8.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_gj8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630430853920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430854094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430854286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"HART_DISPLAY:inst5\|matrix_top_XY:inst\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_gj8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430854480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line Line:inst13 " "Elaborating entity \"Line\" for hierarchy \"Line:inst13\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst13" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1632 928 1152 1776 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430854535 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "offsets_32 Line.sv(44) " "Verilog HDL or VHDL warning at Line.sv(44): object \"offsets_32\" assigned a value but never read" {  } { { "RTL/VGA/Line.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Line.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630430854538 "|TOP_VGA_DEMO_KBD|Line:inst13"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Line.sv(87) " "Verilog HDL warning at Line.sv(87): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/VGA/Line.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Line.sv" 87 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630430854544 "|TOP_VGA_DEMO_KBD|Line:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOREBOARD SCOREBOARD:inst16 " "Elaborating entity \"SCOREBOARD\" for hierarchy \"SCOREBOARD:inst16\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst16" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1936 1256 1472 2096 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430854596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap SCOREBOARD:inst16\|NumbersBitMap:inst2 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"SCOREBOARD:inst16\|NumbersBitMap:inst2\"" {  } { { "RTL/VGA/SCOREBOARD.bdf" "inst2" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/SCOREBOARD.bdf" { { 136 944 1168 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430854606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630430854698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object SCOREBOARD:inst16\|square_object:inst " "Elaborating entity \"square_object\" for hierarchy \"SCOREBOARD:inst16\|square_object:inst\"" {  } { { "RTL/VGA/SCOREBOARD.bdf" "inst" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/SCOREBOARD.bdf" { { 168 456 680 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430854723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant SCOREBOARD:inst16\|constant:inst5 " "Elaborating entity \"constant\" for hierarchy \"SCOREBOARD:inst16\|constant:inst5\"" {  } { { "RTL/VGA/SCOREBOARD.bdf" "inst5" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/SCOREBOARD.bdf" { { 488 32 184 600 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430854735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreCounter SCOREBOARD:inst16\|scoreCounter:inst4 " "Elaborating entity \"scoreCounter\" for hierarchy \"SCOREBOARD:inst16\|scoreCounter:inst4\"" {  } { { "RTL/VGA/SCOREBOARD.bdf" "inst4" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/SCOREBOARD.bdf" { { 288 104 272 400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430854744 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreCounter.sv(28) " "Verilog HDL assignment warning at scoreCounter.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/scoreCounter.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430854745 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst16|scoreCounter:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreCounter.sv(36) " "Verilog HDL assignment warning at scoreCounter.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/scoreCounter.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430854745 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst16|scoreCounter:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreCounter.sv(38) " "Verilog HDL assignment warning at scoreCounter.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/scoreCounter.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430854746 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst16|scoreCounter:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreCounter.sv(50) " "Verilog HDL assignment warning at scoreCounter.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/scoreCounter.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430854746 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst16|scoreCounter:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scoreCounter.sv(53) " "Verilog HDL assignment warning at scoreCounter.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/scoreCounter.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/scoreCounter.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430854746 "|TOP_VGA_DEMO_KBD|SCOREBOARD:inst16|scoreCounter:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Benet_Block Benet_Block:inst14 " "Elaborating entity \"Benet_Block\" for hierarchy \"Benet_Block:inst14\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst14" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 920 -256 -40 1048 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430854760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BenetBitMap Benet_Block:inst14\|BenetBitMap:inst " "Elaborating entity \"BenetBitMap\" for hierarchy \"Benet_Block:inst14\|BenetBitMap:inst\"" {  } { { "RTL/VGA/Benet_Block.bdf" "inst" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Benet_Block.bdf" { { 256 696 936 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430854771 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630430855788 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630430855788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BenetTopLeftX Benet_Block:inst14\|BenetTopLeftX:inst5 " "Elaborating entity \"BenetTopLeftX\" for hierarchy \"Benet_Block:inst14\|BenetTopLeftX:inst5\"" {  } { { "RTL/VGA/Benet_Block.bdf" "inst5" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Benet_Block.bdf" { { 272 -240 -128 320 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430855819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/BenetTopLeftX.v" "LPM_CONSTANT_component" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/BenetTopLeftX.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430855834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/BenetTopLeftX.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/BenetTopLeftX.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430855841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 270 " "Parameter \"lpm_cvalue\" = \"270\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=BTLX " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=BTLX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855841 ""}  } { { "RTL/BenetTopLeftX.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/BenetTopLeftX.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630430855841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_el8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_el8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_el8 " "Found entity 1: lpm_constant_el8" {  } { { "db/lpm_constant_el8.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_el8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430855867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430855867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_el8 Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_el8:ag " "Elaborating entity \"lpm_constant_el8\" for hierarchy \"Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_el8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430855867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_el8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_el8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_el8.tdf" "mgl_prim1" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_el8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430855876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_el8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_el8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_el8.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_el8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430855893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_el8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_el8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00100001110 " "Parameter \"CVALUE\" = \"00100001110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1112820824 " "Parameter \"NODE_NAME\" = \"1112820824\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855893 ""}  } { { "db/lpm_constant_el8.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_el8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630430855893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_el8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Benet_Block:inst14\|BenetTopLeftX:inst5\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_el8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430855902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BenetTopLeftY Benet_Block:inst14\|BenetTopLeftY:inst4 " "Elaborating entity \"BenetTopLeftY\" for hierarchy \"Benet_Block:inst14\|BenetTopLeftY:inst4\"" {  } { { "RTL/VGA/Benet_Block.bdf" "inst4" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Benet_Block.bdf" { { 344 -240 -128 392 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430855924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Benet_Block:inst14\|BenetTopLeftY:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Benet_Block:inst14\|BenetTopLeftY:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/BenetTopLeftY.v" "LPM_CONSTANT_component" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/BenetTopLeftY.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430855963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Benet_Block:inst14\|BenetTopLeftY:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Benet_Block:inst14\|BenetTopLeftY:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RTL/BenetTopLeftY.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/BenetTopLeftY.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430855971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Benet_Block:inst14\|BenetTopLeftY:inst4\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Benet_Block:inst14\|BenetTopLeftY:inst4\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 30 " "Parameter \"lpm_cvalue\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=BTLY " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=BTLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430855971 ""}  } { { "RTL/BenetTopLeftY.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/BenetTopLeftY.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630430855971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_fl8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_fl8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_fl8 " "Found entity 1: lpm_constant_fl8" {  } { { "db/lpm_constant_fl8.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_fl8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430856001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430856001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_fl8 Benet_Block:inst14\|BenetTopLeftY:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fl8:ag " "Elaborating entity \"lpm_constant_fl8\" for hierarchy \"Benet_Block:inst14\|BenetTopLeftY:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fl8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430856002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Benet_Block:inst14\|BenetTopLeftY:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fl8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Benet_Block:inst14\|BenetTopLeftY:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fl8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_fl8.tdf" "mgl_prim1" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_fl8.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430856010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Benet_Block:inst14\|BenetTopLeftY:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fl8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"Benet_Block:inst14\|BenetTopLeftY:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fl8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_fl8.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_fl8.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430856031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Benet_Block:inst14\|BenetTopLeftY:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fl8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"Benet_Block:inst14\|BenetTopLeftY:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_fl8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000011110 " "Parameter \"CVALUE\" = \"00000011110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430856032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430856032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430856032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1112820825 " "Parameter \"NODE_NAME\" = \"1112820825\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430856032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430856032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430856032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 11 " "Parameter \"WIDTH_WORD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430856032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430856032 ""}  } { { "db/lpm_constant_fl8.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_constant_fl8.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630430856032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:inst23 " "Elaborating entity \"Timer\" for hierarchy \"Timer:inst23\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst23" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1288 928 1088 1416 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430856041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timeCounter Timer:inst23\|timeCounter:inst " "Elaborating entity \"timeCounter\" for hierarchy \"Timer:inst23\|timeCounter:inst\"" {  } { { "RTL/VGA/Timer.bdf" "inst" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Timer.bdf" { { 232 184 352 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430856050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeCounter.sv(29) " "Verilog HDL assignment warning at timeCounter.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/timeCounter.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/timeCounter.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856051 "|TOP_VGA_DEMO_KBD|Timer:inst23|timeCounter:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeCounter.sv(33) " "Verilog HDL assignment warning at timeCounter.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "RTL/VGA/timeCounter.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/timeCounter.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856051 "|TOP_VGA_DEMO_KBD|Timer:inst23|timeCounter:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter Timer:inst23\|one_sec_counter:inst1 " "Elaborating entity \"one_sec_counter\" for hierarchy \"Timer:inst23\|one_sec_counter:inst1\"" {  } { { "RTL/VGA/Timer.bdf" "inst1" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/Timer.bdf" { { 264 -56 104 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430856060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:inst18 " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:inst18\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst18" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1008 864 1088 1136 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430856073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller AUDIO:inst18\|audio_codec_controller:inst2 " "Elaborating entity \"audio_codec_controller\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst2\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst2" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/AUDIO.bdf" { { 136 1008 1280 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430856083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable AUDIO:inst18\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"AUDIO:inst18\|sintable:inst1\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst1" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/AUDIO.bdf" { { 104 520 768 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430856218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(30) " "Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/SinTable.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856222 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter AUDIO:inst18\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"AUDIO:inst18\|addr_counter:inst9\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst9" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/AUDIO.bdf" { { 448 968 1200 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430856241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856242 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler AUDIO:inst18\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"AUDIO:inst18\|prescaler:inst3\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst3" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/AUDIO.bdf" { { 496 632 872 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430856251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder AUDIO:inst18\|ToneDecoder:inst4 " "Elaborating entity \"ToneDecoder\" for hierarchy \"AUDIO:inst18\|ToneDecoder:inst4\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst4" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/AUDIO/AUDIO.bdf" { { 528 280 496 608 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430856262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_control sound_control:inst10 " "Elaborating entity \"sound_control\" for hierarchy \"sound_control:inst10\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst10" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1056 368 640 1200 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430856273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sound_control.sv(22) " "Verilog HDL assignment warning at sound_control.sv(22): truncated value with size 32 to match size of target (2)" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856273 "|TOP_VGA_DEMO_KBD|sound_control:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sound_control.sv(23) " "Verilog HDL assignment warning at sound_control.sv(23): truncated value with size 32 to match size of target (2)" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856274 "|TOP_VGA_DEMO_KBD|sound_control:inst10"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "sound_control.sv(34) " "Verilog HDL warning at sound_control.sv(34): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 34 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630430856274 "|TOP_VGA_DEMO_KBD|sound_control:inst10"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "sound_control.sv(35) " "Verilog HDL warning at sound_control.sv(35): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 35 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1630430856274 "|TOP_VGA_DEMO_KBD|sound_control:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sound_control.sv(41) " "Verilog HDL assignment warning at sound_control.sv(41): truncated value with size 32 to match size of target (2)" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856274 "|TOP_VGA_DEMO_KBD|sound_control:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sound_control.sv(42) " "Verilog HDL assignment warning at sound_control.sv(42): truncated value with size 32 to match size of target (2)" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856274 "|TOP_VGA_DEMO_KBD|sound_control:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sound_control.sv(53) " "Verilog HDL assignment warning at sound_control.sv(53): truncated value with size 32 to match size of target (7)" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856274 "|TOP_VGA_DEMO_KBD|sound_control:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sound_control.sv(54) " "Verilog HDL assignment warning at sound_control.sv(54): truncated value with size 32 to match size of target (2)" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856275 "|TOP_VGA_DEMO_KBD|sound_control:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sound_control.sv(55) " "Verilog HDL assignment warning at sound_control.sv(55): truncated value with size 32 to match size of target (2)" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856275 "|TOP_VGA_DEMO_KBD|sound_control:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sound_control.sv(67) " "Verilog HDL assignment warning at sound_control.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856275 "|TOP_VGA_DEMO_KBD|sound_control:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sound_control.sv(68) " "Verilog HDL assignment warning at sound_control.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856275 "|TOP_VGA_DEMO_KBD|sound_control:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sound_control.sv(69) " "Verilog HDL assignment warning at sound_control.sv(69): truncated value with size 32 to match size of target (4)" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856275 "|TOP_VGA_DEMO_KBD|sound_control:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sound_control.sv(73) " "Verilog HDL assignment warning at sound_control.sv(73): truncated value with size 32 to match size of target (4)" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856275 "|TOP_VGA_DEMO_KBD|sound_control:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sound_control.sv(74) " "Verilog HDL assignment warning at sound_control.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856275 "|TOP_VGA_DEMO_KBD|sound_control:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sound_control.sv(75) " "Verilog HDL assignment warning at sound_control.sv(75): truncated value with size 32 to match size of target (4)" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630430856276 "|TOP_VGA_DEMO_KBD|sound_control:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst24 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst24\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst24" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1264 1320 1504 1344 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430856286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_poo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_poo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_poo " "Found entity 1: sld_ela_trigger_poo" {  } { { "db/sld_ela_trigger_poo.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/sld_ela_trigger_poo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430858068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430858068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_lab1demo_auto_signaltap_0_1_da62.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_lab1demo_auto_signaltap_0_1_da62.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_Lab1Demo_auto_signaltap_0_1_da62 " "Found entity 1: sld_reserved_Lab1Demo_auto_signaltap_0_1_da62" {  } { { "db/sld_reserved_lab1demo_auto_signaltap_0_1_da62.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/sld_reserved_lab1demo_auto_signaltap_0_1_da62.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430858255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430858255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kl84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kl84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kl84 " "Found entity 1: altsyncram_kl84" {  } { { "db/altsyncram_kl84.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/altsyncram_kl84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430860058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430860058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430860178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430860178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430860254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430860254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430860524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430860524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430860670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430860670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/cntr_49i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430860854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430860854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430860924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430860924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/cntr_24j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430861028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430861028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/cntr_v8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430861160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430861160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430861311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430861311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430861388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430861388 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430861553 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1630430861737 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.08.31.20:27:48 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2021.08.31.20:27:48 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430868361 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430874134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430874443 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430883379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430883534 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430883696 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430883882 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430883891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430883892 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1630430884650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430884972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430884972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430885148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430885148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430885151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430885151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430885227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430885227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430885356 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430885356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430885356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430885464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430885464 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1630430887120 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "corona_Block:inst17\|corona_positions_collision:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"corona_Block:inst17\|corona_positions_collision:inst3\|Mod0\"" {  } { { "RTL/VGA/corona_position_collision.sv" "Mod0" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/corona_position_collision.sv" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430915391 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1630430915391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "corona_Block:inst17\|corona_positions_collision:inst3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"corona_Block:inst17\|corona_positions_collision:inst3\|lpm_divide:Mod0\"" {  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/corona_position_collision.sv" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430915631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "corona_Block:inst17\|corona_positions_collision:inst3\|lpm_divide:Mod0 " "Instantiated megafunction \"corona_Block:inst17\|corona_positions_collision:inst3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430915632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430915632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430915632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630430915632 ""}  } { { "RTL/VGA/corona_position_collision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/corona_position_collision.sv" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630430915632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430915736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430915736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430915768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430915768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630430915803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430915803 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RTL/VGA/smileyface_moveCollision.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/smileyface_moveCollision.sv" 140 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1630430918043 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1630430918043 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 1208 1384 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430930010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 1208 1384 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430930010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 1208 1384 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430930010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 1208 1384 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430930010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 1208 1384 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430930010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 1208 1384 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430930010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 1208 1384 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430930010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 1208 1384 1048 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430930010 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630430930010 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1472 1488 1664 1488 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630430930011 "|TOP_VGA_DEMO_KBD|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1472 1488 1664 1488 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630430930011 "|TOP_VGA_DEMO_KBD|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1472 1488 1664 1488 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630430930011 "|TOP_VGA_DEMO_KBD|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVGA\[26\] VCC " "Pin \"OVGA\[26\]\" is stuck at VCC" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 448 1192 1368 464 "OVGA\[28..0\]" "" } { 440 1120 1192 457 "OVGA\[28..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630430930011 "|TOP_VGA_DEMO_KBD|OVGA[26]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630430930011 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430930718 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sound_control:inst10\|sound_ns\[0\] High " "Register sound_control:inst10\|sound_ns\[0\] will power up to High" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1630430931577 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sound_control:inst10\|sound_ps\[1\] High " "Register sound_control:inst10\|sound_ps\[1\] will power up to High" {  } { { "RTL/sound_control.sv" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/RTL/sound_control.sv" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1630430931577 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1630430931577 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630430948379 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ganit/Documents/Tomer/Proj/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/Users/Ganit/Documents/Tomer/Proj/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430949013 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 87 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 87 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1630430951224 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "150 " "Attempting to remove 150 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_LED~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_LED~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_LED " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_LED\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left_ack~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left_ack " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right_ack~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right_ack " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left_valid~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left_valid " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[0\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[0\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[1\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[1\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[2\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[2\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[3\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[3\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[4\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[4\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[5\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[5\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[6\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[6\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[7\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[7\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[8\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[8\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[9\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[9\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[10\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[10\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[11\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[11\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[12\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[12\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[13\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[13\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[14\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[14\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[15\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[15\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right_valid~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right_valid " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[0\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[0\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[1\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[1\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[2\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[2\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[3\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[3\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[4\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[4\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[5\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[5\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[6\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[6\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[7\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[7\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[8\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[8\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[9\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[9\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[10\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[10\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[11\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[11\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[12\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[12\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[13\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[13\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[14\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[14\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[15\]~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[15\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|adcdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|AUD_DACDAT~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|AUD_DACDAT~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|AUD_DACDAT " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|AUD_DACDAT\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|AUD_XCK~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|AUD_XCK~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|AUD_XCK " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|AUD_XCK\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|AUD_I2C_SCLK~output " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|AUD_I2C_SCLK~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|AUD_I2C_SCLK " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|AUD_I2C_SCLK\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|CLOCK_50~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|CLOCK_50 " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|resetN~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|resetN " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[15\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[15\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[14\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[14\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[13\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[13\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[12\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[12\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[11\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[11\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[10\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[10\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[9\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[9\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[8\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[8\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[7\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[7\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[6\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[6\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[5\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[5\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[4\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[4\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[3\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[3\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[2\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[2\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[1\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[1\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[0\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[0\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[15\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[15\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[14\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[14\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[13\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[13\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[12\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[12\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[11\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[11\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[10\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[10\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[9\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[9\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[8\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[8\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[7\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[7\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[6\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[6\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[5\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[5\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[4\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[4\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[3\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[3\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[2\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[2\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[1\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[1\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[0\]~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[0\] " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|dacdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_ON~input " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_ON~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_ON " "Removed I/O cell \"AUDIO:inst18\|audio_codec_controller:inst2\|MICROPHON_ON\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951266 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1630430951266 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 1 0 0 " "Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630430951467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630430951467 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "270 " "Optimize away 270 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3 " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2 " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3 " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2 " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1 " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1 " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"AUDIO:inst18\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430951825 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1630430951825 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 624 800 1048 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630430952712 "|TOP_VGA_DEMO_KBD|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630430952712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11449 " "Implemented 11449 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630430952763 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630430952763 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1630430952763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11261 " "Implemented 11261 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630430952763 ""} { "Info" "ICUT_CUT_TM_RAMS" "110 " "Implemented 110 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1630430952763 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1630430952763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630430952763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5032 " "Peak virtual memory: 5032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630430952929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 31 20:29:12 2021 " "Processing ended: Tue Aug 31 20:29:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630430952929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630430952929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:36 " "Total CPU time (on all processors): 00:02:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630430952929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630430952929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1630430955210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630430955221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 31 20:29:14 2021 " "Processing started: Tue Aug 31 20:29:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630430955221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1630430955221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1630430955221 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1630430955529 ""}
{ "Info" "0" "" "Project  = Lab1Demo" {  } {  } 0 0 "Project  = Lab1Demo" 0 0 "Fitter" 0 0 1630430955529 ""}
{ "Info" "0" "" "Revision = Lab1Demo" {  } {  } 0 0 "Revision = Lab1Demo" 0 0 "Fitter" 0 0 1630430955529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630430955988 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1Demo 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Lab1Demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1630430956138 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630430956200 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1630430956201 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1630430956375 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630430957063 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630430957094 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1630430957775 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1630430958085 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 72 " "No exact pin location assignment(s) for 9 pins of 72 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1630430958540 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1630430972765 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2509 global CLKCTRL_G7 " "clock_divider:inst12\|clock_divider_0002:clock_divider_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2509 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1630430973334 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1630430973334 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "AUDIO:inst18\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0 346 global CLKCTRL_G10 " "AUDIO:inst18\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0 with 346 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1630430973334 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1630430973334 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "resetN~inputCLKENA0 1055 global CLKCTRL_G4 " "resetN~inputCLKENA0 with 1055 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1630430973334 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1630430973334 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1630430973334 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver AUDIO:inst18\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver AUDIO:inst18\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad AUDOUT\[2\] PIN_AF30 " "Refclk input I/O pad AUDOUT\[2\] is placed onto PIN_AF30" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1630430973334 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1630430973334 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver resetN~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver resetN~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad resetN PIN_AJ4 " "Refclk input I/O pad resetN is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1630430973334 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1630430973334 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1630430973334 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630430973336 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "TOP_VGA_DEMO_KBD " "Entity TOP_VGA_DEMO_KBD" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1630430975316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1630430975316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1630430975316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1630430975316 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1630430975316 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1630430975316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1630430975316 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1630430975316 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1630430975316 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1630430975316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 **fiforam\|cells** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): **fiforam\|cells** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975373 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 **fiforam\|xq** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): **fiforam\|xq** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975376 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975376 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints/DE10_Standard_Audio.sdc " "Reading SDC File: 'constraints/DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1630430975380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975383 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975383 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975384 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975384 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 17 AUD_XCK port " "Ignored filter at DE10_Standard_Audio.sdc(17): AUD_XCK could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975384 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 18 AUD_BCLK port " "Ignored filter at DE10_Standard_Audio.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975385 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 20 VGA_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975386 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975386 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1630430975386 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1630430975390 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1630430975390 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1630430975390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975393 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975393 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975394 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1630430975394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975394 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975395 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975395 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975396 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975396 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975397 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975397 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975398 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_Audio.sdc " "Reading SDC File: 'DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1630430975398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975400 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975400 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975400 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975400 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK_50 " "Overwriting existing clock: CLOCK_50" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1630430975401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975401 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975401 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975401 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975401 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975401 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1630430975402 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at DE10_Standard_Audio.sdc(29): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975402 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975402 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at DE10_Standard_Audio.sdc(30): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975402 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975402 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE10_Standard_Audio.sdc(31): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975402 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975402 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975403 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1630430975403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975403 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975404 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975404 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1630430975404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975404 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975404 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975405 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975405 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630430975405 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1630430975406 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDOUT\[2\] " "Node: AUDOUT\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|q_b\[0\] AUDOUT\[2\] " "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|q_b\[0\] is being clocked by AUDOUT\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1630430975455 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1630430975455 "|TOP_VGA_DEMO_KBD|AUDOUT[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630430975471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630430975471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630430975471 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1630430975471 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1630430975607 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1630430975613 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1630430975614 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1630430975614 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1630430975614 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1630430975614 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1630430975614 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1630430975614 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1630430975614 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630430975952 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630430975963 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630430976002 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630430976038 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630430976038 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630430976051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630430977354 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1630430977367 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630430977367 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_I2C_SCLK " "Node \"AUD_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_I2C_SDAT " "Node \"AUD_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MICROPHON_LED " "Node \"MICROPHON_LED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICROPHON_LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ball_toggle " "Node \"ball_toggle\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ball_toggle" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[0\] " "Node \"ir_key\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[1\] " "Node \"ir_key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[2\] " "Node \"ir_key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[3\] " "Node \"ir_key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_write " "Node \"ir_write\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_write" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[0\] " "Node \"numKey\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[1\] " "Node \"numKey\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[2\] " "Node \"numKey\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[3\] " "Node \"numKey\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sound_on " "Node \"sound_on\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sound_on" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630430977780 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1630430977780 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630430977784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630430988460 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1630430990449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:58 " "Fitter placement preparation operations ending: elapsed time is 00:00:58" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630431046596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630431107589 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630431126735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630431126735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630431130510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Ganit/Documents/Tomer/Proj/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1630431154081 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630431154081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1630431166215 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630431166215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630431166219 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 28.23 " "Total time spent on timing analysis during the Fitter is 28.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1630431190351 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630431190570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630431201691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630431201700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630431212679 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:50 " "Fitter post-fit operations ending: elapsed time is 00:00:50" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630431240576 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1630431241418 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "7 " "Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[1\] a permanently disabled " "Pin AUDOUT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDOUT[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[1\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 1208 1384 1048 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ganit/Documents/Tomer/Proj/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630431241501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[2\] a permanently disabled " "Pin AUDOUT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDOUT[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[2\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 1208 1384 1048 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ganit/Documents/Tomer/Proj/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630431241501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[4\] a permanently disabled " "Pin AUDOUT\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDOUT[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[4\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 1208 1384 1048 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ganit/Documents/Tomer/Proj/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630431241501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[6\] a permanently enabled " "Pin AUDOUT\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDOUT[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[6\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 1208 1384 1048 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ganit/Documents/Tomer/Proj/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630431241501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[5\] a permanently enabled " "Pin AUDOUT\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDOUT[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[5\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 1208 1384 1048 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ganit/Documents/Tomer/Proj/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630431241501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[3\] a permanently enabled " "Pin AUDOUT\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDOUT[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[3\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 1208 1384 1048 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ganit/Documents/Tomer/Proj/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630431241501 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDOUT\[0\] a permanently enabled " "Pin AUDOUT\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUDOUT[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDOUT\[0\]" } } } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "C:/Users/Ganit/Documents/Tomer/Proj/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 1208 1384 1048 "AUDOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ganit/Documents/Tomer/Proj/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630431241501 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1630431241501 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ganit/Documents/Tomer/Proj/output_files/Lab1Demo.fit.smsg " "Generated suppressed messages file C:/Users/Ganit/Documents/Tomer/Proj/output_files/Lab1Demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630431242347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 185 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6448 " "Peak virtual memory: 6448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630431246784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 31 20:34:06 2021 " "Processing ended: Tue Aug 31 20:34:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630431246784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:52 " "Elapsed time: 00:04:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630431246784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:14 " "Total CPU time (on all processors): 00:09:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630431246784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630431246784 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1630431248356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630431248366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 31 20:34:08 2021 " "Processing started: Tue Aug 31 20:34:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630431248366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1630431248366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1630431248367 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1630431264572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630431265297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 31 20:34:25 2021 " "Processing ended: Tue Aug 31 20:34:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630431265297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630431265297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630431265297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1630431265297 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1630431266108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1630431267248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630431267259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 31 20:34:26 2021 " "Processing started: Tue Aug 31 20:34:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630431267259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431267259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab1Demo -c Lab1Demo " "Command: quartus_sta Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431267259 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1630431267571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431270051 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431270113 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431270113 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "TOP_VGA_DEMO_KBD " "Entity TOP_VGA_DEMO_KBD" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1630431271795 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1630431271795 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1630431271795 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1630431271795 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1630431271795 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1630431271795 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1630431271795 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1630431271795 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1630431271795 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271795 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 **fiforam\|cells** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): **fiforam\|cells** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271867 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 **fiforam\|xq** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): **fiforam\|xq** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271869 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271869 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints/DE10_Standard_Audio.sdc " "Reading SDC File: 'constraints/DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271876 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271878 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271878 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271879 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271879 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271880 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271881 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 17 AUD_XCK port " "Ignored filter at DE10_Standard_Audio.sdc(17): AUD_XCK could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271881 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 18 AUD_BCLK port " "Ignored filter at DE10_Standard_Audio.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271881 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 20 VGA_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271882 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271882 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271882 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1630431271885 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1630431271885 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271886 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271886 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271886 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271886 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271886 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271886 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271886 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271887 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271887 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271887 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271887 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271888 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271888 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271888 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271888 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271889 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271890 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271890 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271890 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271890 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271890 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271891 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_Audio.sdc " "Reading SDC File: 'DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271917 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271918 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271918 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271918 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK_50 " "Overwriting existing clock: CLOCK_50" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271918 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271918 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271919 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271919 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271919 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271919 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at DE10_Standard_Audio.sdc(29): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271919 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271919 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at DE10_Standard_Audio.sdc(30): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271920 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271920 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE10_Standard_Audio.sdc(31): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271920 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271920 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271920 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271920 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271921 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271921 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271922 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271922 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271922 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271923 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1630431271923 ""}  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" "" { Text "C:/Users/Ganit/Documents/Tomer/Proj/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431271923 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDOUT\[2\] " "Node: AUDOUT\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUDOUT\[2\] " "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUDOUT\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1630431272003 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431272003 "|TOP_VGA_DEMO_KBD|AUDOUT[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630431272025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630431272025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630431272025 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431272025 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431274048 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1630431274054 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1630431274073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.807 " "Worst-case setup slack is 10.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.807               0.000 altera_reserved_tck  " "   10.807               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.959               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   26.959               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431274502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.324               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 altera_reserved_tck  " "    0.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431274610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 35.867 " "Worst-case recovery slack is 35.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.867               0.000 altera_reserved_tck  " "   35.867               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.932               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.932               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431274640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.813 " "Worst-case removal slack is 0.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.813               0.000 altera_reserved_tck  " "    0.813               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.830               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431274686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.562               0.000 altera_reserved_tck  " "   18.562               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.767               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.767               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431274694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431274694 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 488 synchronizer chains. " "Report Metastability: Found 488 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431274864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431274864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 488 " "Number of Synchronizer Chains Found: 488" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431274864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431274864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431274864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 51.950 ns " "Worst Case Available Settling Time: 51.950 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431274864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431274864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431274864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431274864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431274864 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431274864 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431274864 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1630431274870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431274944 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431286964 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDOUT\[2\] " "Node: AUDOUT\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUDOUT\[2\] " "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUDOUT\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1630431287655 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431287655 "|TOP_VGA_DEMO_KBD|AUDOUT[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630431287673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630431287673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630431287673 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431287673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431289577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.882 " "Worst-case setup slack is 10.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431289987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431289987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.882               0.000 altera_reserved_tck  " "   10.882               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431289987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.371               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   27.371               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431289987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431289987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.312               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 altera_reserved_tck  " "    0.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431290080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.022 " "Worst-case recovery slack is 36.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.022               0.000 altera_reserved_tck  " "   36.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.053               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.053               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431290122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.762 " "Worst-case removal slack is 0.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 altera_reserved_tck  " "    0.762               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.788               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431290165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.546               0.000 altera_reserved_tck  " "   18.546               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.746               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.746               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431290205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431290205 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 488 synchronizer chains. " "Report Metastability: Found 488 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431290380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431290380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 488 " "Number of Synchronizer Chains Found: 488" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431290380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431290380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431290380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 52.160 ns " "Worst Case Available Settling Time: 52.160 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431290380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431290380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431290380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431290380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431290380 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431290380 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431290380 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1630431290434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431290702 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431303403 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDOUT\[2\] " "Node: AUDOUT\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUDOUT\[2\] " "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUDOUT\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1630431304120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431304120 "|TOP_VGA_DEMO_KBD|AUDOUT[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630431304139 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630431304139 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630431304139 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431304139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431306033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.888 " "Worst-case setup slack is 12.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.888               0.000 altera_reserved_tck  " "   12.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.308               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   31.308               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431306143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.177               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 altera_reserved_tck  " "    0.241               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431306242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.105 " "Worst-case recovery slack is 37.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.105               0.000 altera_reserved_tck  " "   37.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.557               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.557               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431306319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.420 " "Worst-case removal slack is 0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 altera_reserved_tck  " "    0.420               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.450               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431306349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.319               0.000 altera_reserved_tck  " "   18.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.887               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.887               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431306356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431306356 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 488 synchronizer chains. " "Report Metastability: Found 488 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431306526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431306526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 488 " "Number of Synchronizer Chains Found: 488" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431306526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431306526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431306526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 54.969 ns " "Worst Case Available Settling Time: 54.969 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431306526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431306526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431306526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431306526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431306526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431306526 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431306526 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1630431306533 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUDOUT\[2\] " "Node: AUDOUT\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 AUDOUT\[2\] " "Register AUDIO:inst18\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|dac_synchronizer:dac_synchronizer_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_p9m1:auto_generated\|altsyncram_q471:fifo_ram\|ram_block9a0~portb_address_reg4 is being clocked by AUDOUT\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1630431307115 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431307115 "|TOP_VGA_DEMO_KBD|AUDOUT[2]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630431307133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630431307133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630431307133 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431307133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431309040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.011 " "Worst-case setup slack is 13.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.011               0.000 altera_reserved_tck  " "   13.011               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.344               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   32.344               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431309123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.159               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 altera_reserved_tck  " "    0.232               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431309225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.414 " "Worst-case recovery slack is 37.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.414               0.000 altera_reserved_tck  " "   37.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.786               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.786               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431309253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.375 " "Worst-case removal slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 altera_reserved_tck  " "    0.375               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.405               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431309289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.327               0.000 altera_reserved_tck  " "   18.327               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.885               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.885               0.000 inst12\|clock_divider_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630431309297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431309297 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 488 synchronizer chains. " "Report Metastability: Found 488 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431309467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431309467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 488 " "Number of Synchronizer Chains Found: 488" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431309467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431309467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.988" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431309467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 55.473 ns " "Worst Case Available Settling Time: 55.473 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431309467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431309467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431309467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431309467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431309467 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630431309467 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431309467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431311933 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431311945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 83 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5334 " "Peak virtual memory: 5334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630431312192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 31 20:35:12 2021 " "Processing ended: Tue Aug 31 20:35:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630431312192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630431312192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630431312192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431312192 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 376 s " "Quartus Prime Full Compilation was successful. 0 errors, 376 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1630431313187 ""}
