# AND Gate â€“ Verilog

This module implements a 2-input AND gate.

## Files
- and_gate.v
- and_gate_tb.v

## Simulation Waveform
![AND Gate Waveform](waveform.png)
