#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000020054b55190 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020054b55320 .scope module, "myAndTB" "myAndTB" 3 1;
 .timescale 0 0;
v0000020054b554b0_0 .var "input1", 0 0;
v0000020054b55550_0 .var "input2", 0 0;
v0000020054b0bd50_0 .net "op", 0 0, L_0000020054b22f00;  1 drivers
S_0000020054b22720 .scope module, "myAndTB" "myAnd" 3 4, 4 1 0, S_0000020054b55320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "op";
L_0000020054b22f00 .functor AND 1, v0000020054b554b0_0, v0000020054b55550_0, C4<1>, C4<1>;
v0000020054b231c0_0 .net "input1", 0 0, v0000020054b554b0_0;  1 drivers
v0000020054b080f0_0 .net "input2", 0 0, v0000020054b55550_0;  1 drivers
v0000020054b083d0_0 .net "op", 0 0, L_0000020054b22f00;  alias, 1 drivers
    .scope S_0000020054b55320;
T_0 ;
    %vpi_call/w 3 6 "$monitor", "Input1: %b, Input2: %b, Output: %b", v0000020054b554b0_0, v0000020054b55550_0, v0000020054b0bd50_0 {0 0 0};
    %vpi_call/w 3 7 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 7 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020054b554b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020054b55550_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020054b554b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020054b55550_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020054b554b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020054b55550_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020054b554b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020054b55550_0, 0, 1;
    %delay 5, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "myAndTB.sv";
    "myAndGateLevelModel.sv";
