package ptx

//This file is auto-generated. Editing is futile.

func init() { Code["kernmulrsymm3d"] = KERNMULRSYMM3D }

const KERNMULRSYMM3D = `
//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Sat Sep 22 02:35:14 2012 (1348274114)
// Cuda compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_30
.address_size 64

	.file	1 "/tmp/tmpxft_0000786d_00000000-9_kernmulrsymm3d.cpp3.i"
	.file	2 "/home/arne/src/code.google.com/p/nimble-cube/gpu/ptx/kernmulrsymm3d.cu"

.visible .entry kernmulRSymm3D(
	.param .u64 kernmulRSymm3D_param_0,
	.param .u64 kernmulRSymm3D_param_1,
	.param .u64 kernmulRSymm3D_param_2,
	.param .u64 kernmulRSymm3D_param_3,
	.param .u64 kernmulRSymm3D_param_4,
	.param .u64 kernmulRSymm3D_param_5,
	.param .u64 kernmulRSymm3D_param_6,
	.param .u64 kernmulRSymm3D_param_7,
	.param .u64 kernmulRSymm3D_param_8,
	.param .u32 kernmulRSymm3D_param_9,
	.param .u32 kernmulRSymm3D_param_10,
	.param .u32 kernmulRSymm3D_param_11
)
{
	.reg .pred 	%p<8>;
	.reg .s32 	%r<69>;
	.reg .f32 	%f<43>;
	.reg .s64 	%rd<42>;


	ld.param.u64 	%rd3, [kernmulRSymm3D_param_0];
	ld.param.u64 	%rd10, [kernmulRSymm3D_param_1];
	ld.param.u64 	%rd11, [kernmulRSymm3D_param_2];
	ld.param.u64 	%rd4, [kernmulRSymm3D_param_3];
	ld.param.u64 	%rd5, [kernmulRSymm3D_param_4];
	ld.param.u64 	%rd6, [kernmulRSymm3D_param_5];
	ld.param.u64 	%rd7, [kernmulRSymm3D_param_6];
	ld.param.u64 	%rd8, [kernmulRSymm3D_param_7];
	ld.param.u64 	%rd9, [kernmulRSymm3D_param_8];
	ld.param.u32 	%r17, [kernmulRSymm3D_param_9];
	ld.param.u32 	%r18, [kernmulRSymm3D_param_10];
	ld.param.u32 	%r19, [kernmulRSymm3D_param_11];
	cvta.to.global.u64 	%rd1, %rd11;
	cvta.to.global.u64 	%rd2, %rd10;
	.loc 2 35 1
	mov.u32 	%r20, %ntid.y;
	mov.u32 	%r21, %ctaid.y;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r1, %r20, %r21, %r22;
	.loc 2 36 1
	mov.u32 	%r23, %ntid.x;
	mov.u32 	%r24, %ctaid.x;
	mov.u32 	%r25, %tid.x;
	mad.lo.s32 	%r26, %r23, %r24, %r25;
	.loc 2 38 1
	setp.lt.s32 	%p1, %r26, %r19;
	setp.lt.s32 	%p2, %r1, %r18;
	and.pred  	%p3, %p2, %p1;
	.loc 2 47 1
	setp.gt.s32 	%p4, %r17, 0;
	.loc 2 38 1
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB0_6;
	bra.uni 	BB0_1;

BB0_1:
	.loc 2 51 1
	shr.u32 	%r28, %r18, 31;
	add.s32 	%r29, %r18, %r28;
	shr.s32 	%r30, %r29, 1;
	add.s32 	%r2, %r30, 1;
	.loc 2 47 1
	sub.s32 	%r39, %r18, %r1;
	mad.lo.s32 	%r68, %r19, %r39, %r26;
	mad.lo.s32 	%r67, %r19, %r1, %r26;
	shl.b32 	%r62, %r67, 1;
	mul.lo.s32 	%r6, %r19, %r18;
	shl.b32 	%r7, %r6, 1;
	mov.u32 	%r63, 0;
	cvta.to.global.u64 	%rd26, %rd6;
	cvta.to.global.u64 	%rd29, %rd5;
	cvta.to.global.u64 	%rd31, %rd4;
	cvta.to.global.u64 	%rd33, %rd3;

BB0_2:
	.loc 2 47 1
	mov.u32 	%r65, %r68;
	mov.u32 	%r64, %r67;
	mov.u32 	%r10, %r65;
	mov.u32 	%r8, %r64;
	setp.lt.s32 	%p6, %r1, %r2;
	.loc 2 51 1
	@%p6 bra 	BB0_4;

	cvta.to.global.u64 	%rd12, %rd7;
	.loc 2 63 1
	mul.wide.s32 	%rd13, %r10, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.f32 	%f10, [%rd14];
	neg.f32 	%f42, %f10;
	cvta.to.global.u64 	%rd15, %rd8;
	.loc 2 64 1
	add.s64 	%rd16, %rd15, %rd13;
	ld.global.f32 	%f11, [%rd16];
	neg.f32 	%f41, %f11;
	cvta.to.global.u64 	%rd17, %rd9;
	.loc 2 65 1
	add.s64 	%rd18, %rd17, %rd13;
	ld.global.f32 	%f12, [%rd18];
	neg.f32 	%f40, %f12;
	mov.u32 	%r66, %r10;
	bra.uni 	BB0_5;

BB0_4:
	cvta.to.global.u64 	%rd19, %rd7;
	.loc 2 55 1
	mul.wide.s32 	%rd20, %r8, 4;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.f32 	%f42, [%rd21];
	cvta.to.global.u64 	%rd22, %rd8;
	.loc 2 56 1
	add.s64 	%rd23, %rd22, %rd20;
	ld.global.f32 	%f41, [%rd23];
	cvta.to.global.u64 	%rd24, %rd9;
	.loc 2 57 1
	add.s64 	%rd25, %rd24, %rd20;
	ld.global.f32 	%f40, [%rd25];
	mov.u32 	%r66, %r8;

BB0_5:
	.loc 2 68 1
	mov.u32 	%r12, %r66;
	.loc 2 54 1
	mul.wide.s32 	%rd27, %r12, 4;
	add.s64 	%rd28, %rd26, %rd27;
	.loc 2 53 1
	add.s64 	%rd30, %rd29, %rd27;
	.loc 2 52 1
	add.s64 	%rd32, %rd31, %rd27;
	.loc 2 68 1
	ld.global.f32 	%f13, [%rd28];
	ld.global.f32 	%f14, [%rd30];
	.loc 2 69 1
	mul.wide.s32 	%rd34, %r62, 4;
	add.s64 	%rd35, %rd33, %rd34;
	add.s32 	%r48, %r62, 1;
	.loc 2 70 1
	mul.wide.s32 	%rd36, %r48, 4;
	add.s64 	%rd37, %rd33, %rd36;
	ld.global.f32 	%f15, [%rd37];
	.loc 2 71 1
	add.s64 	%rd38, %rd2, %rd34;
	.loc 2 72 1
	add.s64 	%rd39, %rd2, %rd36;
	ld.global.f32 	%f16, [%rd39];
	.loc 2 73 1
	add.s64 	%rd40, %rd1, %rd34;
	.loc 2 74 1
	add.s64 	%rd41, %rd1, %rd36;
	ld.global.f32 	%f17, [%rd41];
	.loc 2 69 1
	ld.global.f32 	%f18, [%rd35];
	.loc 2 68 1
	ld.global.f32 	%f19, [%rd32];
	.loc 2 71 1
	ld.global.f32 	%f20, [%rd38];
	.loc 2 76 1
	mul.f32 	%f21, %f20, %f40;
	fma.rn.f32 	%f22, %f18, %f19, %f21;
	.loc 2 73 1
	ld.global.f32 	%f23, [%rd40];
	.loc 2 76 1
	fma.rn.f32 	%f24, %f23, %f41, %f22;
	st.global.f32 	[%rd35], %f24;
	.loc 2 77 1
	mul.f32 	%f25, %f16, %f40;
	fma.rn.f32 	%f26, %f15, %f19, %f25;
	fma.rn.f32 	%f27, %f17, %f41, %f26;
	st.global.f32 	[%rd37], %f27;
	.loc 2 78 1
	mul.f32 	%f28, %f20, %f14;
	fma.rn.f32 	%f29, %f18, %f40, %f28;
	fma.rn.f32 	%f30, %f23, %f42, %f29;
	st.global.f32 	[%rd38], %f30;
	.loc 2 79 1
	mul.f32 	%f31, %f16, %f14;
	fma.rn.f32 	%f32, %f15, %f40, %f31;
	fma.rn.f32 	%f33, %f17, %f42, %f32;
	st.global.f32 	[%rd39], %f33;
	.loc 2 80 1
	mul.f32 	%f34, %f20, %f42;
	fma.rn.f32 	%f35, %f18, %f41, %f34;
	fma.rn.f32 	%f36, %f23, %f13, %f35;
	st.global.f32 	[%rd40], %f36;
	.loc 2 81 1
	mul.f32 	%f37, %f16, %f42;
	fma.rn.f32 	%f38, %f15, %f41, %f37;
	fma.rn.f32 	%f39, %f17, %f13, %f38;
	st.global.f32 	[%rd41], %f39;
	.loc 2 47 1
	add.s32 	%r68, %r10, %r6;
	add.s32 	%r62, %r62, %r7;
	add.s32 	%r67, %r8, %r6;
	.loc 2 47 18
	add.s32 	%r63, %r63, 1;
	.loc 2 47 1
	setp.lt.s32 	%p7, %r63, %r17;
	@%p7 bra 	BB0_2;

BB0_6:
	.loc 2 83 2
	ret;
}


`
