LIBRARY IEEE;
use ieee.numeric_std.all;
USE ieee.std_logic_1164.all;
-------------------------------------------------------
ENTITY to_matrix IS

	PORT(
				clk						:	in		std_logic;
				ena						:	in		std_logic;
				rst						:	in		std_logic;
				button_up				:	in		std_logic;
				button_down				:	in		std_logic;
				racket_left				:	in		std_logic_vector(7 downto 0);
				racket_right			:	in		std_logic_vector(7 downto 0);	
				
				leds_x					: 	out	std_logic_vector(7 downto 0);
				leds_y1					: 	out	std_logic_vector(7 downto 0)

			);

END ENTITY to_matrix;
-------------------------------------------------------
architecture logic of to_matrix is
signal		actual_pos_l					:			std_logic_vector(7 downto 0);
signal		next_pos_l					:			std_logic_vector(7 downto 0);
signal		actual_pos_r					:			std_logic_vector(7 downto 0);
signal		next_pos_r					:			std_logic_vector(7 downto 0);

begin

	racket_left <= actual_pos_l;
	racket_right <= actual_pos_r;
	
	leds_x <= "10000001";
	leds_y1 <= not actual_pos_l;

	mov_left: entity work.racket_mov
	port map(
					clk => clk,
					rst => not rst,
					ena => ena,
					button_r => not button_up,
					button_l => not button_down,
					actual_pos => actual_pos_l,
					next_pos => next_pos_l
				);
	actual_pos_l <= next_pos_l;
	mov_right: entity work.racket_mov
	port map(
					clk => clk,
					rst => not rst,
					ena => ena,
					button_r => not button_up,
					button_l => not button_down,
					actual_pos => actual_pos_r,
					next_pos => next_pos_r
				);
	actual_pos_r <=next_pos_r;

end architecture;
