Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/student/Desktop/CN2/lab7/lab07_skel_v2/cpu_test_isim_beh.exe -prj /home/student/Desktop/CN2/lab7/lab07_skel_v2/cpu_test_beh.prj work.cpu_test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/student/Desktop/CN2/lab7/lab07_skel_v2/timer_unit.v" into library work
WARNING:HDLCompiler:327 - "/home/student/Desktop/CN2/lab7/lab07_skel_v2/timer_unit.v" Line 55: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/home/student/Desktop/CN2/lab7/lab07_skel_v2/state_machine.v" into library work
Analyzing Verilog file "/home/student/Desktop/CN2/lab7/lab07_skel_v2/signal_generation_unit.v" into library work
Analyzing Verilog file "/home/student/Desktop/CN2/lab7/lab07_skel_v2/reg_file_interface_unit.v" into library work
Analyzing Verilog file "/home/student/Desktop/CN2/lab7/lab07_skel_v2/gpio_unit.v" into library work
Analyzing Verilog file "/home/student/Desktop/CN2/lab7/lab07_skel_v2/decode_unit.v" into library work
Analyzing Verilog file "/home/student/Desktop/CN2/lab7/lab07_skel_v2/bus_interface_unit.v" into library work
Analyzing Verilog file "/home/student/Desktop/CN2/lab7/lab07_skel_v2/sram.v" into library work
Analyzing Verilog file "/home/student/Desktop/CN2/lab7/lab07_skel_v2/rom.v" into library work
Analyzing Verilog file "/home/student/Desktop/CN2/lab7/lab07_skel_v2/register_file.v" into library work
Analyzing Verilog file "/home/student/Desktop/CN2/lab7/lab07_skel_v2/gpio.v" into library work
Analyzing Verilog file "/home/student/Desktop/CN2/lab7/lab07_skel_v2/control_unit.v" into library work
Analyzing Verilog file "/home/student/Desktop/CN2/lab7/lab07_skel_v2/alu.v" into library work
Analyzing Verilog file "/home/student/Desktop/CN2/lab7/lab07_skel_v2/cpu.v" into library work
Analyzing Verilog file "/home/student/Desktop/CN2/lab7/lab07_skel_v2/cpu_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/student/Desktop/CN2/lab7/lab07_skel_v2/cpu_test.v" Line 15: Port debug_pc is not connected to this instance
WARNING:HDLCompiler:327 - "/home/student/Desktop/CN2/lab7/lab07_skel_v2/timer_unit.v" Line 55: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Fuse Memory Usage: 83756 KB
Fuse CPU Usage: 1030 ms
Compiling module state_machine
Compiling module decode_unit(INSTR_WIDTH=16)
Compiling module signal_generation_unit
Compiling module reg_file_interface_unit(INSTR_WI...
Compiling module bus_interface_unit(DATA_WIDTH=8,...
Compiling module control_unit(INSTR_WIDTH=16,DATA...
Compiling module alu(DATA_WIDTH=8)
Compiling module dual_port_sram(DATA_WIDTH=8,ADDR...
Compiling module rom(DATA_WIDTH=16,ADDR_WIDTH=10)
Compiling module sram(DATA_WIDTH=8,ADDR_WIDTH=7)
Compiling module gpio_unit(DATA_WIDTH=8)
Compiling module timer_unit(DATA_WIDTH=8)
Compiling module io_sram(DATA_WIDTH=8,ADDR_WIDTH=...
Compiling module cpu
Compiling module cpu_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable /home/student/Desktop/CN2/lab7/lab07_skel_v2/cpu_test_isim_beh.exe
Fuse Memory Usage: 645856 KB
Fuse CPU Usage: 1140 ms
GCC CPU Usage: 2720 ms
