
---------- Begin Simulation Statistics ----------
final_tick                               114609327000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 402147                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662144                       # Number of bytes of host memory used
host_op_rate                                   440077                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   248.67                       # Real time elapsed on the host
host_tick_rate                              460897830                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114609                       # Number of seconds simulated
sim_ticks                                114609327000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.146093                       # CPI: cycles per instruction
system.cpu.discardedOps                        729715                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3900502                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.872529                       # IPC: instructions per cycle
system.cpu.numCycles                        114609327                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646336     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534647     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431833                       # Class of committed instruction
system.cpu.tickCycles                       110708825                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84403                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1802                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        70730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          927                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       142977                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            943                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20634700                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16527216                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153917                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8837476                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8746847                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.974492                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050600                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433995                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300036                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133959                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1205                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35639529                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35639529                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35642839                       # number of overall hits
system.cpu.dcache.overall_hits::total        35642839                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        97667                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          97667                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        97730                       # number of overall misses
system.cpu.dcache.overall_misses::total         97730                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7343422000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7343422000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7343422000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7343422000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35737196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35737196                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35740569                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35740569                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002733                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002733                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002734                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002734                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75188.364545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75188.364545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75139.895631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75139.895631                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        60113                       # number of writebacks
system.cpu.dcache.writebacks::total             60113                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        25998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25998                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25998                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        71669                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        71669                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        71725                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        71725                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5728368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5728368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5731386000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5731386000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002007                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002007                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79928.113968                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79928.113968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79907.786685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79907.786685                       # average overall mshr miss latency
system.cpu.dcache.replacements                  70701                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21447934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21447934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34667                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34667                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1598779000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1598779000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21482601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21482601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46118.181556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46118.181556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6153                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6153                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        28514                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28514                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1347508000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1347508000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47257.768114                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47257.768114                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14191595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14191595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        63000                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        63000                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5744643000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5744643000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91184.809524                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91184.809524                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19845                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19845                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        43155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        43155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4380860000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4380860000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101514.540609                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101514.540609                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3310                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3310                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           63                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           63                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.018678                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018678                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           56                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           56                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3018000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3018000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016602                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016602                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 53892.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 53892.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 114609327000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.755714                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35892724                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             71725                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            500.421387                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.755714                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          735                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35990455                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35990455                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114609327000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114609327000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114609327000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49922041                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17208348                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10039429                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28668064                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28668064                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28668064                       # number of overall hits
system.cpu.icache.overall_hits::total        28668064                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          525                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            525                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          525                       # number of overall misses
system.cpu.icache.overall_misses::total           525                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52846000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52846000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52846000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52846000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28668589                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28668589                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28668589                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28668589                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100659.047619                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100659.047619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100659.047619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100659.047619                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           25                       # number of writebacks
system.cpu.icache.writebacks::total                25                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          525                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          525                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          525                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          525                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51796000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51796000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51796000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51796000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98659.047619                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98659.047619                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98659.047619                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98659.047619                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28668064                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28668064                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          525                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           525                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52846000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52846000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28668589                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28668589                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100659.047619                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100659.047619                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51796000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51796000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98659.047619                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98659.047619                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 114609327000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           499.042355                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28668589                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               525                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54606.836190                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   499.042355                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.243673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.243673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.244141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28669114                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28669114                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114609327000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114609327000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114609327000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 114609327000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431833                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                25677                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25691                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data               25677                       # number of overall hits
system.l2.overall_hits::total                   25691                       # number of overall hits
system.l2.demand_misses::.cpu.inst                511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46049                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46560                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               511                       # number of overall misses
system.l2.overall_misses::.cpu.data             46049                       # number of overall misses
system.l2.overall_misses::total                 46560                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49912000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4941471000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4991383000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49912000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4941471000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4991383000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              525                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            71726                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                72251                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             525                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           71726                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               72251                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.642013                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.644420                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.642013                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.644420                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97675.146771                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107308.975222                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107203.243127                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97675.146771                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107308.975222                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107203.243127                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37647                       # number of writebacks
system.l2.writebacks::total                     37647                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46554                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46554                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39632000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4020183000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4059815000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39632000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4020183000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4059815000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.641943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.644337                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.641943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.644337                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77709.803922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87311.767005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87206.577308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77709.803922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87311.767005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87206.577308                       # average overall mshr miss latency
system.l2.replacements                          38714                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        60113                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            60113                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        60113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        60113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           24                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               24                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           24                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           24                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           79                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            79                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              4343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4343                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4145993000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4145993000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         43155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.899363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.899363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106822.451819                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106822.451819                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3369753000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3369753000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.899363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.899363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86822.451819                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86822.451819                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49912000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49912000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97675.146771                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97675.146771                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39632000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39632000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77709.803922                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77709.803922                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         21334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    795478000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    795478000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        28571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         28571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.253299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.253299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109918.198148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109918.198148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7232                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7232                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    650430000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    650430000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.253124                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.253124                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89937.776549                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89937.776549                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 114609327000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8008.346702                       # Cycle average of tags in use
system.l2.tags.total_refs                      141090                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46906                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.007931                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      45.433266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        22.643315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7940.270120                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977581                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5420                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    329256                       # Number of tag accesses
system.l2.tags.data_accesses                   329256                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114609327000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     46022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003617674500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2106                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2106                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              159523                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35548                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46554                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37646                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46554                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37646                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46554                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37646                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.086420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.104798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    176.108656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2105     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2106                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.860399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.845266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.718588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              236     11.21%     11.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.14%     11.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1686     80.06%     91.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      8.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2106                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2979456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2409344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     26.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  114609222000                       # Total gap between requests
system.mem_ctrls.avgGap                    1361154.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2945408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2407296                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 284793.575308229483                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25699548.868304584175                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 21004363.807144597173                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          510                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        46044                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37646                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13457500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1654258250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2582175363250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26387.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35927.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  68590962.21                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2946816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2979456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2409344                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2409344                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          510                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        46044                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46554                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37646                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37646                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       284794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25711834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         25996628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       284794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       284794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     21022233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        21022233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     21022233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       284794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25711834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        47018861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46532                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37614                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3005                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2354                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               795240750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             232660000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1667715750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17090.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35840.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21088                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27344                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            45.32                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.70                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        35713                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   150.793269                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.049224                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   183.969826                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        20911     58.55%     58.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9424     26.39%     84.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1917      5.37%     90.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1282      3.59%     93.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          723      2.02%     95.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          336      0.94%     96.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          258      0.72%     97.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          275      0.77%     98.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          587      1.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        35713                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2978048                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2407296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               25.984342                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               21.004364                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               57.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 114609327000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       128948400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        68533905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      165955020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      98021160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9046886160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24855495240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  23079038400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   57442878285                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   501.205965                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  59757595500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3826940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51024791500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       126049560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        66996930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      166283460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      98323920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9046886160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25141786290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22837951200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   57484277520                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   501.567185                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  59127915750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3826940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  51654471250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 114609327000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7742                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37646                       # Transaction distribution
system.membus.trans_dist::CleanEvict              203                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7742                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       130957                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 130957                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5388800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5388800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46554                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46554    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46554                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 114609327000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           234987000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          250787750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29096                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        97760                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           25                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11655                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            43155                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           43154                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           525                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        28571                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1075                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       214152                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                215227                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        35200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8437632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8472832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38714                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2409408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           110965                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024918                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.156798                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 108216     97.52%     97.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2733      2.46%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             110965                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 114609327000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          263253000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1575999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         215179995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
