
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.707329                       # Number of seconds simulated
sim_ticks                                1707329013500                       # Number of ticks simulated
final_tick                               1707329013500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 533072                       # Simulator instruction rate (inst/s)
host_op_rate                                   877827                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1820258214                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666352                       # Number of bytes of host memory used
host_seconds                                   937.96                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          122816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       536038144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536160960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       122816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        122816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534088128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534088128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8375596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8377515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8345127                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8345127                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              71935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          313963003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             314034937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         71935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            71935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       312820859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            312820859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       312820859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             71935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         313963003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            626855796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8377515                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8345127                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8377515                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8345127                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536159232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534086912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536160960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534088128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            523869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            523728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            523721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            523624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           523626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           523855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           523873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           523765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           523663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            521702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            521514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            521701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521635                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1707306175500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8377515                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8345127                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8377487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 520904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 520946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 520947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1425521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    750.775432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   569.518600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   366.045045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       176100     12.35%     12.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        40866      2.87%     15.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        74407      5.22%     20.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        88385      6.20%     26.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        93254      6.54%     33.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        59616      4.18%     37.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        31183      2.19%     39.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35554      2.49%     42.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       826156     57.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1425521                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.081381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.043317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.699620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        520940    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520943                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.196053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515949     99.04%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.01%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4885      0.94%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               69      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520943                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 164023421000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            321101321000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41887440000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19579.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38329.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       314.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       312.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    314.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    312.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7605983                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7691092                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.16                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     102095.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5092126620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2706529485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             29905161720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21778857900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         83828291040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          96380832600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5757717120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    200153338560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     86428111200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     209147852370                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           741207192285                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            434.132603                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1480956170500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   7495401250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35609598000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 816905169000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 225075270500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  183254220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 438989354750                       # Time in different power states
system.mem_ctrls_1.actEnergy               5086093320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2703322710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             29910102600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21782605860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         83337193680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          96505805100                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5728530720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    199126081140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     85616877120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     209990926860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           739811693460                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            433.315246                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1480717689000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   7420909000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35400058000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 821081812250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 222962775000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  183726389500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 436737069750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1707329013500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3414658027                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3414658027                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8399560                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2046.050104                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263272935                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8401608                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.336017                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7977223500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2046.050104                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          832                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1104                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1095099780                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1095099780                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    157117145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157117145                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106155790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106155790                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263272935                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263272935                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263272935                       # number of overall hits
system.cpu.dcache.overall_hits::total       263272935                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        97238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         97238                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8304370                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8304370                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8401608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8401608                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8401608                       # number of overall misses
system.cpu.dcache.overall_misses::total       8401608                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  26354417500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26354417500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 741033411000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 741033411000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 767387828500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 767387828500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 767387828500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 767387828500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000619                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.072552                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.072552                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.030925                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030925                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.030925                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030925                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 271030.024270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 271030.024270                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 89234.151537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89234.151537                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 91338.209126                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91338.209126                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 91338.209126                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91338.209126                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8375544                       # number of writebacks
system.cpu.dcache.writebacks::total           8375544                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        97238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        97238                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8304370                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8304370                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8401608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8401608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8401608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8401608                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  26257179500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26257179500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 732729041000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 732729041000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 758986220500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 758986220500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 758986220500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 758986220500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.072552                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072552                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.030925                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030925                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.030925                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030925                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 270030.024270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 270030.024270                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88234.151537                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88234.151537                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 90338.209126                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90338.209126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 90338.209126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90338.209126                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             89716                       # number of replacements
system.cpu.icache.tags.tagsinuse           772.257549                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           675262921                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             90736                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7442.061817                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   772.257549                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.754158                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.754158                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          962                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2701505364                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2701505364                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    675262921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       675262921                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     675262921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        675262921                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    675262921                       # number of overall hits
system.cpu.icache.overall_hits::total       675262921                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        90736                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         90736                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        90736                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          90736                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        90736                       # number of overall misses
system.cpu.icache.overall_misses::total         90736                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1405741000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1405741000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1405741000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1405741000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1405741000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1405741000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000134                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000134                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000134                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000134                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000134                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000134                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15492.649004                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15492.649004                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15492.649004                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15492.649004                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15492.649004                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15492.649004                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        89716                       # number of writebacks
system.cpu.icache.writebacks::total             89716                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        90736                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        90736                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        90736                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        90736                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        90736                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        90736                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1315005000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1315005000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1315005000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1315005000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1315005000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1315005000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000134                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000134                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000134                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000134                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000134                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14492.649004                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14492.649004                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14492.649004                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14492.649004                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14492.649004                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14492.649004                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   8366680                       # number of replacements
system.l2.tags.tagsinuse                 16312.583227                       # Cycle average of tags in use
system.l2.tags.total_refs                     8597017                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8383064                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.025522                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9587018000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      316.526789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        131.111649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15864.944788                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.019319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.008002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.968319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995641                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          919                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15369                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  42346302                       # Number of tag accesses
system.l2.tags.data_accesses                 42346302                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8375544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8375544                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        89716                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            89716                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               9409                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9409                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           88817                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              88817                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          16603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16603                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 88817                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 26012                       # number of demand (read+write) hits
system.l2.demand_hits::total                   114829                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                88817                       # number of overall hits
system.l2.overall_hits::cpu.data                26012                       # number of overall hits
system.l2.overall_hits::total                  114829                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8294961                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8294961                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1919                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1919                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        80635                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           80635                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1919                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8375596                       # number of demand (read+write) misses
system.l2.demand_misses::total                8377515                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1919                       # number of overall misses
system.l2.overall_misses::cpu.data            8375596                       # number of overall misses
system.l2.overall_misses::total               8377515                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 720173686500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  720173686500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    246021500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    246021500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  25936982500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25936982500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     246021500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  746110669000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     746356690500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    246021500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 746110669000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    746356690500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8375544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8375544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        89716                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        89716                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8304370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8304370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        90736                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          90736                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        97238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         97238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             90736                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8401608                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8492344                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            90736                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8401608                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8492344                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.998867                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998867                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.021149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021149                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.829254                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.829254                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.021149                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.996904                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986479                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.021149                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.996904                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986479                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86820.623569                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86820.623569                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 128202.970297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 128202.970297                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 321659.112048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 321659.112048                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 128202.970297                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89081.501663                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89090.463043                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 128202.970297                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89081.501663                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89090.463043                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8345127                       # number of writebacks
system.l2.writebacks::total                   8345127                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1538                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1538                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8294961                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8294961                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1919                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1919                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        80635                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        80635                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8375596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8377515                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8375596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8377515                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 637224076500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 637224076500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    226831500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    226831500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  25130632500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25130632500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    226831500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 662354709000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 662581540500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    226831500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 662354709000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 662581540500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.998867                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998867                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.021149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.829254                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.829254                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.021149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.996904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986479                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.021149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.996904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986479                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76820.623569                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76820.623569                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 118202.970297                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 118202.970297                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 311659.112048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 311659.112048                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 118202.970297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79081.501663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79090.463043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 118202.970297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79081.501663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79090.463043                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      16737473                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      8359958                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82554                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8345127                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14831                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8294961                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8294961                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82554                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25114988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25114988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25114988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1070249088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1070249088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1070249088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8377515                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8377515    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8377515                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50118312500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44078208250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     16981620                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      8489276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           8260                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8260                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1707329013500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            187974                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16720671                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        89716                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45569                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8304370                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8304370                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         90736                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        97238                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       271188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25202776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25473964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11548928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1073737728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1085286656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8366680                       # Total snoops (count)
system.tol2bus.snoopTraffic                 534088128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16859024                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000490                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022131                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16850763     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8261      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16859024                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16956070000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         136104000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12602412000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
