// Seed: 1151813581
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  assign module_1.type_94 = 0;
  assign id_4 = 1'b0;
  assign id_4 = -1 - 1;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    output wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri0 id_7,
    output tri id_8,
    output wand id_9,
    output supply1 id_10,
    output tri1 id_11,
    input tri id_12,
    output wire id_13,
    output wire id_14,
    input tri id_15,
    input wand id_16,
    output wire id_17,
    input supply1 id_18,
    input wor id_19,
    output tri1 id_20,
    output wor id_21,
    id_59,
    output tri0 id_22,
    input supply0 id_23,
    input tri id_24,
    input tri id_25,
    input wor id_26,
    output supply1 id_27,
    output wire id_28,
    input tri1 id_29,
    input uwire id_30,
    input wand id_31,
    output supply0 id_32,
    input tri0 id_33,
    input tri id_34,
    input tri1 id_35,
    input supply1 id_36,
    input supply0 id_37,
    input supply1 id_38,
    input supply1 id_39,
    input wire id_40,
    input wand id_41,
    input tri id_42,
    input supply1 id_43,
    input wor id_44,
    output wire id_45,
    input wire id_46,
    input wire id_47,
    id_60,
    input supply1 id_48,
    output tri0 id_49,
    input tri1 id_50,
    input tri id_51,
    output wire id_52,
    output wire id_53,
    input tri1 id_54,
    output logic id_55,
    output tri id_56,
    input tri0 id_57
);
  tri id_61, id_62 = 1;
  id_63(
      .id_0(-1'b0 | id_54), .id_1(id_11), .id_2(-1 && id_13), .id_3(!id_27)
  );
  assign id_2 = id_15;
  wire id_64;
  wire id_65;
  id_66(
      id_5
  );
  assign id_13 = id_15;
  module_0 modCall_1 (
      id_60,
      id_65,
      id_65,
      id_59
  );
  initial id_55 <= -1'b0 & "";
  wire id_67;
endmodule
