Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Sep 11 10:55:45 2023
| Host         : LAPTOP-DG1UIM4L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Microblaze_xz_wrapper_control_sets_placed.rpt
| Design       : Microblaze_xz_wrapper
| Device       : xc7vx690t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   119 |
| Unused register locations in slices containing registers |   136 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            8 |
|      4 |            2 |
|      6 |            1 |
|      8 |           10 |
|     10 |            2 |
|     12 |            4 |
|     14 |            1 |
|    16+ |           91 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             438 |           89 |
| No           | No                    | Yes                    |             688 |           78 |
| No           | Yes                   | No                     |             532 |          112 |
| Yes          | No                    | No                     |             404 |           53 |
| Yes          | No                    | Yes                    |             534 |           71 |
| Yes          | Yes                   | No                     |            1916 |          312 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                            Enable Signal                                                                                           |                                                                Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                    |                1 |              2 |
| ~U3/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                    | U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                  |                1 |              2 |
|  U3/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                        |                1 |              2 |
|  U3/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              2 |
|  U3/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0        |                1 |              2 |
|  U1/inst/clk_out1                                   |                                                                                                                                                                                                    | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                        |                1 |              2 |
|  U3/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0        |                1 |              2 |
|  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | U3/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           | U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                              |                1 |              2 |
|  U3/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1_n_0                                                                | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                |                1 |              4 |
|  U1/inst/clk_out1                                   | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       |                                                                                                                                               |                1 |              4 |
|  U3/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                    |                                                                                                                                               |                1 |              6 |
| ~U3/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                    | U3/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  U1/inst/clk_out1                                   |                                                                                                                                                                                                    | U3/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              8 |
|  U1/inst/clk_out1                                   |                                                                                                                                                                                                    | U3/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              8 |
|  U3/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                               |                2 |              8 |
|  U1/inst/clk_out1                                   | U3/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | U3/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                1 |              8 |
|  U3/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | U3/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | U3/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  U1/inst/clk_out1                                   | U3/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | U3/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                2 |              8 |
|  U1/inst/clk_out1                                   | U3/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | U3/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                1 |              8 |
|  U1/inst/clk_out1                                   | U3/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | U3/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                2 |              8 |
|  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | U3/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | U3/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  U1/inst/clk_out1                                   |                                                                                                                                                                                                    | U3/rst_Clk_100M/U0/EXT_LPF/lpf_int                                                                                                            |                2 |             10 |
|  U1/inst/clk_out1                                   | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_hit_reg[0]                                                                                            | U3/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                1 |             10 |
|  U1/inst/clk_out1                                   | U3/rst_Clk_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                  | U3/rst_Clk_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |             12 |
|  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                           |                                                                                                                                               |                2 |             12 |
|  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | U3/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                               |                2 |             12 |
|  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | U3/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                           |                                                                                                                                               |                3 |             12 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_rd_en                                                                                                    | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                2 |             14 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                     | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                2 |             16 |
|  U1/inst/clk_out1                                   | U4/inst/async_emif_slave_U1/rd_sampling_site                                                                                                                                                       | U4/inst/async_emif_slave_U1/user_wr_en_i_2_n_0                                                                                                |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                    | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                     | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                     | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                     | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                     | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                     | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                     | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                      | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                      | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                               | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                     | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                     | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                     | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                      | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                     | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                      | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                               | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                               | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                     | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_rd_data0                                                                                                 | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/user_rd_data0                                                                                               | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                    | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                              | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                3 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                    | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                    | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                               | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                              | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                              | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                1 |             16 |
|  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                               |                7 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                    | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                3 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                    | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                3 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                    | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                     | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                    | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                     | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                     | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                    | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                1 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                    | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                3 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                    | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                    | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                2 |             16 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                     | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                3 |             16 |
|  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                               |                1 |             16 |
|  U3/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                       |                                                                                                                                               |                1 |             16 |
| ~U3/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                               |                2 |             16 |
|  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | U3/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                               |                3 |             20 |
|  U1/inst/clk_out1                                   |                                                                                                                                                                                                    | U3/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                5 |             26 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/user_rd_en                                                                                                  | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                2 |             30 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_en                                                                                                    | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                4 |             30 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/user_op_busy                                                                                                | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                4 |             32 |
|  U1/inst/clk_out1                                   | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | U3/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                7 |             32 |
|  U1/inst/clk_out1                                   | U5/wr_reg0_5                                                                                                                                                                                       | U5/wr_reg0[15]_i_2_n_0                                                                                                                        |                3 |             32 |
|  U1/inst/clk_out1                                   | U4/inst/async_emif_slave_U1/user_rd_en                                                                                                                                                             | U5/wr_reg0[15]_i_2_n_0                                                                                                                        |               10 |             32 |
|  U1/inst/clk_out1                                   | U5/wr_reg1_4                                                                                                                                                                                       | U5/wr_reg0[15]_i_2_n_0                                                                                                                        |                5 |             32 |
|  U1/inst/clk_out1                                   | U5/test_regA_2                                                                                                                                                                                     | U5/wr_reg0[15]_i_2_n_0                                                                                                                        |                2 |             32 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_op_busy                                                                                                  | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |                4 |             32 |
|  U1/inst/clk_out1                                   | U5/test_reg5_3                                                                                                                                                                                     | U5/wr_reg0[15]_i_2_n_0                                                                                                                        |                3 |             32 |
|  U1/inst/clk_out1                                   | U5/wr_reg2_1                                                                                                                                                                                       | U5/wr_reg0[15]_i_2_n_0                                                                                                                        |                3 |             32 |
|  U1/inst/clk_out1                                   | U5/wr_reg3_0                                                                                                                                                                                       | U5/wr_reg0[15]_i_2_n_0                                                                                                                        |                6 |             32 |
|  U1/inst/clk_out1                                   |                                                                                                                                                                                                    | U3/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                5 |             36 |
|  U1/inst/clk_out1                                   |                                                                                                                                                                                                    | U3/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                5 |             36 |
|  U1/inst/clk_out1                                   |                                                                                                                                                                                                    | U4/inst/async_emif_slave_U1/user_wr_en_i_2_n_0                                                                                                |                7 |             38 |
|  U1/inst/clk_out1                                   | U3/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | U3/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                3 |             40 |
|  U1/inst/clk_out1                                   | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | U3/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               10 |             40 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/user_wr_en                                                                                                  | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |                6 |             46 |
|  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                    | U3/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                 |                5 |             46 |
|  U1/inst/clk_out1                                   | U4/inst/async_emif_slave_U1/wr_sampling_site                                                                                                                                                       | U4/inst/async_emif_slave_U1/user_wr_en_i_2_n_0                                                                                                |                6 |             48 |
|  U1/inst/clk_out1                                   | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                              |               10 |             64 |
|  U1/inst/clk_out1                                   | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | U3/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                5 |             64 |
|  U1/inst/clk_out1                                   | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                     | U3/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               10 |             64 |
|  U1/inst/clk_out1                                   | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | U3/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               15 |             64 |
|  U1/inst/clk_out1                                   | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                         | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |               14 |             64 |
|  U1/inst/clk_out1                                   | U3/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | U3/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                7 |             64 |
|  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                               |                8 |             64 |
|  U1/inst/clk_out1                                   | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                          | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |               15 |             64 |
|  U1/inst/clk_out1                                   | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                          |                9 |             64 |
|  U1/inst/clk_out1                                   | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                |                                                                                                                                               |                8 |             64 |
|  U1/inst/clk_out1                                   |                                                                                                                                                                                                    | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                 |               11 |             64 |
|  U1/inst/clk_out1                                   | U3/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                               |                6 |             66 |
|  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | U3/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           |                                                                                                                                               |               14 |             94 |
|  U1/inst/clk_out1                                   | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                              |                                                                                                                                               |               10 |            150 |
|  U3/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                    |                                                                                                                                               |               24 |            160 |
|  U1/inst/clk_out1                                   | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | U3/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               34 |            160 |
|  U1/inst/clk_out1                                   | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[31]                                                                                                                 |                                                                                                                                               |               16 |            256 |
|  U1/inst/clk_out1                                   |                                                                                                                                                                                                    | U3/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               75 |            296 |
|  U1/inst/clk_out1                                   |                                                                                                                                                                                                    |                                                                                                                                               |               71 |            306 |
|  U1/inst/clk_out1                                   |                                                                                                                                                                                                    | U3/Driver_9781/inst/AXI4_ADI_SPI_7_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_7_8bit_inst/user_wr_vild_reg_0                                       |               33 |            320 |
|  U1/inst/clk_out1                                   |                                                                                                                                                                                                    | U3/Driver_9649/inst/AXI4_ADI_SPI_15_8BIT_v1_0_S00_AXI_inst/adi_spi_driver_14_8bit_inst/csb_reg_0                                              |               37 |            320 |
|  U1/inst/clk_out1                                   | U3/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | U3/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               93 |            436 |
+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


