
smi-lab5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003c8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000550  08000558  00010558  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000550  08000550  00010550  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000554  08000554  00010554  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010558  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00010558  2**0
                  CONTENTS
  7 .bss          00000034  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000034  20000034  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00010558  2**0
                  CONTENTS, READONLY
 10 .debug_info   00000f88  00000000  00000000  00010588  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000003e3  00000000  00000000  00011510  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000110  00000000  00000000  000118f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000c8  00000000  00000000  00011a08  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000083d  00000000  00000000  00011ad0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000056d  00000000  00000000  0001230d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0001287a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000280  00000000  00000000  000128f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00012b78  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000538 	.word	0x08000538

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000538 	.word	0x08000538

080001c8 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
	uart_init_uart();
 80001ce:	f000 f953 	bl	8000478 <uart_init_uart>

	while (1) {
		// USART2->CR1 |= BIT13; // USART Enable
		volatile int a = USART2->SR;
 80001d2:	4b0c      	ldr	r3, [pc, #48]	; (8000204 <main+0x3c>)
 80001d4:	881b      	ldrh	r3, [r3, #0]
 80001d6:	b29b      	uxth	r3, r3
 80001d8:	607b      	str	r3, [r7, #4]
		while (!(USART2->SR & BIT7));
 80001da:	bf00      	nop
 80001dc:	4b09      	ldr	r3, [pc, #36]	; (8000204 <main+0x3c>)
 80001de:	881b      	ldrh	r3, [r3, #0]
 80001e0:	b29b      	uxth	r3, r3
 80001e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d0f8      	beq.n	80001dc <main+0x14>
		a = USART2->SR;
 80001ea:	4b06      	ldr	r3, [pc, #24]	; (8000204 <main+0x3c>)
 80001ec:	881b      	ldrh	r3, [r3, #0]
 80001ee:	b29b      	uxth	r3, r3
 80001f0:	607b      	str	r3, [r7, #4]
		USART2->DR = 0xAA;
 80001f2:	4b04      	ldr	r3, [pc, #16]	; (8000204 <main+0x3c>)
 80001f4:	22aa      	movs	r2, #170	; 0xaa
 80001f6:	809a      	strh	r2, [r3, #4]
		volatile int b = USART2->DR;
 80001f8:	4b02      	ldr	r3, [pc, #8]	; (8000204 <main+0x3c>)
 80001fa:	889b      	ldrh	r3, [r3, #4]
 80001fc:	b29b      	uxth	r3, r3
 80001fe:	603b      	str	r3, [r7, #0]
	while (1) {
 8000200:	e7e7      	b.n	80001d2 <main+0xa>
 8000202:	bf00      	nop
 8000204:	40004400 	.word	0x40004400

08000208 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000208:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000240 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800020c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800020e:	e003      	b.n	8000218 <LoopCopyDataInit>

08000210 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000210:	4b0c      	ldr	r3, [pc, #48]	; (8000244 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000212:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000214:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000216:	3104      	adds	r1, #4

08000218 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000218:	480b      	ldr	r0, [pc, #44]	; (8000248 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800021a:	4b0c      	ldr	r3, [pc, #48]	; (800024c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800021c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800021e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000220:	d3f6      	bcc.n	8000210 <CopyDataInit>
  ldr  r2, =_sbss
 8000222:	4a0b      	ldr	r2, [pc, #44]	; (8000250 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000224:	e002      	b.n	800022c <LoopFillZerobss>

08000226 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000226:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000228:	f842 3b04 	str.w	r3, [r2], #4

0800022c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800022c:	4b09      	ldr	r3, [pc, #36]	; (8000254 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800022e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000230:	d3f9      	bcc.n	8000226 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000232:	f000 f841 	bl	80002b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000236:	f000 f95b 	bl	80004f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800023a:	f7ff ffc5 	bl	80001c8 <main>
  bx  lr    
 800023e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000240:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000244:	08000558 	.word	0x08000558
  ldr  r0, =_sdata
 8000248:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800024c:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 8000250:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 8000254:	20000034 	.word	0x20000034

08000258 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000258:	e7fe      	b.n	8000258 <ADC_IRQHandler>

0800025a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800025a:	b480      	push	{r7}
 800025c:	af00      	add	r7, sp, #0
}
 800025e:	bf00      	nop
 8000260:	46bd      	mov	sp, r7
 8000262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000266:	4770      	bx	lr

08000268 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000268:	b480      	push	{r7}
 800026a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800026c:	e7fe      	b.n	800026c <HardFault_Handler+0x4>

0800026e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800026e:	b480      	push	{r7}
 8000270:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000272:	e7fe      	b.n	8000272 <MemManage_Handler+0x4>

08000274 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000274:	b480      	push	{r7}
 8000276:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000278:	e7fe      	b.n	8000278 <BusFault_Handler+0x4>

0800027a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800027a:	b480      	push	{r7}
 800027c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800027e:	e7fe      	b.n	800027e <UsageFault_Handler+0x4>

08000280 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
}
 8000284:	bf00      	nop
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr

0800028e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800028e:	b480      	push	{r7}
 8000290:	af00      	add	r7, sp, #0
}
 8000292:	bf00      	nop
 8000294:	46bd      	mov	sp, r7
 8000296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029a:	4770      	bx	lr

0800029c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
}
 80002a0:	bf00      	nop
 80002a2:	46bd      	mov	sp, r7
 80002a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a8:	4770      	bx	lr

080002aa <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80002aa:	b480      	push	{r7}
 80002ac:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80002ae:	bf00      	nop
 80002b0:	46bd      	mov	sp, r7
 80002b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b6:	4770      	bx	lr

080002b8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002bc:	4a16      	ldr	r2, [pc, #88]	; (8000318 <SystemInit+0x60>)
 80002be:	4b16      	ldr	r3, [pc, #88]	; (8000318 <SystemInit+0x60>)
 80002c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80002cc:	4a13      	ldr	r2, [pc, #76]	; (800031c <SystemInit+0x64>)
 80002ce:	4b13      	ldr	r3, [pc, #76]	; (800031c <SystemInit+0x64>)
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	f043 0301 	orr.w	r3, r3, #1
 80002d6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80002d8:	4b10      	ldr	r3, [pc, #64]	; (800031c <SystemInit+0x64>)
 80002da:	2200      	movs	r2, #0
 80002dc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80002de:	4a0f      	ldr	r2, [pc, #60]	; (800031c <SystemInit+0x64>)
 80002e0:	4b0e      	ldr	r3, [pc, #56]	; (800031c <SystemInit+0x64>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80002e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80002ec:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80002ee:	4b0b      	ldr	r3, [pc, #44]	; (800031c <SystemInit+0x64>)
 80002f0:	4a0b      	ldr	r2, [pc, #44]	; (8000320 <SystemInit+0x68>)
 80002f2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80002f4:	4a09      	ldr	r2, [pc, #36]	; (800031c <SystemInit+0x64>)
 80002f6:	4b09      	ldr	r3, [pc, #36]	; (800031c <SystemInit+0x64>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80002fe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000300:	4b06      	ldr	r3, [pc, #24]	; (800031c <SystemInit+0x64>)
 8000302:	2200      	movs	r2, #0
 8000304:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000306:	f000 f80d 	bl	8000324 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800030a:	4b03      	ldr	r3, [pc, #12]	; (8000318 <SystemInit+0x60>)
 800030c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000310:	609a      	str	r2, [r3, #8]
#endif
}
 8000312:	bf00      	nop
 8000314:	bd80      	pop	{r7, pc}
 8000316:	bf00      	nop
 8000318:	e000ed00 	.word	0xe000ed00
 800031c:	40023800 	.word	0x40023800
 8000320:	24003010 	.word	0x24003010

08000324 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000324:	b480      	push	{r7}
 8000326:	b083      	sub	sp, #12
 8000328:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800032a:	2300      	movs	r3, #0
 800032c:	607b      	str	r3, [r7, #4]
 800032e:	2300      	movs	r3, #0
 8000330:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000332:	4a36      	ldr	r2, [pc, #216]	; (800040c <SetSysClock+0xe8>)
 8000334:	4b35      	ldr	r3, [pc, #212]	; (800040c <SetSysClock+0xe8>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800033c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800033e:	4b33      	ldr	r3, [pc, #204]	; (800040c <SetSysClock+0xe8>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000346:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	3301      	adds	r3, #1
 800034c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800034e:	683b      	ldr	r3, [r7, #0]
 8000350:	2b00      	cmp	r3, #0
 8000352:	d103      	bne.n	800035c <SetSysClock+0x38>
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800035a:	d1f0      	bne.n	800033e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800035c:	4b2b      	ldr	r3, [pc, #172]	; (800040c <SetSysClock+0xe8>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000364:	2b00      	cmp	r3, #0
 8000366:	d002      	beq.n	800036e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000368:	2301      	movs	r3, #1
 800036a:	603b      	str	r3, [r7, #0]
 800036c:	e001      	b.n	8000372 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800036e:	2300      	movs	r3, #0
 8000370:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000372:	683b      	ldr	r3, [r7, #0]
 8000374:	2b01      	cmp	r3, #1
 8000376:	d142      	bne.n	80003fe <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000378:	4a24      	ldr	r2, [pc, #144]	; (800040c <SetSysClock+0xe8>)
 800037a:	4b24      	ldr	r3, [pc, #144]	; (800040c <SetSysClock+0xe8>)
 800037c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800037e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000382:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000384:	4a22      	ldr	r2, [pc, #136]	; (8000410 <SetSysClock+0xec>)
 8000386:	4b22      	ldr	r3, [pc, #136]	; (8000410 <SetSysClock+0xec>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800038e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000390:	4a1e      	ldr	r2, [pc, #120]	; (800040c <SetSysClock+0xe8>)
 8000392:	4b1e      	ldr	r3, [pc, #120]	; (800040c <SetSysClock+0xe8>)
 8000394:	689b      	ldr	r3, [r3, #8]
 8000396:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000398:	4a1c      	ldr	r2, [pc, #112]	; (800040c <SetSysClock+0xe8>)
 800039a:	4b1c      	ldr	r3, [pc, #112]	; (800040c <SetSysClock+0xe8>)
 800039c:	689b      	ldr	r3, [r3, #8]
 800039e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80003a2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80003a4:	4a19      	ldr	r2, [pc, #100]	; (800040c <SetSysClock+0xe8>)
 80003a6:	4b19      	ldr	r3, [pc, #100]	; (800040c <SetSysClock+0xe8>)
 80003a8:	689b      	ldr	r3, [r3, #8]
 80003aa:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80003ae:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80003b0:	4b16      	ldr	r3, [pc, #88]	; (800040c <SetSysClock+0xe8>)
 80003b2:	4a18      	ldr	r2, [pc, #96]	; (8000414 <SetSysClock+0xf0>)
 80003b4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80003b6:	4a15      	ldr	r2, [pc, #84]	; (800040c <SetSysClock+0xe8>)
 80003b8:	4b14      	ldr	r3, [pc, #80]	; (800040c <SetSysClock+0xe8>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80003c0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80003c2:	bf00      	nop
 80003c4:	4b11      	ldr	r3, [pc, #68]	; (800040c <SetSysClock+0xe8>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d0f9      	beq.n	80003c4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80003d0:	4b11      	ldr	r3, [pc, #68]	; (8000418 <SetSysClock+0xf4>)
 80003d2:	f240 7205 	movw	r2, #1797	; 0x705
 80003d6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80003d8:	4a0c      	ldr	r2, [pc, #48]	; (800040c <SetSysClock+0xe8>)
 80003da:	4b0c      	ldr	r3, [pc, #48]	; (800040c <SetSysClock+0xe8>)
 80003dc:	689b      	ldr	r3, [r3, #8]
 80003de:	f023 0303 	bic.w	r3, r3, #3
 80003e2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80003e4:	4a09      	ldr	r2, [pc, #36]	; (800040c <SetSysClock+0xe8>)
 80003e6:	4b09      	ldr	r3, [pc, #36]	; (800040c <SetSysClock+0xe8>)
 80003e8:	689b      	ldr	r3, [r3, #8]
 80003ea:	f043 0302 	orr.w	r3, r3, #2
 80003ee:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80003f0:	bf00      	nop
 80003f2:	4b06      	ldr	r3, [pc, #24]	; (800040c <SetSysClock+0xe8>)
 80003f4:	689b      	ldr	r3, [r3, #8]
 80003f6:	f003 030c 	and.w	r3, r3, #12
 80003fa:	2b08      	cmp	r3, #8
 80003fc:	d1f9      	bne.n	80003f2 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80003fe:	bf00      	nop
 8000400:	370c      	adds	r7, #12
 8000402:	46bd      	mov	sp, r7
 8000404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop
 800040c:	40023800 	.word	0x40023800
 8000410:	40007000 	.word	0x40007000
 8000414:	07405419 	.word	0x07405419
 8000418:	40023c00 	.word	0x40023c00

0800041c <USART2_IRQHandler>:
/*
 * INTERRUPT HANDLER
 */

void USART2_IRQHandler()
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
	if (USART2->SR & USART_FLAG_RXNE) {
 8000420:	4b11      	ldr	r3, [pc, #68]	; (8000468 <USART2_IRQHandler+0x4c>)
 8000422:	881b      	ldrh	r3, [r3, #0]
 8000424:	b29b      	uxth	r3, r3
 8000426:	f003 0320 	and.w	r3, r3, #32
 800042a:	2b00      	cmp	r3, #0
 800042c:	d017      	beq.n	800045e <USART2_IRQHandler+0x42>
		circular_buffer[head] = USART2->DR;
 800042e:	4b0f      	ldr	r3, [pc, #60]	; (800046c <USART2_IRQHandler+0x50>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a0d      	ldr	r2, [pc, #52]	; (8000468 <USART2_IRQHandler+0x4c>)
 8000434:	8892      	ldrh	r2, [r2, #4]
 8000436:	b292      	uxth	r2, r2
 8000438:	b2d1      	uxtb	r1, r2
 800043a:	4a0d      	ldr	r2, [pc, #52]	; (8000470 <USART2_IRQHandler+0x54>)
 800043c:	54d1      	strb	r1, [r2, r3]
		head = (head + 1) % CIRCULAR_BUFFER_SIZE;
 800043e:	4b0b      	ldr	r3, [pc, #44]	; (800046c <USART2_IRQHandler+0x50>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	1c59      	adds	r1, r3, #1
 8000444:	4b0b      	ldr	r3, [pc, #44]	; (8000474 <USART2_IRQHandler+0x58>)
 8000446:	fb83 2301 	smull	r2, r3, r3, r1
 800044a:	10da      	asrs	r2, r3, #3
 800044c:	17cb      	asrs	r3, r1, #31
 800044e:	1ad2      	subs	r2, r2, r3
 8000450:	4613      	mov	r3, r2
 8000452:	009b      	lsls	r3, r3, #2
 8000454:	4413      	add	r3, r2
 8000456:	009b      	lsls	r3, r3, #2
 8000458:	1aca      	subs	r2, r1, r3
 800045a:	4b04      	ldr	r3, [pc, #16]	; (800046c <USART2_IRQHandler+0x50>)
 800045c:	601a      	str	r2, [r3, #0]
	}
}
 800045e:	bf00      	nop
 8000460:	46bd      	mov	sp, r7
 8000462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000466:	4770      	bx	lr
 8000468:	40004400 	.word	0x40004400
 800046c:	20000030 	.word	0x20000030
 8000470:	2000001c 	.word	0x2000001c
 8000474:	66666667 	.word	0x66666667

08000478 <uart_init_uart>:
/*
 * FUNCTIONS
 */

void uart_init_uart()
{
 8000478:	b480      	push	{r7}
 800047a:	af00      	add	r7, sp, #0

	NVIC->ISER[1] |= BIT6; // Enable USART2 global interrupt
 800047c:	4a18      	ldr	r2, [pc, #96]	; (80004e0 <uart_init_uart+0x68>)
 800047e:	4b18      	ldr	r3, [pc, #96]	; (80004e0 <uart_init_uart+0x68>)
 8000480:	685b      	ldr	r3, [r3, #4]
 8000482:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000486:	6053      	str	r3, [r2, #4]
	RCC->APB1ENR |= BIT17 // Enable USART2 clock
 8000488:	4a16      	ldr	r2, [pc, #88]	; (80004e4 <uart_init_uart+0x6c>)
 800048a:	4b16      	ldr	r3, [pc, #88]	; (80004e4 <uart_init_uart+0x6c>)
 800048c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800048e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000492:	6413      	str	r3, [r2, #64]	; 0x40
			;
	RCC->AHB1ENR |= BIT0; // GPIOA clock
 8000494:	4a13      	ldr	r2, [pc, #76]	; (80004e4 <uart_init_uart+0x6c>)
 8000496:	4b13      	ldr	r3, [pc, #76]	; (80004e4 <uart_init_uart+0x6c>)
 8000498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800049a:	f043 0301 	orr.w	r3, r3, #1
 800049e:	6313      	str	r3, [r2, #48]	; 0x30

	// set gpio mode, etc.
	GPIOA->MODER |= BIT5 | BIT7; // Alternate function for PA2 and PA3
 80004a0:	4a11      	ldr	r2, [pc, #68]	; (80004e8 <uart_init_uart+0x70>)
 80004a2:	4b11      	ldr	r3, [pc, #68]	; (80004e8 <uart_init_uart+0x70>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80004aa:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] |= (0b0111 << 8) | (0b0111 << 12); // Alternate function 7: USART1-3
 80004ac:	4a0e      	ldr	r2, [pc, #56]	; (80004e8 <uart_init_uart+0x70>)
 80004ae:	4b0e      	ldr	r3, [pc, #56]	; (80004e8 <uart_init_uart+0x70>)
 80004b0:	6a1b      	ldr	r3, [r3, #32]
 80004b2:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 80004b6:	6213      	str	r3, [r2, #32]

	USART2->CR1 |=
 80004b8:	4a0c      	ldr	r2, [pc, #48]	; (80004ec <uart_init_uart+0x74>)
 80004ba:	4b0c      	ldr	r3, [pc, #48]	; (80004ec <uart_init_uart+0x74>)
 80004bc:	899b      	ldrh	r3, [r3, #12]
 80004be:	b29b      	uxth	r3, r3
 80004c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80004c4:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 80004c8:	b29b      	uxth	r3, r3
 80004ca:	8193      	strh	r3, [r2, #12]
			BIT3 // Transmitter enable TODO: avoid transmitting
			//BIT2 // Receiver enable
			;

	// set baud rate
	USART2->BRR = (BAUD_RATE_MANTISSA << 4) | (BAUD_RATE_FRACTION & 0b1111);
 80004cc:	4b07      	ldr	r3, [pc, #28]	; (80004ec <uart_init_uart+0x74>)
 80004ce:	f640 22f1 	movw	r2, #2801	; 0xaf1
 80004d2:	811a      	strh	r2, [r3, #8]
}
 80004d4:	bf00      	nop
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop
 80004e0:	e000e100 	.word	0xe000e100
 80004e4:	40023800 	.word	0x40023800
 80004e8:	40020000 	.word	0x40020000
 80004ec:	40004400 	.word	0x40004400

080004f0 <__libc_init_array>:
 80004f0:	b570      	push	{r4, r5, r6, lr}
 80004f2:	4e0d      	ldr	r6, [pc, #52]	; (8000528 <__libc_init_array+0x38>)
 80004f4:	4c0d      	ldr	r4, [pc, #52]	; (800052c <__libc_init_array+0x3c>)
 80004f6:	1ba4      	subs	r4, r4, r6
 80004f8:	10a4      	asrs	r4, r4, #2
 80004fa:	2500      	movs	r5, #0
 80004fc:	42a5      	cmp	r5, r4
 80004fe:	d109      	bne.n	8000514 <__libc_init_array+0x24>
 8000500:	4e0b      	ldr	r6, [pc, #44]	; (8000530 <__libc_init_array+0x40>)
 8000502:	4c0c      	ldr	r4, [pc, #48]	; (8000534 <__libc_init_array+0x44>)
 8000504:	f000 f818 	bl	8000538 <_init>
 8000508:	1ba4      	subs	r4, r4, r6
 800050a:	10a4      	asrs	r4, r4, #2
 800050c:	2500      	movs	r5, #0
 800050e:	42a5      	cmp	r5, r4
 8000510:	d105      	bne.n	800051e <__libc_init_array+0x2e>
 8000512:	bd70      	pop	{r4, r5, r6, pc}
 8000514:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000518:	4798      	blx	r3
 800051a:	3501      	adds	r5, #1
 800051c:	e7ee      	b.n	80004fc <__libc_init_array+0xc>
 800051e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000522:	4798      	blx	r3
 8000524:	3501      	adds	r5, #1
 8000526:	e7f2      	b.n	800050e <__libc_init_array+0x1e>
 8000528:	08000550 	.word	0x08000550
 800052c:	08000550 	.word	0x08000550
 8000530:	08000550 	.word	0x08000550
 8000534:	08000554 	.word	0x08000554

08000538 <_init>:
 8000538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800053a:	bf00      	nop
 800053c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800053e:	bc08      	pop	{r3}
 8000540:	469e      	mov	lr, r3
 8000542:	4770      	bx	lr

08000544 <_fini>:
 8000544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000546:	bf00      	nop
 8000548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800054a:	bc08      	pop	{r3}
 800054c:	469e      	mov	lr, r3
 800054e:	4770      	bx	lr
