<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xA;could not read &quot;/home/patmos/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_6b/sim/tv/rtldatafile/sim/report/cosim.log&quot;: no such file or directory&#xA;    while executing&#xA;&quot;source /home/patmos/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_6b/cosim.tcl&quot;&#xA;    invoked from within&#xA;&quot;hls::main /home/patmos/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_6b/cosim.tcl&quot;&#xA;    (&quot;uplevel&quot; body line 1)&#xA;    invoked from within&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xA;    invoked from within&#xA;&quot;hls_proc $argv&quot;&#xA;" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T11:06:37.038+0200"/>
        <logs message="ERROR: [COSIM 212-344] Rtl simulation failed." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T11:06:36.969+0200"/>
        <logs message="ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  " projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T11:06:36.929+0200"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_3_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T11:06:19.741+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_3_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T11:06:19.713+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_2_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T11:06:19.684+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_2_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T11:06:19.651+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T11:06:19.609+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T11:06:19.578+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T11:06:19.536+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T11:06:19.476+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_1', matrixmul.cpp:70) on array 'a_0' due to limited memory ports." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T11:06:18.962+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T11:06:17.483+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T11:06:17.435+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:01:50.144+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:01:50.102+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_copy[0][3]', matrixmul.cpp:76) on array 'a_0' due to limited memory ports." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:01:49.868+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:84) of variable 'tmp_12_3', matrixmul.cpp:81 on array 'a_1' and 'load' operation ('b_copy[2][3]', matrixmul.cpp:76) on array 'a_1'." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:01:49.824+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:01:48.730+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:01:48.705+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:00:39.791+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:00:39.786+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:00:39.781+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:00:39.734+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_row[1]', matrixmul.cpp:70) on array 'a_0' due to limited memory ports." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:00:39.504+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:00:38.405+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:00:38.385+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:13.961+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_1_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:13.950+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:13.886+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:13.863+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_1_load', matrixmul.cpp:70) on array 'a_1' due to limited memory ports." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:13.587+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:84) of variable 'tmp_12_3', matrixmul.cpp:81 on array 'a_2' and 'load' operation ('b_copy[2][3]', matrixmul.cpp:76) on array 'a_2'." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:13.518+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:12.371+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:12.357+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_copy[0][3]', matrixmul.cpp:76) on array 'a' due to limited memory ports." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-03-27T20:33:01.144+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:84) of variable 'tmp_12_3', matrixmul.cpp:81 on array 'a' and 'load' operation ('a_row[1]', matrixmul.cpp:70) on array 'a'." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-03-27T20:33:01.116+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:84) of variable 'tmp_12_3', matrixmul.cpp:81 on array 'a' and 'load' operation ('a_row[1]', matrixmul.cpp:70) on array 'a'." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-03-27T20:33:01.094+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:84) of variable 'tmp_12_3', matrixmul.cpp:81 on array 'a' and 'load' operation ('a_row[1]', matrixmul.cpp:70) on array 'a'." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-03-27T20:33:01.085+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 5, offset = 1)&#xA;   between 'store' operation (matrixmul.cpp:84) of variable 'tmp_12_3', matrixmul.cpp:81 on array 'a' and 'load' operation ('a_row[0]', matrixmul.cpp:70) on array 'a'." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-03-27T20:33:01.078+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-105] Cannot partition array 'a' (matrixmul.cpp:48): incorrect partition factor 1." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-03-27T20:33:00.391+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-03-27T20:32:59.914+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file." projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-03-27T20:32:59.903+0200" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', matmul.c:17) on array 'a' due to limited memory ports." projectName="hls_matmul" solutionName="solution_default" date="2017-02-18T19:40:04.477+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/b_Din_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.486+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/b_WEN_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.479+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/a_Din_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.474+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matmul/a_WEN_A' to 0." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.467+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_load_1', matmul.c:17) on array 'b' due to limited memory ports." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_BRAM" date="2017-02-18T19:13:02.325+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', matmul.c:17) on array 'a' due to limited memory ports." projectName="hls_matmul" solutionName="solution_ap_ctrl_hs_arrays" date="2017-02-18T19:10:24.638+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul" solutionName="matrixmul_6b" date="2017-04-04T11:07:00.304+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_0.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul_mul_32scud_MulnS_0&#xA;# -- Compiling architecture behav of matrixmul_mul_32scud_MulnS_0&#xA;# -- Compiling entity matrixmul_mul_32scud&#xA;# -- Compiling architecture arch of matrixmul_mul_32scud&#xA;# vsim -L work -suppress 6630 -t 10ps apatb_matrixmul_top &#xA;# ** Note: (vsim-3812) Design is being optimized...&#xA;# //  ModelSim SE 10.1b Apr 26 2012 Linux 4.4.0-66-generic&#xA;# //&#xA;# //  Copyright 1991-2012 Mentor Graphics Corporation&#xA;# //  All Rights Reserved.&#xA;# //&#xA;# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION&#xA;# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS&#xA;# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.&#xA;# //&#xA;# Loading std.standard&#xA;# Loading std.textio(body)&#xA;# Loading ieee.std_logic_1164(body)&#xA;# Loading ieee.std_logic_arith(body)&#xA;# Loading ieee.std_logic_unsigned(body)&#xA;# Loading ieee.numeric_std(body)&#xA;# Loading ieee.std_logic_textio(body)&#xA;# Loading work.apatb_matrixmul_top(behav)#1&#xA;# Loading work.matrixmul(behav)#1&#xA;# Loading work.aesl_autobram_a_0(behav)#1&#xA;# Loading work.aesl_autobram_a_1(behav)#1&#xA;# 1&#xA;# 1&#xA;# ** Note: simulation done!&#xA;#    Time: 1245 ns  Iteration: 1  Instance: /apatb_matrixmul_top&#xA;# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;#    Time: 1245 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc File: matrixmul.autotb.vhd&#xA;# Break in Process generate_sim_done_proc at matrixmul.autotb.vhd line 649" projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:02:10.185+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_1.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul_urem_4ndEe_div_u&#xA;# -- Compiling architecture rtl of matrixmul_urem_4ndEe_div_u&#xA;# -- Compiling entity matrixmul_urem_4ndEe_div&#xA;# -- Compiling architecture rtl of matrixmul_urem_4ndEe_div&#xA;# -- Compiling entity matrixmul_urem_4ndEe&#xA;# -- Compiling architecture arch of matrixmul_urem_4ndEe&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_0&#xA;# -- Compiling architecture behav of AESL_autobram_a_0" projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:02:08.074+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(94): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul&#xA;# -- Compiling architecture behav of matrixmul&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_1&#xA;# -- Compiling architecture behav of AESL_autobram_a_1" projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:02:07.950+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(92): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:02:07.855+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(91): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:02:07.851+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(90): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:02:07.847+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(89): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:02:07.843+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(88): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:02:07.833+0200" type="Warning"/>
        <logs message="# ** Warning: Copied /opt/modelsim/modeltech/linux/../modelsim.ini to modelsim.ini.&#xA;#          Updated modelsim.ini.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling package AESL_sim_components&#xA;# -- Compiling package body AESL_sim_components&#xA;# -- Loading package AESL_sim_components&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul_mux_42_bkb&#xA;# -- Compiling architecture rtl of matrixmul_mux_42_bkb&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity apatb_matrixmul_top&#xA;# -- Compiling architecture behav of apatb_matrixmul_top" projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:02:07.821+0200" type="Warning"/>
        <logs message="WARNING: There is no IP libs for this version of ModelSim. If you may use cosim with IP, please make sure the IP libs have been pre-compiled.&#xA;# Copying /opt/modelsim/modeltech/linux/../modelsim.ini to modelsim.ini&#xA;# Modifying modelsim.ini" projectName="hls_matmul" solutionName="matrixmul_2b" date="2017-03-27T21:02:07.707+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_2.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# vsim -L work -suppress 6630 -t 10ps apatb_matrixmul_top &#xA;# ** Note: (vsim-3812) Design is being optimized...&#xA;# //  ModelSim SE 10.1b Apr 26 2012 Linux 4.4.0-66-generic&#xA;# //&#xA;# //  Copyright 1991-2012 Mentor Graphics Corporation&#xA;# //  All Rights Reserved.&#xA;# //&#xA;# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION&#xA;# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS&#xA;# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.&#xA;# //&#xA;# Loading std.standard&#xA;# Loading std.textio(body)&#xA;# Loading ieee.std_logic_1164(body)&#xA;# Loading ieee.std_logic_arith(body)&#xA;# Loading ieee.std_logic_unsigned(body)&#xA;# Loading ieee.numeric_std(body)&#xA;# Loading ieee.std_logic_textio(body)&#xA;# Loading work.apatb_matrixmul_top(behav)#1&#xA;# Loading work.matrixmul(behav)#1&#xA;# Loading work.aesl_autobram_a_0(behav)#1&#xA;# Loading work.aesl_autobram_a_1(behav)#1&#xA;# Loading work.aesl_autobram_a_2(behav)#1&#xA;# 1&#xA;# 1&#xA;# ** Note: simulation done!&#xA;#    Time: 915 ns  Iteration: 1  Instance: /apatb_matrixmul_top&#xA;# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;#    Time: 915 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc File: matrixmul.autotb.vhd&#xA;# Break in Process generate_sim_done_proc at matrixmul.autotb.vhd line 733" projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:03.050+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_0.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul_mul_32scud_MulnS_0&#xA;# -- Compiling architecture behav of matrixmul_mul_32scud_MulnS_0&#xA;# -- Compiling entity matrixmul_mul_32scud&#xA;# -- Compiling architecture arch of matrixmul_mul_32scud&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_2&#xA;# -- Compiling architecture behav of AESL_autobram_a_2" projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.599+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_1.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_0&#xA;# -- Compiling architecture behav of AESL_autobram_a_0" projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.533+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(104): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul&#xA;# -- Compiling architecture behav of matrixmul&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_1&#xA;# -- Compiling architecture behav of AESL_autobram_a_1" projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.504+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(102): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.436+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(101): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.422+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(100): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.418+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(99): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.412+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(98): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.408+0200" type="Warning"/>
        <logs message="# ** Warning: Copied /opt/modelsim/modeltech/linux/../modelsim.ini to modelsim.ini.&#xA;#          Updated modelsim.ini.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling package AESL_sim_components&#xA;# -- Compiling package body AESL_sim_components&#xA;# -- Loading package AESL_sim_components&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul_mux_42_bkb&#xA;# -- Compiling architecture rtl of matrixmul_mux_42_bkb&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity apatb_matrixmul_top&#xA;# -- Compiling architecture behav of apatb_matrixmul_top" projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.401+0200" type="Warning"/>
        <logs message="WARNING: There is no IP libs for this version of ModelSim. If you may use cosim with IP, please make sure the IP libs have been pre-compiled.&#xA;# Copying /opt/modelsim/modeltech/linux/../modelsim.ini to modelsim.ini&#xA;# Modifying modelsim.ini" projectName="hls_matmul" solutionName="matrixmul_3b" date="2017-03-27T21:01:00.323+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_2.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# vsim -L work -suppress 6630 -t 10ps apatb_matrixmul_top &#xA;# ** Note: (vsim-3812) Design is being optimized...&#xA;# //  ModelSim SE 10.1b Apr 26 2012 Linux 4.4.0-66-generic&#xA;# //&#xA;# //  Copyright 1991-2012 Mentor Graphics Corporation&#xA;# //  All Rights Reserved.&#xA;# //&#xA;# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION&#xA;# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS&#xA;# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.&#xA;# //&#xA;# Loading std.standard&#xA;# Loading std.textio(body)&#xA;# Loading ieee.std_logic_1164(body)&#xA;# Loading ieee.std_logic_arith(body)&#xA;# Loading ieee.std_logic_unsigned(body)&#xA;# Loading ieee.numeric_std(body)&#xA;# Loading ieee.std_logic_textio(body)&#xA;# Loading work.apatb_matrixmul_top(behav)#1&#xA;# Loading work.matrixmul(behav)#1&#xA;# Loading work.aesl_autobram_a_0(behav)#1&#xA;# Loading work.aesl_autobram_a_1(behav)#1&#xA;# Loading work.aesl_autobram_a_2(behav)#1&#xA;# Loading work.aesl_autobram_a_3(behav)#1&#xA;# 1&#xA;# 1&#xA;# ** Note: simulation done!&#xA;#    Time: 1305 ns  Iteration: 1  Instance: /apatb_matrixmul_top&#xA;# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;#    Time: 1305 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc File: matrixmul.autotb.vhd&#xA;# Break in Process generate_sim_done_proc at matrixmul.autotb.vhd line 820" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:38.735+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_0.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_2&#xA;# -- Compiling architecture behav of AESL_autobram_a_2" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.422+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_1.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_0&#xA;# -- Compiling architecture behav of AESL_autobram_a_0" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.354+0200" type="Warning"/>
        <logs message="# ** Warning: AESL_autobram_a_3.vhd(48): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul_mul_32seOg_MulnS_0&#xA;# -- Compiling architecture behav of matrixmul_mul_32seOg_MulnS_0&#xA;# -- Compiling entity matrixmul_mul_32seOg&#xA;# -- Compiling architecture arch of matrixmul_mul_32seOg&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul_urem_3nbkb_div_u&#xA;# -- Compiling architecture rtl of matrixmul_urem_3nbkb_div_u&#xA;# -- Compiling entity matrixmul_urem_3nbkb_div&#xA;# -- Compiling architecture rtl of matrixmul_urem_3nbkb_div&#xA;# -- Compiling entity matrixmul_urem_3nbkb&#xA;# -- Compiling architecture arch of matrixmul_urem_3nbkb&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul_urem_4ncud_div_u&#xA;# -- Compiling architecture rtl of matrixmul_urem_4ncud_div_u&#xA;# -- Compiling entity matrixmul_urem_4ncud_div&#xA;# -- Compiling architecture rtl of matrixmul_urem_4ncud_div&#xA;# -- Compiling entity matrixmul_urem_4ncud&#xA;# -- Compiling architecture arch of matrixmul_urem_4ncud&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_1&#xA;# -- Compiling architecture behav of AESL_autobram_a_1" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.312+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(116): (vcom-1236) Shared variables must be of a protected type.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul&#xA;# -- Compiling architecture behav of matrixmul&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity AESL_autobram_a_3&#xA;# -- Compiling architecture behav of AESL_autobram_a_3" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.187+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(114): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.093+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(113): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.089+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(112): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.076+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(111): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.072+0200" type="Warning"/>
        <logs message="# ** Warning: matrixmul.autotb.vhd(110): (vcom-1236) Shared variables must be of a protected type." projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.059+0200" type="Warning"/>
        <logs message="# ** Warning: Copied /opt/modelsim/modeltech/linux/../modelsim.ini to modelsim.ini.&#xA;#          Updated modelsim.ini.&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling package AESL_sim_components&#xA;# -- Compiling package body AESL_sim_components&#xA;# -- Loading package AESL_sim_components&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity matrixmul_mux_42_dEe&#xA;# -- Compiling architecture rtl of matrixmul_mux_42_dEe&#xA;# Model Technology ModelSim SE vcom 10.1b Compiler 2012.04 Apr 26 2012&#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity apatb_matrixmul_top&#xA;# -- Compiling architecture behav of apatb_matrixmul_top" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:36.044+0200" type="Warning"/>
        <logs message="WARNING: There is no IP libs for this version of ModelSim. If you may use cosim with IP, please make sure the IP libs have been pre-compiled.&#xA;# Copying /opt/modelsim/modeltech/linux/../modelsim.ini to modelsim.ini&#xA;# Modifying modelsim.ini" projectName="hls_matmul" solutionName="matrixmul_4b" date="2017-03-27T20:59:35.932+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-03-27T20:35:14.902+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_matmul" solutionName="matrixmul_1b" date="2017-03-27T20:33:14.127+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
