// Seed: 1309416291
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 ();
  tri id_1 = 1;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    output wire id_1,
    input uwire id_2,
    input wand id_3,
    input uwire id_4,
    input tri id_5,
    input wand id_6,
    output tri1 id_7
    , id_23,
    output wor id_8,
    input tri0 id_9,
    input uwire id_10,
    output uwire id_11,
    output wire id_12,
    input wand id_13,
    input supply1 id_14,
    output supply1 id_15,
    output uwire id_16,
    input supply1 id_17,
    input supply1 id_18,
    input tri id_19,
    output uwire id_20,
    output tri0 id_21
);
  id_24(
      id_1, id_20
  );
  assign id_0 = id_6;
  wire id_25;
  module_0(
      id_23, id_25
  );
  wire id_26;
endmodule
