--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\App\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf
-ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 64143 paths analyzed, 4072 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.555ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_id_10 (SLICE_X108Y96.SR), 89 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 1)
  Clock Path Skew:      -0.550ns (3.873 - 4.423)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y18.AMUX   Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X129Y90.D2     net (fanout=6)        2.331   BTN_SCAN/result<16>
    SLICE_X129Y90.D      Tilo                  0.043   MIPS/MIPS_CORE/id_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst114
    SLICE_X108Y96.SR     net (fanout=31)       1.204   MIPS/MIPS_CORE/id_rst
    SLICE_X108Y96.CLK    Tsrck                 0.281   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<13>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_10
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (0.611ns logic, 3.535ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.827ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (0.570 - 0.665)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_3 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y90.CQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/inst_data_id<3>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_3
    SLICE_X122Y92.A1     net (fanout=7)        0.575   MIPS/MIPS_CORE/DATAPATH/inst_data_id<3>
    SLICE_X122Y92.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o111
    SLICE_X122Y95.B1     net (fanout=2)        0.628   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o11
    SLICE_X122Y95.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<2>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o131
    SLICE_X122Y95.A4     net (fanout=2)        0.251   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o13
    SLICE_X122Y95.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<2>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o1
    SLICE_X123Y98.C1     net (fanout=1)        0.662   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o1
    SLICE_X123Y98.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<0>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o2
    SLICE_X128Y90.A6     net (fanout=33)       0.471   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o
    SLICE_X128Y90.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall17
    SLICE_X129Y90.D5     net (fanout=2)        0.238   MIPS/MIPS_CORE/CONTROLLER/reg_stall
    SLICE_X129Y90.D      Tilo                  0.043   MIPS/MIPS_CORE/id_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst114
    SLICE_X108Y96.SR     net (fanout=31)       1.204   MIPS/MIPS_CORE/id_rst
    SLICE_X108Y96.CLK    Tsrck                 0.281   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<13>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_10
    -------------------------------------------------  ---------------------------
    Total                                      4.827ns (0.798ns logic, 4.029ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (0.570 - 0.665)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_2 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y90.AQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/inst_data_id<3>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_2
    SLICE_X122Y92.A4     net (fanout=7)        0.456   MIPS/MIPS_CORE/DATAPATH/inst_data_id<2>
    SLICE_X122Y92.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o111
    SLICE_X122Y95.B1     net (fanout=2)        0.628   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o11
    SLICE_X122Y95.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<2>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o131
    SLICE_X122Y95.A4     net (fanout=2)        0.251   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o13
    SLICE_X122Y95.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<2>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o1
    SLICE_X123Y98.C1     net (fanout=1)        0.662   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o1
    SLICE_X123Y98.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<0>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o2
    SLICE_X128Y90.A6     net (fanout=33)       0.471   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o
    SLICE_X128Y90.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall17
    SLICE_X129Y90.D5     net (fanout=2)        0.238   MIPS/MIPS_CORE/CONTROLLER/reg_stall
    SLICE_X129Y90.D      Tilo                  0.043   MIPS/MIPS_CORE/id_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst114
    SLICE_X108Y96.SR     net (fanout=31)       1.204   MIPS/MIPS_CORE/id_rst
    SLICE_X108Y96.CLK    Tsrck                 0.281   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<13>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_10
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (0.798ns logic, 3.910ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_id_11 (SLICE_X108Y96.SR), 89 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 1)
  Clock Path Skew:      -0.550ns (3.873 - 4.423)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y18.AMUX   Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X129Y90.D2     net (fanout=6)        2.331   BTN_SCAN/result<16>
    SLICE_X129Y90.D      Tilo                  0.043   MIPS/MIPS_CORE/id_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst114
    SLICE_X108Y96.SR     net (fanout=31)       1.204   MIPS/MIPS_CORE/id_rst
    SLICE_X108Y96.CLK    Tsrck                 0.281   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<13>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_11
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (0.611ns logic, 3.535ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_11 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.827ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (0.570 - 0.665)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_3 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y90.CQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/inst_data_id<3>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_3
    SLICE_X122Y92.A1     net (fanout=7)        0.575   MIPS/MIPS_CORE/DATAPATH/inst_data_id<3>
    SLICE_X122Y92.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o111
    SLICE_X122Y95.B1     net (fanout=2)        0.628   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o11
    SLICE_X122Y95.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<2>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o131
    SLICE_X122Y95.A4     net (fanout=2)        0.251   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o13
    SLICE_X122Y95.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<2>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o1
    SLICE_X123Y98.C1     net (fanout=1)        0.662   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o1
    SLICE_X123Y98.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<0>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o2
    SLICE_X128Y90.A6     net (fanout=33)       0.471   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o
    SLICE_X128Y90.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall17
    SLICE_X129Y90.D5     net (fanout=2)        0.238   MIPS/MIPS_CORE/CONTROLLER/reg_stall
    SLICE_X129Y90.D      Tilo                  0.043   MIPS/MIPS_CORE/id_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst114
    SLICE_X108Y96.SR     net (fanout=31)       1.204   MIPS/MIPS_CORE/id_rst
    SLICE_X108Y96.CLK    Tsrck                 0.281   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<13>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_11
    -------------------------------------------------  ---------------------------
    Total                                      4.827ns (0.798ns logic, 4.029ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_11 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (0.570 - 0.665)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_2 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y90.AQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/inst_data_id<3>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_2
    SLICE_X122Y92.A4     net (fanout=7)        0.456   MIPS/MIPS_CORE/DATAPATH/inst_data_id<2>
    SLICE_X122Y92.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o111
    SLICE_X122Y95.B1     net (fanout=2)        0.628   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o11
    SLICE_X122Y95.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<2>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o131
    SLICE_X122Y95.A4     net (fanout=2)        0.251   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o13
    SLICE_X122Y95.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<2>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o1
    SLICE_X123Y98.C1     net (fanout=1)        0.662   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o1
    SLICE_X123Y98.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<0>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o2
    SLICE_X128Y90.A6     net (fanout=33)       0.471   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o
    SLICE_X128Y90.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall17
    SLICE_X129Y90.D5     net (fanout=2)        0.238   MIPS/MIPS_CORE/CONTROLLER/reg_stall
    SLICE_X129Y90.D      Tilo                  0.043   MIPS/MIPS_CORE/id_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst114
    SLICE_X108Y96.SR     net (fanout=31)       1.204   MIPS/MIPS_CORE/id_rst
    SLICE_X108Y96.CLK    Tsrck                 0.281   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<13>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_11
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (0.798ns logic, 3.910ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_id_12 (SLICE_X108Y96.SR), 89 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 1)
  Clock Path Skew:      -0.550ns (3.873 - 4.423)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y18.AMUX   Tshcko                0.287   BTN_SCAN/btn_x<2>
                                                       BTN_SCAN/result_16
    SLICE_X129Y90.D2     net (fanout=6)        2.331   BTN_SCAN/result<16>
    SLICE_X129Y90.D      Tilo                  0.043   MIPS/MIPS_CORE/id_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst114
    SLICE_X108Y96.SR     net (fanout=31)       1.204   MIPS/MIPS_CORE/id_rst
    SLICE_X108Y96.CLK    Tsrck                 0.281   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<13>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_12
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (0.611ns logic, 3.535ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_12 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.827ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (0.570 - 0.665)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_3 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y90.CQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/inst_data_id<3>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_3
    SLICE_X122Y92.A1     net (fanout=7)        0.575   MIPS/MIPS_CORE/DATAPATH/inst_data_id<3>
    SLICE_X122Y92.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o111
    SLICE_X122Y95.B1     net (fanout=2)        0.628   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o11
    SLICE_X122Y95.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<2>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o131
    SLICE_X122Y95.A4     net (fanout=2)        0.251   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o13
    SLICE_X122Y95.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<2>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o1
    SLICE_X123Y98.C1     net (fanout=1)        0.662   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o1
    SLICE_X123Y98.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<0>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o2
    SLICE_X128Y90.A6     net (fanout=33)       0.471   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o
    SLICE_X128Y90.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall17
    SLICE_X129Y90.D5     net (fanout=2)        0.238   MIPS/MIPS_CORE/CONTROLLER/reg_stall
    SLICE_X129Y90.D      Tilo                  0.043   MIPS/MIPS_CORE/id_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst114
    SLICE_X108Y96.SR     net (fanout=31)       1.204   MIPS/MIPS_CORE/id_rst
    SLICE_X108Y96.CLK    Tsrck                 0.281   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<13>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_12
    -------------------------------------------------  ---------------------------
    Total                                      4.827ns (0.798ns logic, 4.029ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_id_12 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (0.570 - 0.665)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_2 to MIPS/MIPS_CORE/DATAPATH/inst_addr_id_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y90.AQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/inst_data_id<3>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_2
    SLICE_X122Y92.A4     net (fanout=7)        0.456   MIPS/MIPS_CORE/DATAPATH/inst_data_id<2>
    SLICE_X122Y92.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<3>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o111
    SLICE_X122Y95.B1     net (fanout=2)        0.628   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o11
    SLICE_X122Y95.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<2>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o131
    SLICE_X122Y95.A4     net (fanout=2)        0.251   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o13
    SLICE_X122Y95.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<2>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o1
    SLICE_X123Y98.C1     net (fanout=1)        0.662   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o1
    SLICE_X123Y98.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/exe_b_src_exe<0>
                                                       MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o2
    SLICE_X128Y90.A6     net (fanout=33)       0.471   MIPS/MIPS_CORE/CONTROLLER/rt_used_GND_13_o_AND_31_o
    SLICE_X128Y90.A      Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/debug_step_prev
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_reg_stall17
    SLICE_X129Y90.D5     net (fanout=2)        0.238   MIPS/MIPS_CORE/CONTROLLER/reg_stall
    SLICE_X129Y90.D      Tilo                  0.043   MIPS/MIPS_CORE/id_rst
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst114
    SLICE_X108Y96.SR     net (fanout=31)       1.204   MIPS/MIPS_CORE/id_rst
    SLICE_X108Y96.CLK    Tsrck                 0.281   MIPS/MIPS_CORE/DATAPATH/inst_addr_id<13>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_id_12
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (0.798ns logic, 3.910ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/mem_ren_exe (SLICE_X127Y98.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_28 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/mem_ren_exe (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.266ns (0.793 - 0.527)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_28 to MIPS/MIPS_CORE/DATAPATH/mem_ren_exe
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y104.CQ    Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/inst_data_id<28>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_28
    SLICE_X127Y98.D5     net (fanout=16)       0.235   MIPS/MIPS_CORE/DATAPATH/inst_data_id<28>
    SLICE_X127Y98.CLK    Tah         (-Th)     0.045   MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/_n024921
                                                       MIPS/MIPS_CORE/DATAPATH/mem_ren_exe
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.055ns logic, 0.235ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/wb_wen_exe (SLICE_X127Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_31 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/wb_wen_exe (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (0.792 - 0.527)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_31 to MIPS/MIPS_CORE/DATAPATH/wb_wen_exe
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y101.CQ    Tcko                  0.118   MIPS/MIPS_CORE/DATAPATH/inst_data_id<31>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_31
    SLICE_X127Y95.A6     net (fanout=14)       0.207   MIPS/MIPS_CORE/DATAPATH/inst_data_id<31>
    SLICE_X127Y95.CLK    Tah         (-Th)     0.032   MIPS/MIPS_CORE/DATAPATH/wb_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/wb_wen<3>1
                                                       MIPS/MIPS_CORE/DATAPATH/wb_wen_exe
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.086ns logic, 0.207ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/mem_wen_exe (SLICE_X127Y98.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_28 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/mem_wen_exe (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 1)
  Clock Path Skew:      0.266ns (0.793 - 0.527)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_28 to MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y104.CQ    Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/inst_data_id<28>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_28
    SLICE_X127Y98.D5     net (fanout=16)       0.235   MIPS/MIPS_CORE/DATAPATH/inst_data_id<28>
    SLICE_X127Y98.CLK    Tah         (-Th)     0.033   MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_mem_fwd_m111
                                                       MIPS/MIPS_CORE/DATAPATH/mem_wen_exe
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.067ns logic, 0.235ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X5Y39.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X5Y39.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_b[4]_read_port_7_OUT<17>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile13_RAMA/CLK
  Location pin: SLICE_X108Y101.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49665 paths analyzed, 1302 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.636ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMB (SLICE_X98Y101.BI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 1)
  Clock Path Skew:      -0.460ns (3.694 - 4.154)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y95.BMUX   Tshcko                0.812   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X118Y94.A1     net (fanout=1)        0.447   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X118Y94.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<7>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X98Y101.BI     net (fanout=1)        0.821   debug_data<2>
    SLICE_X98Y101.CLK    Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (0.966ns logic, 1.268ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.644ns (Levels of Logic = 1)
  Clock Path Skew:      -0.508ns (3.694 - 4.202)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y93.AQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<3>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2
    SLICE_X118Y94.A5     net (fanout=1)        0.410   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
    SLICE_X118Y94.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<7>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X98Y101.BI     net (fanout=1)        0.821   debug_data<2>
    SLICE_X98Y101.CLK    Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.413ns logic, 1.231ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.306ns (Levels of Logic = 4)
  Clock Path Skew:      -0.283ns (1.000 - 1.283)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y99.AQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_0
    SLICE_X109Y99.C1     net (fanout=10)       0.963   VGA/v_count<0>
    SLICE_X109Y99.CMUX   Tilo                  0.139   VGA_DEBUG/Msub_row_addr_xor<7>11
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X82Y102.A4     net (fanout=60)       1.086   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X82Y102.A      Tilo                  0.043   VGA_DEBUG/n0070<1>
                                                       VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT391
    SLICE_X118Y95.B4     net (fanout=19)       1.282   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT39
    SLICE_X118Y95.BMUX   Tilo                  0.148   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X118Y94.A1     net (fanout=1)        0.447   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X118Y94.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb_exe<7>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X98Y101.BI     net (fanout=1)        0.821   debug_data<2>
    SLICE_X98Y101.CLK    Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      5.306ns (0.707ns logic, 4.599ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMC (SLICE_X98Y101.CI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.185ns (Levels of Logic = 1)
  Clock Path Skew:      -0.460ns (3.694 - 4.154)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC to VGA_DEBUG/Mram_data_buf1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y95.CMUX   Tshcko                0.797   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC
    SLICE_X112Y95.A2     net (fanout=1)        0.543   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<4>
    SLICE_X112Y95.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<11>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data271
    SLICE_X98Y101.CI     net (fanout=1)        0.690   debug_data<4>
    SLICE_X98Y101.CLK    Tds                   0.112   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      2.185ns (0.952ns logic, 1.233ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.631ns (Levels of Logic = 1)
  Clock Path Skew:      -0.509ns (3.694 - 4.203)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4 to VGA_DEBUG/Mram_data_buf1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y96.AQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<4>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_4
    SLICE_X112Y95.A5     net (fanout=1)        0.527   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<4>
    SLICE_X112Y95.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<11>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data271
    SLICE_X98Y101.CI     net (fanout=1)        0.690   debug_data<4>
    SLICE_X98Y101.CLK    Tds                   0.112   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.631ns (0.414ns logic, 1.217ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.260ns (Levels of Logic = 4)
  Clock Path Skew:      -0.283ns (1.000 - 1.283)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to VGA_DEBUG/Mram_data_buf1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y99.AQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_0
    SLICE_X109Y99.C1     net (fanout=10)       0.963   VGA/v_count<0>
    SLICE_X109Y99.CMUX   Tilo                  0.139   VGA_DEBUG/Msub_row_addr_xor<7>11
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X82Y102.A4     net (fanout=60)       1.086   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X82Y102.A      Tilo                  0.043   VGA_DEBUG/n0070<1>
                                                       VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT391
    SLICE_X118Y95.C4     net (fanout=19)       1.280   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT39
    SLICE_X118Y95.CMUX   Tilo                  0.138   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC
    SLICE_X112Y95.A2     net (fanout=1)        0.543   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<4>
    SLICE_X112Y95.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<11>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data271
    SLICE_X98Y101.CI     net (fanout=1)        0.690   debug_data<4>
    SLICE_X98Y101.CLK    Tds                   0.112   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      5.260ns (0.698ns logic, 4.562ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMB_D1 (SLICE_X98Y101.BX), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 1)
  Clock Path Skew:      -0.460ns (3.694 - 4.154)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB_D1 to VGA_DEBUG/Mram_data_buf1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y95.B      Tshcko                0.706   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB_D1
    SLICE_X120Y95.C2     net (fanout=1)        0.438   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<3>
    SLICE_X120Y95.C      Tilo                  0.043   debug_data<3>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data261
    SLICE_X98Y101.BX     net (fanout=1)        0.837   debug_data<3>
    SLICE_X98Y101.CLK    Tds                   0.135   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (0.884ns logic, 1.275ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.508ns (3.694 - 4.202)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_3 to VGA_DEBUG/Mram_data_buf1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y93.CQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<3>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_3
    SLICE_X120Y95.C6     net (fanout=1)        0.360   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<3>
    SLICE_X120Y95.C      Tilo                  0.043   debug_data<3>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data261
    SLICE_X98Y101.BX     net (fanout=1)        0.837   debug_data<3>
    SLICE_X98Y101.CLK    Tds                   0.135   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.437ns logic, 1.197ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.232ns (Levels of Logic = 4)
  Clock Path Skew:      -0.283ns (1.000 - 1.283)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to VGA_DEBUG/Mram_data_buf1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y99.AQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_0
    SLICE_X109Y99.C1     net (fanout=10)       0.963   VGA/v_count<0>
    SLICE_X109Y99.CMUX   Tilo                  0.139   VGA_DEBUG/Msub_row_addr_xor<7>11
                                                       VGA_DEBUG/Msub_char_index_row_xor<3>131
    SLICE_X82Y102.A4     net (fanout=60)       1.086   VGA_DEBUG/Msub_char_index_row_xor<3>13
    SLICE_X82Y102.A      Tilo                  0.043   VGA_DEBUG/n0070<1>
                                                       VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT391
    SLICE_X118Y95.B4     net (fanout=19)       1.282   VGA_DEBUG/Mmux_current_display_reg_addr[7]_GND_20_o_select_58_OUT39
    SLICE_X118Y95.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB_D1
    SLICE_X120Y95.C2     net (fanout=1)        0.438   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<3>
    SLICE_X120Y95.C      Tilo                  0.043   debug_data<3>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data261
    SLICE_X98Y101.BX     net (fanout=1)        0.837   debug_data<3>
    SLICE_X98Y101.CLK    Tds                   0.135   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      5.232ns (0.626ns logic, 4.606ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA/HS (SLICE_X70Y99.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_6 (FF)
  Destination:          VGA/HS (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.745 - 0.481)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_6 to VGA/HS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y101.CQ     Tcko                  0.100   VGA/h_count<7>
                                                       VGA/h_count_6
    SLICE_X70Y99.A4      net (fanout=8)        0.251   VGA/h_count<6>
    SLICE_X70Y99.CLK     Tah         (-Th)     0.064   VGA/HS
                                                       VGA/h_sync1
                                                       VGA/HS
    -------------------------------------------------  ---------------------------
    Total                                      0.287ns (0.036ns logic, 0.251ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point VGA/HS (SLICE_X70Y99.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_8 (FF)
  Destination:          VGA/HS (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.745 - 0.481)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_8 to VGA/HS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y102.AQ     Tcko                  0.100   VGA/h_count<9>
                                                       VGA/h_count_8
    SLICE_X70Y99.A3      net (fanout=11)       0.283   VGA/h_count<8>
    SLICE_X70Y99.CLK     Tah         (-Th)     0.066   VGA/HS
                                                       VGA/h_sync1
                                                       VGA/HS
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.034ns logic, 0.283ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point VGA/HS (SLICE_X70Y99.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_5 (FF)
  Destination:          VGA/HS (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.349ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.745 - 0.481)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_5 to VGA/HS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y101.BQ     Tcko                  0.100   VGA/h_count<7>
                                                       VGA/h_count_5
    SLICE_X70Y99.A2      net (fanout=9)        0.315   VGA/h_count<5>
    SLICE_X70Y99.CLK     Tah         (-Th)     0.066   VGA/HS
                                                       VGA/h_sync1
                                                       VGA/HS
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.034ns logic, 0.315ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y40.RDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X94Y101.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X94Y101.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.455ns|            0|            0|            0|       113808|
| TS_CLK_GEN_clkout3            |    100.000ns|     24.555ns|          N/A|            0|            0|        64143|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     11.636ns|          N/A|            0|            0|        49665|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    6.282|    3.511|    4.532|         |
CLK_200M_P     |    6.282|    3.511|    4.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    6.282|    3.511|    4.532|         |
CLK_200M_P     |    6.282|    3.511|    4.532|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 113808 paths, 0 nets, and 7338 connections

Design statistics:
   Minimum period:  24.555ns{1}   (Maximum frequency:  40.725MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 09 12:09:29 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5289 MB



