timestamp = "./Timestamp/Timestamp.lib" 1711905735044
altera_vhdl = "./src/vhdl_libs/altera_vhdl/altera_vhdl.lib" 1711905735784
altera = "./src/vhdl_libs/altera_vhdl/altera_vhdl.lib" 1711905735933
lpm_vhdl = "./src/vhdl_libs/lpm_vhdl/lpm_vhdl.lib" 1711905739001
lpm = "./src/vhdl_libs/lpm_vhdl/lpm_vhdl.lib" 1711905739188
sgate_vhdl = "./src/vhdl_libs/sgate_vhdl/sgate_vhdl.lib" 1711905742550
sgate = "./src/vhdl_libs/sgate_vhdl/sgate_vhdl.lib" 1711905742805
altera_mf_vhdl = "./src/vhdl_libs/altera_mf_vhdl/altera_mf_vhdl.lib" 1711905744238
altera_mf = "./src/vhdl_libs/altera_mf_vhdl/altera_mf_vhdl.lib" 1711905744545
altera_lnsim_vhdl = "./src/vhdl_libs/altera_lnsim_vhdl/altera_lnsim_vhdl.lib" 1711905752448
altera_lnsim = "./src/vhdl_libs/altera_lnsim_vhdl/altera_lnsim_vhdl.lib" 1711905752870
cycloneive_vhdl = "./src/vhdl_libs/cycloneive_vhdl/cycloneive_vhdl.lib" 1711905768120
cycloneive = "./src/vhdl_libs/cycloneive_vhdl/cycloneive_vhdl.lib" 1711905768332
