
*** Running vivado
    with args -log control_unit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_unit.tcl


ECHO disattivato.
ECHO disattivato.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source control_unit.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 432.047 ; gain = 170.820
Command: read_checkpoint -auto_incremental -incremental {C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/utils_1/imports/synth_1/ric_sequence.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/utils_1/imports/synth_1/ric_sequence.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top control_unit -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8744
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.844 ; gain = 411.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/sources_1/new/control_unit.vhd:45]
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/sources_1/imports/codici src/ButtonDebouncer.vhd:34' bound to instance 'deb_i' of component 'ButtonDebouncer' [C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/sources_1/new/control_unit.vhd:80]
INFO: [Synth 8-638] synthesizing module 'ButtonDebouncer' [C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/sources_1/imports/codici src/ButtonDebouncer.vhd:46]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 10000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/sources_1/imports/codici src/ButtonDebouncer.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'ButtonDebouncer' (0#1) [C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/sources_1/imports/codici src/ButtonDebouncer.vhd:46]
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/sources_1/imports/codici src/ButtonDebouncer.vhd:34' bound to instance 'deb_m' of component 'ButtonDebouncer' [C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/sources_1/new/control_unit.vhd:88]
INFO: [Synth 8-3491] module 'ric_sequence' declared at 'C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/sources_1/new/ric_sequence.vhd:26' bound to instance 'ric' of component 'ric_sequence' [C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/sources_1/new/control_unit.vhd:96]
INFO: [Synth 8-638] synthesizing module 'ric_sequence' [C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/sources_1/new/ric_sequence.vhd:41]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/sources_1/new/ric_sequence.vhd:88]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/sources_1/new/ric_sequence.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'ric_sequence' (0#1) [C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/sources_1/new/ric_sequence.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (0#1) [C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/sources_1/new/control_unit.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1338.793 ; gain = 501.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1338.793 ; gain = 501.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1338.793 ; gain = 501.664
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1338.793 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]
Finished Parsing XDC File [C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-50T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/control_unit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/control_unit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1356.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1356.383 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1356.383 ; gain = 519.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1356.383 ; gain = 519.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1356.383 ; gain = 519.254
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'BTN_state_reg' in module 'ButtonDebouncer'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'ric_sequence'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             not_pressed |                               00 |                               00
             chk_pressed |                               01 |                               01
                 pressed |                               10 |                               10
         chk_not_pressed |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BTN_state_reg' using encoding 'sequential' in module 'ButtonDebouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      sm |                             0000 |                             0000
                      s0 |                             0001 |                             0001
                      s4 |                             0010 |                             0101
                      s1 |                             0011 |                             0010
                      s3 |                             0100 |                             0100
                      s2 |                             0101 |                             0011
                      s5 |                             0110 |                             0110
                      s6 |                             0111 |                             0111
                      s7 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'ric_sequence'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1356.383 ; gain = 519.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 4     
	   9 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 1356.383 ; gain = 519.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 1356.383 ; gain = 519.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 1356.383 ; gain = 519.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 1356.383 ; gain = 519.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 1359.434 ; gain = 522.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1359.434 ; gain = 522.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1359.434 ; gain = 522.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1359.434 ; gain = 522.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1359.434 ; gain = 522.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1359.434 ; gain = 522.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT2   |     3|
|4     |LUT4   |    17|
|5     |LUT5   |     7|
|6     |LUT6   |    13|
|7     |FDRE   |    75|
|8     |IBUF   |     5|
|9     |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1359.434 ; gain = 522.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 1359.434 ; gain = 504.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1359.434 ; gain = 522.305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1371.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7b8187bb
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1375.180 ; gain = 919.227
INFO: [Common 17-1381] The checkpoint 'C:/Users/mauro/Desktop/magistrale/ASD/esercizi vivado/esercizio3_finale/ric_sequence/ric_sequence.runs/synth_1/control_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file control_unit_utilization_synth.rpt -pb control_unit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 11 17:13:13 2025...
