Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Wed Dec  4 12:50:08 2019
| Host         : eecs-digital-49 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   122 |
|    Minimum number of control sets                        |   122 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   327 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   122 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     0 |
| >= 16              |    95 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             115 |           41 |
| Yes          | No                    | No                     |             407 |           95 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            5336 |         1566 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+
|        Clock Signal       |               Enable Signal               |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+---------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+
|  clk_100mhz_IBUF_BUFG     |                                           | AD9220/count[0]                        |                1 |              1 |
|  clkdivider/inst/clk_out2 | xvga1/hreset                              | xvga1/vcount_out0                      |                1 |              1 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/ii[2]_i_2__2_n_0       | uut/audio_HP_sec_1/ii[2]_i_1__0_n_0    |                2 |              3 |
|  clk_100mhz_IBUF_BUFG     |                                           |                                        |                2 |              3 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/ii[2]_i_2__0_n_0              | AM_BP_sec_1/SS[0]                      |                1 |              4 |
|  clkdivider/inst/clk_out1 |                                           | AM_peak_detect/extrema[33]_i_1_n_0     |                2 |              4 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/ii[2]_i_2_n_0                 | AD9220/SS[0]                           |                2 |              5 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/ii[2]_i_2__1_n_0              | AM_BP_sec_2/SS[0]                      |                2 |              5 |
|  clkdivider/inst/clk_out2 | my_period/FSM_onehot_state[5]_i_1__1_n_0  |                                        |                2 |              6 |
|  clkdivider/inst/clk_out2 | my_trigger/FSM_onehot_state[5]_i_1__0_n_0 |                                        |                4 |              6 |
|  clkdivider/inst/clk_out2 | my_height/FSM_onehot_state[5]_i_1_n_0     |                                        |                3 |              6 |
|  clkdivider/inst/clk_out2 | my_buffer/FSM_sequential_state[3]_i_1_n_0 |                                        |                1 |              6 |
|  clkdivider/inst/clk_out1 |                                           |                                        |                5 |              8 |
|  clkdivider/inst/clk_out2 | xvga1/hreset                              |                                        |                3 |              9 |
|  clkdivider/inst/clk_out2 | my_buffer/frame1_addr[9]_i_1_n_0          |                                        |                3 |             10 |
|  clkdivider/inst/clk_out2 | my_buffer/frame2_addr[9]_i_1_n_0          |                                        |                3 |             10 |
|  clkdivider/inst/clk_out2 |                                           | xvga1/hreset                           |                6 |             11 |
|  clkdivider/inst/clk_out2 | my_period/period_out[0]_i_1_n_0           | my_period/period_out0                  |                3 |             12 |
|  clk_100mhz_IBUF_BUFG     | AD9220/trigger_reg_0                      | sw_IBUF[15]                            |                8 |             12 |
|  clkdivider/inst/clk_out1 |                                           | uut/count[0]_i_1__5_n_0                |                3 |             12 |
|  clkdivider/inst/clk_out2 | my_height/height_out[11]_i_1_n_0          | my_height/height_out0                  |                3 |             12 |
|  clkdivider/inst/clk_out2 | my_buffer/trigger_counter                 | my_buffer/trigger_counter0             |                4 |             12 |
|  clkdivider/inst/clk_out2 | my_buffer/signal_out[11]_i_1_n_0          | my_buffer/write_frame10                |                4 |             12 |
|  clkdivider/inst/clk_out2 | my_buffer/data_to_frame2[11]_i_1_n_0      | my_buffer/write_frame10                |                4 |             12 |
|  clkdivider/inst/clk_out2 | my_trigger/height_out[11]_i_1__0_n_0      | my_trigger/height_out0                 |                4 |             12 |
|  clkdivider/inst/clk_out2 | my_buffer/counter                         | my_buffer/write_frame10                |                5 |             12 |
|  clkdivider/inst/clk_out2 | my_buffer/data_to_frame1[11]_i_1_n_0      | my_buffer/write_frame10                |                3 |             12 |
|  clkdivider/inst/clk_out2 | db5/count                                 | db5/count[0]_i_1__4_n_0                |                5 |             20 |
|  clkdivider/inst/clk_out2 | db4/count                                 | db4/count[0]_i_1__3_n_0                |                5 |             20 |
|  clkdivider/inst/clk_out2 | db3/count                                 | db3/count[0]_i_1__2_n_0                |                5 |             20 |
|  clkdivider/inst/clk_out2 | db2/count                                 | db2/count[0]_i_1__1_n_0                |                5 |             20 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/filt_out[27]_i_1_n_0   |                                        |                6 |             22 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/x[7][23]_i_1__0_n_0           | sw_IBUF[15]                            |                9 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/x[7][23]_i_1__1_n_0           | sw_IBUF[15]                            |                8 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/x[0][23]_i_1__1_n_0           | sw_IBUF[15]                            |                7 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/x[1][23]_i_1__1_n_0           | sw_IBUF[15]                            |                5 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/x[2][23]_i_1__1_n_0           | sw_IBUF[15]                            |                6 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/x[3][23]_i_1__1_n_0           | sw_IBUF[15]                            |                7 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/x[4][23]_i_1__1_n_0           | sw_IBUF[15]                            |                4 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/x[5][23]_i_1__1_n_0           | sw_IBUF[15]                            |                8 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/x[6][23]_i_1__1_n_0           | sw_IBUF[15]                            |                7 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/filt_out[33]_i_1__0_n_0       |                                        |                7 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/x[0][23]_i_1__0_n_0           | sw_IBUF[15]                            |                9 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/x[1][23]_i_1__0_n_0           | sw_IBUF[15]                            |                7 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/x[2][23]_i_1__0_n_0           | sw_IBUF[15]                            |                8 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/x[3][23]_i_1__0_n_0           | sw_IBUF[15]                            |                5 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/x[4][23]_i_1__0_n_0           | sw_IBUF[15]                            |                6 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/x[5][23]_i_1__0_n_0           | sw_IBUF[15]                            |                8 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/x[6][23]_i_1__0_n_0           | sw_IBUF[15]                            |                7 |             23 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/filt_out[33]_i_1_n_0          |                                        |                7 |             23 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/x[7][23]_i_1__2_n_0    | sw_IBUF[15]                            |               13 |             24 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/x[7][23]_i_1_n_0              | sw_IBUF[15]                            |               11 |             24 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/x[6][23]_i_1_n_0              | sw_IBUF[15]                            |                7 |             24 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/x[5][23]_i_1_n_0              | sw_IBUF[15]                            |                8 |             24 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/x[4][23]_i_1_n_0              | sw_IBUF[15]                            |                4 |             24 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/x[3][23]_i_1_n_0              | sw_IBUF[15]                            |                6 |             24 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/x[2][23]_i_1_n_0              | sw_IBUF[15]                            |               11 |             24 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/x[1][23]_i_1_n_0              | sw_IBUF[15]                            |                7 |             24 |
|  clkdivider/inst/clk_out1 | uut/ds_audio_offset[23]_i_1_n_0           |                                        |                9 |             24 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/x[0][23]_i_1_n_0              | sw_IBUF[15]                            |                9 |             24 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/x[6][23]_i_1__2_n_0    | sw_IBUF[15]                            |                6 |             24 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/x[5][23]_i_1__2_n_0    | sw_IBUF[15]                            |                5 |             24 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/x[4][23]_i_1__2_n_0    | sw_IBUF[15]                            |                6 |             24 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/x[3][23]_i_1__2_n_0    | sw_IBUF[15]                            |                6 |             24 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/x[2][23]_i_1__2_n_0    | sw_IBUF[15]                            |                8 |             24 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/x[1][23]_i_1__2_n_0    | sw_IBUF[15]                            |                4 |             24 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/x[0][23]_i_1__2_n_0    | sw_IBUF[15]                            |               10 |             24 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/peak_value[33]_i_1_n_0     | sw_IBUF[15]                            |                5 |             24 |
|  clkdivider/inst/clk_out2 |                                           |                                        |               16 |             28 |
|  clk_100mhz_IBUF_BUFG     |                                           | sw_IBUF[15]                            |               10 |             32 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/filt_out[33]_i_1__1_n_0       |                                        |               10 |             34 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/extrema[33]_i_2_n_0        | AM_peak_detect/extrema[33]_i_1_n_0     |               15 |             34 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/past_val[7][33]_i_1_n_0    | sw_IBUF[15]                            |               12 |             35 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/deriv6_out                 | sw_IBUF[15]                            |               12 |             35 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/deriv4_out                 | sw_IBUF[15]                            |               18 |             35 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/deriv3_out                 | sw_IBUF[15]                            |               16 |             35 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/deriv5_out                 | sw_IBUF[15]                            |               16 |             35 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/deriv0_out                 | sw_IBUF[15]                            |               13 |             35 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/deriv1_out                 | sw_IBUF[15]                            |               16 |             35 |
|  clkdivider/inst/clk_out1 | AM_peak_detect/deriv2_out                 | sw_IBUF[15]                            |               16 |             35 |
|  clkdivider/inst/clk_out1 |                                           | sw_IBUF[15]                            |               19 |             55 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/y[2][100]_i_1__0_n_0          | sw_IBUF[15]                            |               25 |            101 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/y[1][100]_i_1__2_n_0   | sw_IBUF[15]                            |               24 |            101 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/y_sum[0]_i_1__2_n_0    | uut/audio_HP_sec_1/x_sum[0]_i_1__2_n_0 |               26 |            101 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/y[7][100]_i_1__2_n_0   | sw_IBUF[15]                            |               40 |            101 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/y[6][100]_i_1__2_n_0   | sw_IBUF[15]                            |               26 |            101 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/y[5][100]_i_1__2_n_0   | sw_IBUF[15]                            |               24 |            101 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/y[4][100]_i_1__2_n_0   | sw_IBUF[15]                            |               22 |            101 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/y[3][100]_i_1__2_n_0   | sw_IBUF[15]                            |               27 |            101 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/y[2][100]_i_1__2_n_0   | sw_IBUF[15]                            |               28 |            101 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/x_sum0                 | uut/audio_HP_sec_1/x_sum[0]_i_1__2_n_0 |               26 |            101 |
|  clkdivider/inst/clk_out1 | uut/audio_HP_sec_1/y[0][100]_i_1__2_n_0   | sw_IBUF[15]                            |               26 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/y[2][100]_i_1__1_n_0          | sw_IBUF[15]                            |               21 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/y_sum[0]_i_1_n_0              | AD9220/ADC_data_valid_reg_1            |               26 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/y_sum[0]_i_1__0_n_0           | AM_BP_sec_1/filt_valid_reg_1           |               26 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/y[7][100]_i_1_n_0             | sw_IBUF[15]                            |               41 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/y[6][100]_i_1_n_0             | sw_IBUF[15]                            |               28 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/y[5][100]_i_1_n_0             | sw_IBUF[15]                            |               30 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/y[4][100]_i_1_n_0             | sw_IBUF[15]                            |               29 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/y[3][100]_i_1_n_0             | sw_IBUF[15]                            |               31 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/y[2][100]_i_1_n_0             | sw_IBUF[15]                            |               32 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/y[1][100]_i_1_n_0             | sw_IBUF[15]                            |               28 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/y[0][100]_i_1_n_0             | sw_IBUF[15]                            |               26 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_1/x_sum0                        | AD9220/ADC_data_valid_reg_1            |               26 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/x_sum0                        | AM_BP_sec_2/filt_valid_reg_1           |               26 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/y[0][100]_i_1__1_n_0          | sw_IBUF[15]                            |               27 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/y[1][100]_i_1__1_n_0          | sw_IBUF[15]                            |               30 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/y[7][100]_i_1__0_n_0          | sw_IBUF[15]                            |               47 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/y[3][100]_i_1__1_n_0          | sw_IBUF[15]                            |               27 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/y[4][100]_i_1__1_n_0          | sw_IBUF[15]                            |               24 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/y[5][100]_i_1__1_n_0          | sw_IBUF[15]                            |               21 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/y[6][100]_i_1__1_n_0          | sw_IBUF[15]                            |               27 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/y[7][100]_i_1__1_n_0          | sw_IBUF[15]                            |               40 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_3/y_sum[0]_i_1__1_n_0           | AM_BP_sec_2/filt_valid_reg_1           |               26 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/x_sum0                        | AM_BP_sec_1/filt_valid_reg_1           |               26 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/y[0][100]_i_1__0_n_0          | sw_IBUF[15]                            |               26 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/y[1][100]_i_1__0_n_0          | sw_IBUF[15]                            |               25 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/y[3][100]_i_1__0_n_0          | sw_IBUF[15]                            |               30 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/y[4][100]_i_1__0_n_0          | sw_IBUF[15]                            |               32 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/y[5][100]_i_1__0_n_0          | sw_IBUF[15]                            |               28 |            101 |
|  clkdivider/inst/clk_out1 | AM_BP_sec_2/y[6][100]_i_1__0_n_0          | sw_IBUF[15]                            |               29 |            101 |
|  clkdivider/inst/clk_out2 | my_buffer/past_signal[11]_i_1_n_0         |                                        |               37 |            228 |
+---------------------------+-------------------------------------------+----------------------------------------+------------------+----------------+


