# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../urc_rover.gen/sources_1/ip/clk_wiz_0" \
"../../../../src/sim/AD7478_tb.sv" \
"../../../../src/sim/urcRover_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
