Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 76cacc1533054193914fc955b78ec775 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_testbench_behav xil_defaultlib.fifo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab7/lab7/lab7.srcs/sources_1/new/async_fifo.v" Line 3. Module async_fifo(data_width=32,fifo_depth=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.async_fifo(data_width=32,fifo_de...
Compiling module xil_defaultlib.fifo_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_testbench_behav
