/*
 * This file was autogenerated
 * DO NOT EDIT
 * (C) 2015-2016 Renesas Electronics Europe, LTD
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 * this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef __RZN1_CLOCKS_H__
#define __RZN1_CLOCKS_H__

#define RZN1_CLKDIV_UDLEXT2_PR6			0
#define RZN1_CLKDIV_SWITCH			1
#define RZN1_CLKDIV_OPP				2
#define RZN1_CLKDIV_CA7				3
#define RZN1_CLKDIV_UDL1_PR2			4
#define RZN1_CLKDIV_UDL1_PR3			5
#define RZN1_CLKDIV_UDL1_PR4			6
#define RZN1_CLKDIV_UDL4_PR1			7
#define RZN1_CLKDIV_UDL5_PR5			8
#define RZN1_CLKDIV_QSPI1			9
#define RZN1_CLKDIV_SDIO1			10
#define RZN1_CLKDIV_SDIO2			11
#define RZN1_CLKDIV_ADC				12
#define RZN1_CLKDIV_I2C				13
#define RZN1_CLKDIV_UART			14
#define RZN1_CLKDIV_NFLASH			15
#define RZN1_CLKDIV_MOTOR			16
#define RZN1_CLKDIV_HWRTOS_MDC			17

#define RZN1_CLK_HOST_SDIO0_ID			0
#define RZN1_CLK_XIN_SDIO0_ID			1
#define RZN1_CLK_USBH_ID			2
#define RZN1_CLK_USBF_ID			3
#define RZN1_CLK_USBPM_ID			4
#define RZN1_PCLK_PCI_USB_ID			5
#define RZN1_CLK_CRYPTO_EIP93_ID		6
#define RZN1_CLK_CRYPTO_AXI_ID			7
#define RZN1_CLK_MSEBIS_ID			8
#define RZN1_CLK_MSEBIM_ID			9
#define RZN1_PCLK_UART0_ID			10
#define RZN1_PCLK_UART1_ID			11
#define RZN1_PCLK_UART2_ID			12
#define RZN1_PCLK_I2C0_ID			13
#define RZN1_PCLK_I2C1_ID			14
#define RZN1_PCLK_ADC_ID			15
#define RZN1_SCLK_UART0_ID			16
#define RZN1_SCLK_USB_UART0_ID			17
#define RZN1_SCLK_UART1_ID			18
#define RZN1_SCLK_USB_UART1_ID			19
#define RZN1_SCLK_UART2_ID			20
#define RZN1_SCLK_USB_UART2_ID			21
#define RZN1_CLK_IC_I2C0_ID			22
#define RZN1_CLK_IC_I2C1_ID			23
#define RZN1_CLK_ADC_ID				24
#define RZN1_CLK_SGPIO0_ID			25
#define RZN1_CLK_SGPIO1_ID			26
#define RZN1_CLK_PWM_PTO_ID			27
#define RZN1_CLK_DELTASIGMA_ID			28
#define RZN1_PCLK_SPI0_ID			29
#define RZN1_PCLK_SPI1_ID			30
#define RZN1_PCLK_SPI2_ID			31
#define RZN1_PCLK_SPI3_ID			32
#define RZN1_PCLK_SPI4_ID			33
#define RZN1_PCLK_SPI5_ID			34
#define RZN1_PCLK_GPIO0_ID			35
#define RZN1_PCLK_GPIO1_ID			36
#define RZN1_PCLK_UART3_ID			37
#define RZN1_PCLK_UART4_ID			38
#define RZN1_PCLK_UART5_ID			39
#define RZN1_PCLK_UART6_ID			40
#define RZN1_PCLK_UART7_ID			41
#define RZN1_CLK_GPIO2_ID			42
#define RZN1_CLK_UDL19_ID			43
#define RZN1_CLK_UDL20_ID			44
#define RZN1_HCLK_DMA0_ID			45
#define RZN1_HCLK_DMA1_ID			46
#define RZN1_CLKA_NAND_ID			47
#define RZN1_CLKB_NAND_ID			48
#define RZN1_CLK_QSPI0_ID			49
#define RZN1_CLK_REF_ID				50
#define RZN1_ACLK_AXIY_ID			51
#define RZN1_CLK_DDR_ID				52
#define RZN1_CLK_RGMII_ID			53
#define RZN1_CLK_RMII_ID			54
#define RZN1_CLK_MII_ID				55
#define RZN1_ACLK_MAC0_ID			56
#define RZN1_ACLK_MAC1_ID			57
#define RZN1_HCLK_ECAT_CLK125_ID		58
#define RZN1_CLK25_ID				59
#define RZN1_CLK100_ID				60
#define RZN1_HCLK_S3_CLK100G_ID			61
#define RZN1_CLK_S3_CLK50_ID			62
#define RZN1_CLK_S3_CLK100_ID			63
#define RZN1_HCLK_HSR_ID			64
#define RZN1_CLK_HSR_DUP_ID			65
#define RZN1_CLK_QSPI1_ID			64	/* RZ/N1S */
#define RZN1_CLK_QSPI1_REF_ID			65	/* RZ/N1S */
#define RZN1_CLK50MHZ_ID			66
#define RZN1_CLK_HOST_SDIO1_ID			67
#define RZN1_CLK_XIN_SDIO1_ID			68
#define RZN1_CLK_25MHZ_UDL1_ID			69
#define RZN1_CLK_TIMER0_ID			70
#define RZN1_CLK_TIMER1_ID			71
#define RZN1_CLK_25MHZ_UDL4_ID			72
#define RZN1_CLK_25MHZ_UDL5_ID			73
#define RZN1_CLK_25MHZ_UDL6_ID			74
#define RZN1_CLK_25MHZ_UDL7_ID			75
#define RZN1_CLK_25MHZ_UDL8_ID			76
#define RZN1_SCLK_UART3_ID			77
#define RZN1_SCLK_USB_UART3_ID			78
#define RZN1_SCLK_UART4_ID			79
#define RZN1_SCLK_USB_UART4_ID			80
#define RZN1_SCLK_UART5_ID			81
#define RZN1_SCLK_USB_UART5_ID			82
#define RZN1_SCLK_UART6_ID			83
#define RZN1_SCLK_USB_UART6_ID			84
#define RZN1_SCLK_UART7_ID			85
#define RZN1_SCLK_USB_UART7_ID			86
#define RZN1_CLK_NOUSBP2_UDL6_ID		87
#define RZN1_CLK_USBP2_UDL6_ID			88
#define RZN1_CLK_CAN1_ID			89
#define RZN1_CLK_48MHZ_UDL4_ID			90
#define RZN1_CLK_48MHZ_UDL_F_ID			91
#define RZN1_CLK_RSV_ID				92
#define RZN1_CLK_CAN0_ID			93
#define RZN1_CLK_LCD_ID				94
#define RZN1_CLK_SEMAP_ID			95
#define RZN1_CLK_UDL3_ID			96
#define RZN1_CLK_UDL4_ID			97
#define RZN1_CLK_UDL_I_ID			98
#define RZN1_CLK_SSI_SPI0_ID			99
#define RZN1_CLK_SSI_SPI1_ID			100
#define RZN1_CLK_SSI_SPI2_ID			101
#define RZN1_CLK_SSI_SPI3_ID			102
#define RZN1_CLK_SSI_SPI4_ID			103
#define RZN1_CLK_SSI_SPI5_ID			104
#define RZN1_CLK_P4_UDL3_ID			105
#define RZN1_CLK_P4_UDL4_ID			106
#define RZN1_CLK_SLCD_ID			107
#define RZN1_CLK_P1_UDL2_ID			108
#define RZN1_CLK_P1_UDL3_ID			109
#define RZN1_CLK_P1_UDL4_ID			110
#define RZN1_CLK_P6_UDL1_ID			111
#define RZN1_CLK_P6_UDL2_ID			112
#define RZN1_CLK_P6_UDL3_ID			113
#define RZN1_CLK_P6_UDL4_ID			114
#define RZN1_CLK_SGPIO2_ID			115
#define RZN1_CLK_SGPIO3_ID			116
#define RZN1_CLK_SGPIO4_ID			117
#define RZN1_CLK_CPU_ID				118
#define RZN1_CLK_SWITCH_SX_ID			119
#define RZN1_CLK_RTC_ID				120
#define RZN1_HCLK_ROM_ID			121
#define RZN1_FCLK_CM3_ID			122
#define RZN1_HCLK_BUS_ID			123
#define RZN1_HCLK_SWITCH_RG_ID			124
#define RZN1_CLK_RTOS_SYS_ID			125
#define RZN1_CLK_RTOS_MDC_ID			126

#endif /* __RZN1_CLOCKS_H__ */
