Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 16:17:43 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_468_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.000ns (28.827%)  route 2.469ns (71.173%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 6.732 - 4.000 ) 
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.365ns (routing 1.199ns, distribution 1.166ns)
  Clock Net Delay (Destination): 2.085ns (routing 1.091ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=22246, routed)       2.365     3.302    Delay1No15_instance/clk_IBUF_BUFG
    SLICE_X106Y414       FDCE                                         r  Delay1No15_instance/Y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y414       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.380 r  Delay1No15_instance/Y_reg[26]/Q
                         net (fo=9, routed)           0.956     4.336    Delay1No14_instance/Y_reg[33]_0[26]
    SLICE_X98Y358        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     4.385 r  Delay1No14_instance/geqOp_carry__0_i_11__0/O
                         net (fo=1, routed)           0.011     4.396    Sum11_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X98Y358        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.551 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.577    Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X98Y359        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.629 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.290     4.919    Delay1No15_instance/CO[0]
    SLICE_X101Y361       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     4.984 f  Delay1No15_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.270     5.254    Delay1No14_instance/Y_reg[23]_0[0]
    SLICE_X97Y361        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     5.406 f  Delay1No14_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.120     5.526    Delay1No14_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X97Y361        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     5.676 r  Delay1No14_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.224     5.900    Delay1No15_instance/Y_reg[23]_0
    SLICE_X97Y355        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     6.048 r  Delay1No15_instance/shiftedFracY_d1[8]_i_3__0/O
                         net (fo=4, routed)           0.272     6.320    Delay1No14_instance/level2[3]
    SLICE_X101Y358       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     6.418 r  Delay1No14_instance/shiftedFracY_d1[0]_i_1__0/O
                         net (fo=2, routed)           0.242     6.660    Delay1No14_instance/level4[0]
    SLICE_X97Y358        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     6.713 r  Delay1No14_instance/shiftedFracY_d1[16]_i_1__0/O
                         net (fo=1, routed)           0.058     6.771    Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY[5]
    SLICE_X97Y358        FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=22246, routed)       2.085     6.732    Sum11_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X97Y358        FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/C
                         clock pessimism              0.403     7.134    
                         clock uncertainty           -0.035     7.099    
    SLICE_X97Y358        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.124    Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.124    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  0.353    




