Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date             : Fri Dec 23 22:55:13 2022
| Host             : moderna.ucsd.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a200tfbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.638        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.488        |
| Device Static (W)        | 0.149        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.013 |       16 |       --- |             --- |
| Slice Logic              |     0.005 |     3331 |       --- |             --- |
|   LUT as Logic           |     0.005 |     1217 |    133800 |            0.91 |
|   CARRY4                 |    <0.001 |      136 |     33450 |            0.41 |
|   LUT as Distributed RAM |    <0.001 |       32 |     46200 |            0.07 |
|   Register               |    <0.001 |     1545 |    269200 |            0.57 |
|   F7/F8 Muxes            |    <0.001 |       22 |    133800 |            0.02 |
|   Others                 |     0.000 |       75 |       --- |             --- |
| Signals                  |     0.006 |     2725 |       --- |             --- |
| Block RAM                |     0.002 |        2 |       365 |            0.55 |
| MMCM                     |     0.441 |        4 |        10 |           40.00 |
| I/O                      |     0.021 |      128 |       285 |           44.91 |
| Static Power             |     0.149 |          |           |                 |
| Total                    |     0.638 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.061 |       0.030 |      0.032 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.276 |       0.245 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.008 |       0.003 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.009 |       0.004 |      0.005 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+---------------------------------------------+-----------------+
| Clock                | Domain                                      | Constraint (ns) |
+----------------------+---------------------------------------------+-----------------+
| clk_out1_clk_wiz_0   | clk_dac_inst/inst/clk_out1_clk_wiz_0        |            10.0 |
| clk_out1_clk_wiz_1   | clk_adc_inst/inst/clk_out1_clk_wiz_1        |            16.7 |
| clk_out1_clk_wiz_2_1 | clk_300M_inst/inst/clk_out1_clk_wiz_2       |             4.0 |
| clkfbout_clk_wiz_0   | clk_dac_inst/inst/clkfbout_clk_wiz_0        |            10.0 |
| clkfbout_clk_wiz_1   | clk_adc_inst/inst/clkfbout_clk_wiz_1        |            50.0 |
| clkfbout_clk_wiz_2_1 | clk_300M_inst/inst/clkfbout_clk_wiz_2       |            10.0 |
| mmcm0_clk0           | frontpanel_ifat6_inst/inst/okHI/mmcm0_clk0  |             9.9 |
| mmcm0_clk0           | frontpanel_ifat6_inst/inst/okHI/okClk       |             9.9 |
| mmcm0_clkfb          | frontpanel_ifat6_inst/inst/okHI/mmcm0_clkfb |             9.9 |
| okUH0                | okUH[0]                                     |             9.9 |
+----------------------+---------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| top                     |     0.488 |
|   clk_300M_inst         |     0.108 |
|     inst                |     0.108 |
|   clk_adc_inst          |     0.122 |
|     inst                |     0.122 |
|   clk_dac_inst          |     0.107 |
|     inst                |     0.107 |
|   frontpanel_ifat6_inst |     0.133 |
|     inst                |     0.133 |
|       okHI              |     0.131 |
+-------------------------+-----------+


