# //  ModelSim SE 6.6d Nov  1 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -do \{do \{node.tdo\}\} 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-19) Failed to access library 'work.{node' at "work.{node".
# No such file or directory. (errno = ENOENT)
# ** Error: Library work.{node not found.
# Error loading design
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/netgen/par/node_timesim.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading package vital_primitives
# -- Loading package textio
# -- Loading package vpackage
# -- Compiling entity node
# -- Compiling architecture structure of node
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/netgen/synthesis/node_synthesis.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package textio
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package vpkg
# -- Compiling entity node
# -- Compiling architecture structure of node
vsim -novopt work.tb_node
# vsim -novopt work.tb_node 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_node(behavior)
# Loading unisim.vcomponents
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.node(structure)
# Loading work.node(structure)
# Loading unisim.fdce(fdce_v)
# Loading unisim.lut6(lut6_v)
# Loading unisim.muxf7(muxf7_v)
# Loading unisim.muxf8(muxf8_v)
# Loading unisim.xorcy(xorcy_v)
# Loading unisim.muxcy(muxcy_v)
# Loading unisim.lut3(lut3_v)
# Loading unisim.lut4(lut4_v)
# Loading unisim.lut5(lut5_v)
# Loading unisim.ibuf(ibuf_v)
# Loading unisim.obuf(obuf_v)
# Loading unisim.lut2(lut2_v)
# Loading unisim.bufgp(bufgp_v)
add wave sim:/tb_node/uut/*
restart -f
run 500ns
vcom -reportprogress 300 -work work C:/Users/hanskrfl/Desktop/dmpro/fpga/node/tests/tb_node.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_node
# -- Compiling architecture behavior of tb_node
vsim -novopt work.tb_node
# vsim -novopt work.tb_node 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Refreshing C:\Users\hanskrfl\Desktop\dmpro\fpga\work.tb_node(behavior)
# Loading work.tb_node(behavior)
# Loading unisim.vcomponents
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading work.node(structure)
# Loading unisim.fdce(fdce_v)
# Loading unisim.lut6(lut6_v)
# Loading unisim.muxf7(muxf7_v)
# Loading unisim.muxf8(muxf8_v)
# Loading unisim.xorcy(xorcy_v)
# Loading unisim.muxcy(muxcy_v)
# Loading unisim.lut3(lut3_v)
# Loading unisim.lut4(lut4_v)
# Loading unisim.lut5(lut5_v)
# Loading unisim.ibuf(ibuf_v)
# Loading unisim.obuf(obuf_v)
# Loading unisim.lut2(lut2_v)
# Loading unisim.bufgp(bufgp_v)
add wave sim:/tb_node/uut/*
