{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692723052990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692723052991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 22 10:50:52 2023 " "Processing started: Tue Aug 22 10:50:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692723052991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692723052991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experimento_2 -c experimento_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experimento_2 -c experimento_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692723052991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692723053664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692723053664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder-arch " "Found design unit 1: oneBitFullAdder-arch" {  } { { "oneBitFullAdder.vhd" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/lab2/experimento_2/oneBitFullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692723067725 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder " "Found entity 1: oneBitFullAdder" {  } { { "oneBitFullAdder.vhd" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/lab2/experimento_2/oneBitFullAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692723067725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692723067725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder_tb-arch " "Found design unit 1: oneBitFullAdder_tb-arch" {  } { { "oneBitFullAdder_tb.vhd" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/lab2/experimento_2/oneBitFullAdder_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692723067727 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder_tb " "Found entity 1: oneBitFullAdder_tb" {  } { { "oneBitFullAdder_tb.vhd" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/lab2/experimento_2/oneBitFullAdder_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692723067727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692723067727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitFullAdder-arch " "Found design unit 1: fourBitFullAdder-arch" {  } { { "fourBitFullAdder.vhd" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/lab2/experimento_2/fourBitFullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692723067730 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitFullAdder " "Found entity 1: fourBitFullAdder" {  } { { "fourBitFullAdder.vhd" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/lab2/experimento_2/fourBitFullAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692723067730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692723067730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitfulladder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitfulladder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitFullAdder_tb-arch " "Found design unit 1: fourBitFullAdder_tb-arch" {  } { { "fourBitFullAdder_tb.vhd" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/lab2/experimento_2/fourBitFullAdder_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692723067734 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitFullAdder_tb " "Found entity 1: fourBitFullAdder_tb" {  } { { "fourBitFullAdder_tb.vhd" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/lab2/experimento_2/fourBitFullAdder_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692723067734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692723067734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgainterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpgainterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGAInterface-arch " "Found design unit 1: FPGAInterface-arch" {  } { { "FPGAInterface.vhd" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/lab2/experimento_2/FPGAInterface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692723067737 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGAInterface " "Found entity 1: FPGAInterface" {  } { { "FPGAInterface.vhd" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/lab2/experimento_2/FPGAInterface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692723067737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692723067737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAInterface " "Elaborating entity \"FPGAInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692723067790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitFullAdder fourBitFullAdder:adder " "Elaborating entity \"fourBitFullAdder\" for hierarchy \"fourBitFullAdder:adder\"" {  } { { "FPGAInterface.vhd" "adder" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/lab2/experimento_2/FPGAInterface.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692723067812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder fourBitFullAdder:adder\|oneBitFullAdder:adderBit0 " "Elaborating entity \"oneBitFullAdder\" for hierarchy \"fourBitFullAdder:adder\|oneBitFullAdder:adderBit0\"" {  } { { "fourBitFullAdder.vhd" "adderBit0" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/lab2/experimento_2/fourBitFullAdder.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692723067814 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "carryOut\[0\] VCC " "Pin \"carryOut\[0\]\" is stuck at VCC" {  } { { "FPGAInterface.vhd" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/lab2/experimento_2/FPGAInterface.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692723068474 "|FPGAInterface|carryOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "carryOut\[4\] GND " "Pin \"carryOut\[4\]\" is stuck at GND" {  } { { "FPGAInterface.vhd" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/lab2/experimento_2/FPGAInterface.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692723068474 "|FPGAInterface|carryOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "carryOut\[5\] GND " "Pin \"carryOut\[5\]\" is stuck at GND" {  } { { "FPGAInterface.vhd" "" { Text "C:/Users/joedu/OneDrive/Documentos/TallerDisennoDigital/lab2/experimento_2/FPGAInterface.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692723068474 "|FPGAInterface|carryOut[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1692723068474 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692723068553 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692723068843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692723068843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692723068881 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692723068881 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692723068881 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692723068881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692723068902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 22 10:51:08 2023 " "Processing ended: Tue Aug 22 10:51:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692723068902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692723068902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692723068902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692723068902 ""}
