#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 07:41:26 2025
# Process ID: 105526
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out30
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out30/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out30/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.145 ; gain = 114.992 ; free physical = 586330 ; free virtual = 675422
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 105538
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.633 ; gain = 392.586 ; free physical = 596507 ; free virtual = 685599
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_30_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_30_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3462.500 ; gain = 1030.453 ; free physical = 592666 ; free virtual = 681767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 3462.500 ; gain = 1030.453 ; free physical = 596008 ; free virtual = 685109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 3470.504 ; gain = 1038.457 ; free physical = 596012 ; free virtual = 685113
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 4075.809 ; gain = 1643.762 ; free physical = 584922 ; free virtual = 674031
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 60    
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               16 Bit    Registers := 1810  
	               12 Bit    Registers := 190   
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1788  
	   2 Input   15 Bit        Muxes := 2624  
	   2 Input   12 Bit        Muxes := 2820  
	   2 Input   11 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 132   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_1_reg_91795_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_91455_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i302_i_i_1_reg_91805_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i_i302_i_i_1_reg_91805_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_1_reg_91815_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_91455_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i146_i_i_1_reg_91835_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_91455_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_1_reg_91845_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i_i148_i_i_1_reg_91845_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_91855_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_91455_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_1_reg_91795_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_91455_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i302_i_i_1_reg_91805_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_91455_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i_i226_i_i_1_reg_91815_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i_i226_i_i_1_reg_91815_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i146_i_i_1_reg_91835_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_91455_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i148_i_i_1_reg_91845_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i_i_1_reg_91455_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_91855_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_91855_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i300_i_i_i_reg_91870_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i539_i_i_i_reg_91570_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i614_i_i_reg_91710_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i74_i_i_i_reg_91940_reg[15] )
INFO: [Synth 8-3886] merging instance 'reg_31910_reg[15]' (FDE) to 'reg_31930_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31930_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91395_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_91415_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i_i_1_reg_91425_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i_i_i_i_1_reg_91425_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91395_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_91415_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i_1_reg_91415_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i_i_1_reg_91425_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i_i_i_i_1_reg_91425_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91395_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_91415_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i_i_1_reg_91425_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91395_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_91415_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i_i_1_reg_91425_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91395_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_91415_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i_i_1_reg_91425_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91395_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_91415_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i_i_1_reg_91425_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91395_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_91415_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i_i_1_reg_91425_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_1_reg_91395_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_1_reg_91415_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i_i_1_reg_91425_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i_i_i_reg_91420_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i_reg_91410_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_reg_91400_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_reg_91390_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i1095_i1095_i_i_reg_91120_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i1093_i1093_i_i_reg_91110_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i2055_i_i_reg_90880_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90725_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90725_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90745_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90745_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90725_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90745_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90745_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90725_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90725_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90745_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90745_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90725_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90725_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90745_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90745_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90725_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90725_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90745_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90745_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90725_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90745_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90725_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90745_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90725_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_reg_90740_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i_i_i_1_reg_90745_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_reg_90720_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_reg_90710_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_90625_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_90625_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_90625_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_90625_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_90625_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_90625_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_90625_reg[7]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_90625_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_90625_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_90625_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_90625_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_reg_90620_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i_i_i_reg_90590_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i1249_i1249_i_i_reg_91080_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_reg_91860_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_1_reg_90505_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i_i1019_i_i_i_reg_90490_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i_i_i_reg_90500_reg[15]' (FDE) to 'agg_tmp_i71_i71_i_i_i1019_i_i_i_reg_90490_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i_i1019_i_i_i_reg_90490_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90655_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_reg_90660_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_1_reg_90665_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_1_reg_90665_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90655_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90655_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_1_reg_90665_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_1_reg_90665_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90655_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90655_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_1_reg_90665_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_1_reg_90665_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90655_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_reg_90660_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_1_reg_90665_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_reg_90660_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90655_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90655_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_1_reg_90665_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_1_reg_90665_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90655_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_reg_90660_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_1_reg_90665_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_reg_90660_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90655_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_reg_90660_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_1_reg_90665_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_reg_90660_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i_i_1_reg_90655_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_reg_90660_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_1_reg_90665_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i_i_i_reg_90660_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i539_i539_i539_i_i_reg_91250_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_32040_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i_i2209_i_i_reg_90840_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i2521_i_i_reg_90750_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_32000_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i73_i_i_i_reg_91700_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_32020_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31858_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i387_i_i_i_i_reg_90340_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i28_i_i_i_i_reg_91980_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_32060_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i24_i_i_i_i_reg_91960_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i459_i_i_i_reg_90630_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31880_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i_i1733_i_i_reg_90950_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i_i_i_i_reg_91520_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:02:08 . Memory (MB): peak = 4209.789 ; gain = 1777.742 ; free physical = 579452 ; free virtual = 668649
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:02:26 . Memory (MB): peak = 4209.789 ; gain = 1777.742 ; free physical = 579488 ; free virtual = 668769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:02:37 . Memory (MB): peak = 4228.770 ; gain = 1796.723 ; free physical = 577320 ; free virtual = 666611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:18 ; elapsed = 00:03:02 . Memory (MB): peak = 4262.723 ; gain = 1830.676 ; free physical = 574082 ; free virtual = 663450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:03:02 . Memory (MB): peak = 4262.723 ; gain = 1830.676 ; free physical = 579121 ; free virtual = 668490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:27 ; elapsed = 00:03:11 . Memory (MB): peak = 4262.723 ; gain = 1830.676 ; free physical = 570845 ; free virtual = 660214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:27 ; elapsed = 00:03:11 . Memory (MB): peak = 4262.723 ; gain = 1830.676 ; free physical = 569107 ; free virtual = 658476
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:21 ; elapsed = 00:04:05 . Memory (MB): peak = 4262.723 ; gain = 1830.676 ; free physical = 581877 ; free virtual = 671246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:21 ; elapsed = 00:04:05 . Memory (MB): peak = 4262.723 ; gain = 1830.676 ; free physical = 582006 ; free virtual = 671375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2624|
|3     |LUT1   |   445|
|4     |LUT2   |  6120|
|5     |LUT3   |  2368|
|6     |LUT4   | 17365|
|7     |LUT5   | 21664|
|8     |LUT6   | 50003|
|9     |MUXF7  |    93|
|10    |FDRE   | 29603|
|11    |FDSE   |    91|
|12    |IBUF   | 24004|
|13    |OBUF   |   513|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 154894|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    450|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w16_d2_S                                                   |     55|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_178                                      |     45|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w16_d2_S_0                                                 |     54|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_177                                      |     45|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w16_d2_S_1                                                 |     55|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_176                                      |     45|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w16_d2_S_2                                                 |     55|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_175                                      |     45|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w16_d2_S_3                                                 |     54|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_174                                      |     45|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w16_d2_S_4                                                 |     54|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_173                                      |     45|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w16_d2_S_5                                                 |     56|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_172                                      |     45|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w16_d2_S_6                                                 |     57|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_171                                      |     45|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w16_d2_S_7                                                 |     55|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_170                                      |     45|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w16_d2_S_8                                                 |     54|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_169                                      |     45|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S_9                                                 |     56|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_168                                      |     45|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w16_d2_S_10                                                |     54|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_167                                      |     45|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w16_d2_S_11                                                |     55|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_166                                      |     45|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w16_d2_S_12                                                |     58|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_165                                      |     45|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w16_d2_S_13                                                |     54|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_164                                      |     45|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w16_d2_S_14                                                |     54|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_163                                      |     45|
|35    |  sparse_arr_feat_reduce_out_25_U                                    |hls_dummy_fifo_w16_d2_S_15                                                |     55|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_162                                      |     45|
|37    |  sparse_arr_feat_reduce_out_26_U                                    |hls_dummy_fifo_w16_d2_S_16                                                |     55|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_161                                      |     45|
|39    |  sparse_arr_feat_reduce_out_27_U                                    |hls_dummy_fifo_w16_d2_S_17                                                |     55|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_160                                      |     45|
|41    |  sparse_arr_feat_reduce_out_28_U                                    |hls_dummy_fifo_w16_d2_S_18                                                |     54|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_159                                      |     45|
|43    |  sparse_arr_feat_reduce_out_29_U                                    |hls_dummy_fifo_w16_d2_S_19                                                |     54|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_158                                      |     45|
|45    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_20                                                |     54|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_157                                      |     45|
|47    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_21                                                |     54|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_156                                      |     45|
|49    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_22                                                |     54|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_155                                      |     45|
|51    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_23                                                |     66|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_154                                      |     45|
|53    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_24                                                |     55|
|54    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_153                                      |     45|
|55    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_25                                                |     54|
|56    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_152                                      |     45|
|57    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_26                                                |     54|
|58    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_151                                      |     45|
|59    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_27                                                |     55|
|60    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_150                                      |     45|
|61    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_28                                                |     57|
|62    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |     45|
|63    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_30_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_30_4 | 128240|
|64    |    call_ret1289_operator_s_fu_28548                                 |hls_dummy_operator_s_41                                                   |      2|
|65    |    call_ret1290_operator_s_fu_28558                                 |hls_dummy_operator_s_42                                                   |      2|
|66    |    call_ret1291_operator_s_fu_28568                                 |hls_dummy_operator_s_43                                                   |      2|
|67    |    call_ret390_operator_s_fu_21352                                  |hls_dummy_operator_s_78                                                   |      2|
|68    |    call_ret391_operator_s_fu_21362                                  |hls_dummy_operator_s_79                                                   |      2|
|69    |    call_ret392_operator_s_fu_21372                                  |hls_dummy_operator_s_80                                                   |      2|
|70    |    call_ret393_operator_s_fu_21380                                  |hls_dummy_operator_s_81                                                   |      2|
|71    |    call_ret394_operator_s_fu_21390                                  |hls_dummy_operator_s_82                                                   |      2|
|72    |    call_ret395_operator_s_fu_21400                                  |hls_dummy_operator_s_83                                                   |      2|
|73    |    call_ret396_operator_s_fu_21408                                  |hls_dummy_operator_s_84                                                   |      2|
|74    |    call_ret398_operator_s_fu_21416                                  |hls_dummy_operator_s_85                                                   |      2|
|75    |    call_ret399_operator_s_fu_21426                                  |hls_dummy_operator_s_86                                                   |      2|
|76    |    call_ret400_operator_s_fu_21436                                  |hls_dummy_operator_s_87                                                   |      2|
|77    |    call_ret401_operator_s_fu_21444                                  |hls_dummy_operator_s_88                                                   |      2|
|78    |    call_ret402_operator_s_fu_21454                                  |hls_dummy_operator_s_89                                                   |      2|
|79    |    call_ret403_operator_s_fu_21464                                  |hls_dummy_operator_s_90                                                   |      2|
|80    |    call_ret404_operator_s_fu_21472                                  |hls_dummy_operator_s_91                                                   |      2|
|81    |    call_ret606_operator_s_fu_23080                                  |hls_dummy_operator_s_106                                                  |      2|
|82    |    call_ret607_operator_s_fu_23090                                  |hls_dummy_operator_s_107                                                  |      2|
|83    |    call_ret608_operator_s_fu_23100                                  |hls_dummy_operator_s_108                                                  |      2|
|84    |    call_ret609_operator_s_fu_23108                                  |hls_dummy_operator_s_109                                                  |      2|
|85    |    call_ret610_operator_s_fu_23118                                  |hls_dummy_operator_s_110                                                  |      2|
|86    |    call_ret611_operator_s_fu_23128                                  |hls_dummy_operator_s_111                                                  |      2|
|87    |    call_ret612_operator_s_fu_23136                                  |hls_dummy_operator_s_112                                                  |      2|
|88    |    call_ret883_operator_s_fu_25320                                  |hls_dummy_operator_s_127                                                  |      2|
|89    |    call_ret884_operator_s_fu_25330                                  |hls_dummy_operator_s_128                                                  |      2|
|90    |    call_ret885_operator_s_fu_25340                                  |hls_dummy_operator_s_129                                                  |      2|
|91    |    call_ret886_operator_s_fu_25348                                  |hls_dummy_operator_s_130                                                  |      2|
|92    |    call_ret887_operator_s_fu_25358                                  |hls_dummy_operator_s_131                                                  |      2|
|93    |    call_ret888_operator_s_fu_25368                                  |hls_dummy_operator_s_132                                                  |      2|
|94    |    call_ret889_operator_s_fu_25376                                  |hls_dummy_operator_s_133                                                  |      2|
|95    |    call_ret1055_operator_s_fu_26664                                 |hls_dummy_operator_s                                                      |      2|
|96    |    call_ret1056_operator_s_fu_26674                                 |hls_dummy_operator_s_29                                                   |      2|
|97    |    call_ret1057_operator_s_fu_26684                                 |hls_dummy_operator_s_30                                                   |      2|
|98    |    call_ret1058_operator_s_fu_26692                                 |hls_dummy_operator_s_31                                                   |      2|
|99    |    call_ret1059_operator_s_fu_26702                                 |hls_dummy_operator_s_32                                                   |      2|
|100   |    call_ret1060_operator_s_fu_26712                                 |hls_dummy_operator_s_33                                                   |      2|
|101   |    call_ret1061_operator_s_fu_26720                                 |hls_dummy_operator_s_34                                                   |      2|
|102   |    call_ret1332_operator_s_fu_28904                                 |hls_dummy_operator_s_44                                                   |      2|
|103   |    call_ret1333_operator_s_fu_28914                                 |hls_dummy_operator_s_45                                                   |      2|
|104   |    call_ret1334_operator_s_fu_28924                                 |hls_dummy_operator_s_46                                                   |      2|
|105   |    call_ret1335_operator_s_fu_28932                                 |hls_dummy_operator_s_47                                                   |      2|
|106   |    call_ret1336_operator_s_fu_28942                                 |hls_dummy_operator_s_48                                                   |      2|
|107   |    call_ret1337_operator_s_fu_28952                                 |hls_dummy_operator_s_49                                                   |      2|
|108   |    call_ret1338_operator_s_fu_28960                                 |hls_dummy_operator_s_50                                                   |      2|
|109   |    call_ret748_operator_s_fu_24232                                  |hls_dummy_operator_s_113                                                  |      2|
|110   |    call_ret749_operator_s_fu_24242                                  |hls_dummy_operator_s_114                                                  |      2|
|111   |    call_ret750_operator_s_fu_24252                                  |hls_dummy_operator_s_115                                                  |      2|
|112   |    call_ret751_operator_s_fu_24260                                  |hls_dummy_operator_s_116                                                  |      2|
|113   |    call_ret752_operator_s_fu_24270                                  |hls_dummy_operator_s_117                                                  |      2|
|114   |    call_ret753_operator_s_fu_24280                                  |hls_dummy_operator_s_118                                                  |      2|
|115   |    call_ret754_operator_s_fu_24288                                  |hls_dummy_operator_s_119                                                  |      2|
|116   |    call_ret789_operator_s_fu_24552                                  |hls_dummy_operator_s_120                                                  |      2|
|117   |    call_ret790_operator_s_fu_24562                                  |hls_dummy_operator_s_121                                                  |      2|
|118   |    call_ret791_operator_s_fu_24572                                  |hls_dummy_operator_s_122                                                  |      2|
|119   |    call_ret792_operator_s_fu_24580                                  |hls_dummy_operator_s_123                                                  |      2|
|120   |    call_ret793_operator_s_fu_24590                                  |hls_dummy_operator_s_124                                                  |      2|
|121   |    call_ret794_operator_s_fu_24600                                  |hls_dummy_operator_s_125                                                  |      2|
|122   |    call_ret795_operator_s_fu_24608                                  |hls_dummy_operator_s_126                                                  |      2|
|123   |    call_ret1428_operator_s_fu_29672                                 |hls_dummy_operator_s_51                                                   |      2|
|124   |    call_ret1429_operator_s_fu_29682                                 |hls_dummy_operator_s_52                                                   |      2|
|125   |    call_ret1430_operator_s_fu_29692                                 |hls_dummy_operator_s_53                                                   |      2|
|126   |    call_ret1431_operator_s_fu_29700                                 |hls_dummy_operator_s_54                                                   |      2|
|127   |    call_ret1432_operator_s_fu_29710                                 |hls_dummy_operator_s_55                                                   |      2|
|128   |    call_ret1433_operator_s_fu_29720                                 |hls_dummy_operator_s_56                                                   |      2|
|129   |    call_ret1434_operator_s_fu_29728                                 |hls_dummy_operator_s_57                                                   |      2|
|130   |    call_ret229_operator_s_fu_20072                                  |hls_dummy_operator_s_58                                                   |      2|
|131   |    call_ret230_operator_s_fu_20082                                  |hls_dummy_operator_s_59                                                   |      2|
|132   |    call_ret231_operator_s_fu_20092                                  |hls_dummy_operator_s_60                                                   |      2|
|133   |    call_ret232_operator_s_fu_20100                                  |hls_dummy_operator_s_61                                                   |      2|
|134   |    call_ret233_operator_s_fu_20110                                  |hls_dummy_operator_s_62                                                   |      2|
|135   |    call_ret234_operator_s_fu_20120                                  |hls_dummy_operator_s_63                                                   |      2|
|136   |    call_ret235_operator_s_fu_20128                                  |hls_dummy_operator_s_64                                                   |      2|
|137   |    call_ret928_operator_s_fu_25668                                  |hls_dummy_operator_s_134                                                  |      2|
|138   |    call_ret929_operator_s_fu_25678                                  |hls_dummy_operator_s_135                                                  |      2|
|139   |    call_ret930_operator_s_fu_25688                                  |hls_dummy_operator_s_136                                                  |      2|
|140   |    call_ret935_operator_s_fu_25732                                  |hls_dummy_operator_s_137                                                  |      2|
|141   |    call_ret936_operator_s_fu_25742                                  |hls_dummy_operator_s_138                                                  |      2|
|142   |    call_ret937_operator_s_fu_25752                                  |hls_dummy_operator_s_139                                                  |      2|
|143   |    call_ret940_operator_s_fu_25768                                  |hls_dummy_operator_s_140                                                  |      2|
|144   |    call_ret941_operator_s_fu_25778                                  |hls_dummy_operator_s_141                                                  |      2|
|145   |    call_ret942_operator_s_fu_25788                                  |hls_dummy_operator_s_142                                                  |      2|
|146   |    call_ret943_operator_s_fu_25796                                  |hls_dummy_operator_s_143                                                  |      2|
|147   |    call_ret944_operator_s_fu_25806                                  |hls_dummy_operator_s_144                                                  |      2|
|148   |    call_ret945_operator_s_fu_25816                                  |hls_dummy_operator_s_145                                                  |      2|
|149   |    call_ret946_operator_s_fu_25824                                  |hls_dummy_operator_s_146                                                  |      2|
|150   |    grp_operator_s_fu_18436                                          |hls_dummy_operator_s_147                                                  |      2|
|151   |    grp_operator_s_fu_18446                                          |hls_dummy_operator_s_148                                                  |      2|
|152   |    grp_operator_s_fu_18456                                          |hls_dummy_operator_s_149                                                  |      2|
|153   |    call_ret1118_operator_s_fu_27176                                 |hls_dummy_operator_s_35                                                   |      2|
|154   |    call_ret1119_operator_s_fu_27186                                 |hls_dummy_operator_s_36                                                   |      2|
|155   |    call_ret1120_operator_s_fu_27196                                 |hls_dummy_operator_s_37                                                   |      2|
|156   |    call_ret1122_operator_s_fu_27214                                 |hls_dummy_operator_s_38                                                   |      2|
|157   |    call_ret1123_operator_s_fu_27224                                 |hls_dummy_operator_s_39                                                   |      2|
|158   |    call_ret1124_operator_s_fu_27232                                 |hls_dummy_operator_s_40                                                   |      2|
|159   |    call_ret272_operator_s_fu_20402                                  |hls_dummy_operator_s_65                                                   |      2|
|160   |    call_ret273_operator_s_fu_20412                                  |hls_dummy_operator_s_66                                                   |      2|
|161   |    call_ret274_operator_s_fu_20420                                  |hls_dummy_operator_s_67                                                   |      2|
|162   |    call_ret275_operator_s_fu_20430                                  |hls_dummy_operator_s_68                                                   |      2|
|163   |    call_ret276_operator_s_fu_20440                                  |hls_dummy_operator_s_69                                                   |      2|
|164   |    call_ret277_operator_s_fu_20448                                  |hls_dummy_operator_s_70                                                   |      2|
|165   |    call_ret365_operator_s_fu_21160                                  |hls_dummy_operator_s_71                                                   |      2|
|166   |    call_ret366_operator_s_fu_21170                                  |hls_dummy_operator_s_72                                                   |      2|
|167   |    call_ret367_operator_s_fu_21180                                  |hls_dummy_operator_s_73                                                   |      2|
|168   |    call_ret368_operator_s_fu_21188                                  |hls_dummy_operator_s_74                                                   |      2|
|169   |    call_ret369_operator_s_fu_21198                                  |hls_dummy_operator_s_75                                                   |      2|
|170   |    call_ret370_operator_s_fu_21208                                  |hls_dummy_operator_s_76                                                   |      2|
|171   |    call_ret371_operator_s_fu_21216                                  |hls_dummy_operator_s_77                                                   |      2|
|172   |    call_ret421_operator_s_fu_21608                                  |hls_dummy_operator_s_92                                                   |      2|
|173   |    call_ret422_operator_s_fu_21618                                  |hls_dummy_operator_s_93                                                   |      2|
|174   |    call_ret423_operator_s_fu_21628                                  |hls_dummy_operator_s_94                                                   |      2|
|175   |    call_ret424_operator_s_fu_21636                                  |hls_dummy_operator_s_95                                                   |      2|
|176   |    call_ret425_operator_s_fu_21646                                  |hls_dummy_operator_s_96                                                   |      2|
|177   |    call_ret426_operator_s_fu_21656                                  |hls_dummy_operator_s_97                                                   |      2|
|178   |    call_ret427_operator_s_fu_21664                                  |hls_dummy_operator_s_98                                                   |      2|
|179   |    call_ret453_operator_s_fu_21864                                  |hls_dummy_operator_s_99                                                   |      2|
|180   |    call_ret454_operator_s_fu_21874                                  |hls_dummy_operator_s_100                                                  |      2|
|181   |    call_ret455_operator_s_fu_21884                                  |hls_dummy_operator_s_101                                                  |      2|
|182   |    call_ret456_operator_s_fu_21892                                  |hls_dummy_operator_s_102                                                  |      2|
|183   |    call_ret457_operator_s_fu_21902                                  |hls_dummy_operator_s_103                                                  |      2|
|184   |    call_ret458_operator_s_fu_21912                                  |hls_dummy_operator_s_104                                                  |      2|
|185   |    call_ret459_operator_s_fu_21920                                  |hls_dummy_operator_s_105                                                  |      2|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:22 ; elapsed = 00:04:06 . Memory (MB): peak = 4262.723 ; gain = 1830.676 ; free physical = 582000 ; free virtual = 671369
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:25 ; elapsed = 00:04:09 . Memory (MB): peak = 4266.633 ; gain = 1834.586 ; free physical = 583647 ; free virtual = 673016
Synthesis Optimization Complete : Time (s): cpu = 00:03:25 ; elapsed = 00:04:09 . Memory (MB): peak = 4266.633 ; gain = 1834.586 ; free physical = 583633 ; free virtual = 672987
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4315.809 ; gain = 0.000 ; free physical = 588475 ; free virtual = 677828
INFO: [Netlist 29-17] Analyzing 26722 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_30_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4614.285 ; gain = 0.000 ; free physical = 581942 ; free virtual = 671295
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 24004 instances

Synth Design complete | Checksum: 3b9f387
INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:05 ; elapsed = 00:04:50 . Memory (MB): peak = 4614.285 ; gain = 2206.141 ; free physical = 581935 ; free virtual = 671289
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16717.233; main = 3897.229; forked = 13336.413
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21767.684; main = 4614.289; forked = 17504.957
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4678.316 ; gain = 64.031 ; free physical = 594776 ; free virtual = 684130

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2ce5f26c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 4805.707 ; gain = 127.391 ; free physical = 590507 ; free virtual = 679860

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 400 inverters resulting in an inversion of 874 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 161994cfb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4932.660 ; gain = 0.000 ; free physical = 581604 ; free virtual = 670957
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 402 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 161994cfb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4932.660 ; gain = 0.000 ; free physical = 575996 ; free virtual = 665349
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d3fae1ed

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 4932.660 ; gain = 0.000 ; free physical = 594787 ; free virtual = 684141
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 825c106e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 4932.660 ; gain = 0.000 ; free physical = 585415 ; free virtual = 674769
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: a5bd9939

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 4932.660 ; gain = 0.000 ; free physical = 587791 ; free virtual = 677144
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             402  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f536eeaf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 4932.660 ; gain = 0.000 ; free physical = 588483 ; free virtual = 677837

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f536eeaf

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4932.660 ; gain = 0.000 ; free physical = 594430 ; free virtual = 683784

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f536eeaf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4932.660 ; gain = 0.000 ; free physical = 594394 ; free virtual = 683747

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4932.660 ; gain = 0.000 ; free physical = 594288 ; free virtual = 683642
Ending Netlist Obfuscation Task | Checksum: f536eeaf

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4932.660 ; gain = 0.000 ; free physical = 594255 ; free virtual = 683608
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 4932.660 ; gain = 318.375 ; free physical = 594255 ; free virtual = 683608
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 07:47:09 2025...
