Analysis & Synthesis report for daocheleida
Fri Dec 22 15:05:42 2017
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: disout:inst3|lpm_divide:Mod3
 12. Parameter Settings for Inferred Entity Instance: disout:inst3|lpm_divide:Div0
 13. Parameter Settings for Inferred Entity Instance: disout:inst3|lpm_divide:Mod2
 14. Parameter Settings for Inferred Entity Instance: disout:inst3|lpm_divide:Div1
 15. Parameter Settings for Inferred Entity Instance: disout:inst3|lpm_divide:Mod1
 16. Parameter Settings for Inferred Entity Instance: disout:inst3|lpm_divide:Div2
 17. Parameter Settings for Inferred Entity Instance: disout:inst3|lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: average:inst4|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: distance:inst2|lpm_divide:Div0
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Dec 22 15:05:42 2017        ;
; Quartus II Version          ; 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition ;
; Revision Name               ; daocheleida                                  ;
; Top-level Entity Name       ; daocheleida                                  ;
; Family                      ; Cyclone                                      ;
; Total logic elements        ; 1,041                                        ;
; Total pins                  ; 14                                           ;
; Total virtual pins          ; 0                                            ;
; Total memory bits           ; 0                                            ;
; Total PLLs                  ; 0                                            ;
+-----------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP1C6Q240C8        ;                    ;
; Top-level entity name                                        ; daocheleida        ; daocheleida        ;
; Family name                                                  ; Cyclone            ; Stratix II         ;
; Optimization Technique                                       ; Area               ; Balanced           ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
; daocheleida.bdf                  ; yes             ; User Block Diagram/Schematic File  ; H:/exp/daocheleida/daocheleida.bdf                             ;
; jishu.vhd                        ; yes             ; Auto-Found VHDL File               ; H:/exp/daocheleida/jishu.vhd                                   ;
; 7449.bdf                         ; yes             ; Megafunction                       ; h:/quartus/quartus/libraries/others/maxplus2/7449.bdf          ;
; disout.vhd                       ; yes             ; Auto-Found VHDL File               ; H:/exp/daocheleida/disout.vhd                                  ;
; average.vhd                      ; yes             ; Auto-Found VHDL File               ; H:/exp/daocheleida/average.vhd                                 ;
; distance.vhd                     ; yes             ; Auto-Found VHDL File               ; H:/exp/daocheleida/distance.vhd                                ;
; echocount.vhd                    ; yes             ; Auto-Found VHDL File               ; H:/exp/daocheleida/echocount.vhd                               ;
; voice2.vhd                       ; yes             ; Auto-Found VHDL File               ; H:/exp/daocheleida/voice2.vhd                                  ;
; voice.vhd                        ; yes             ; Auto-Found VHDL File               ; H:/exp/daocheleida/voice.vhd                                   ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; h:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf      ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; h:/quartus/quartus/libraries/megafunctions/abs_divider.inc     ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; h:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; h:/quartus/quartus/libraries/megafunctions/aglobal90.inc       ;
; db/lpm_divide_60m.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/lpm_divide_60m.tdf                       ;
; db/sign_div_unsign_vmh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/sign_div_unsign_vmh.tdf                  ;
; db/alt_u_div_ite.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/alt_u_div_ite.tdf                        ;
; db/add_sub_3dc.tdf               ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/add_sub_3dc.tdf                          ;
; db/add_sub_4dc.tdf               ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/add_sub_4dc.tdf                          ;
; db/add_sub_kec.tdf               ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/add_sub_kec.tdf                          ;
; db/add_sub_5dc.tdf               ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/add_sub_5dc.tdf                          ;
; db/add_sub_6dc.tdf               ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/add_sub_6dc.tdf                          ;
; db/add_sub_7dc.tdf               ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/add_sub_7dc.tdf                          ;
; db/add_sub_8dc.tdf               ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/add_sub_8dc.tdf                          ;
; db/add_sub_9dc.tdf               ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/add_sub_9dc.tdf                          ;
; db/add_sub_adc.tdf               ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/add_sub_adc.tdf                          ;
; db/add_sub_bdc.tdf               ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/add_sub_bdc.tdf                          ;
; db/add_sub_jec.tdf               ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/add_sub_jec.tdf                          ;
; db/lpm_divide_l6m.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/lpm_divide_l6m.tdf                       ;
; db/sign_div_unsign_hlh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/sign_div_unsign_hlh.tdf                  ;
; db/alt_u_div_mqe.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/alt_u_div_mqe.tdf                        ;
; db/lpm_divide_gtl.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/lpm_divide_gtl.tdf                       ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/sign_div_unsign_9kh.tdf                  ;
; db/alt_u_div_6oe.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/alt_u_div_6oe.tdf                        ;
; db/lpm_divide_a5m.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/lpm_divide_a5m.tdf                       ;
; db/sign_div_unsign_6kh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/sign_div_unsign_6kh.tdf                  ;
; db/alt_u_div_0oe.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/alt_u_div_0oe.tdf                        ;
; db/lpm_divide_atl.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/lpm_divide_atl.tdf                       ;
; db/sign_div_unsign_3kh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/sign_div_unsign_3kh.tdf                  ;
; db/alt_u_div_qne.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/alt_u_div_qne.tdf                        ;
; db/lpm_divide_75m.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/lpm_divide_75m.tdf                       ;
; db/lpm_divide_o6m.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/lpm_divide_o6m.tdf                       ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/sign_div_unsign_klh.tdf                  ;
; db/alt_u_div_sqe.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/alt_u_div_sqe.tdf                        ;
; db/lpm_divide_48m.tdf            ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/lpm_divide_48m.tdf                       ;
; db/sign_div_unsign_0nh.tdf       ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/sign_div_unsign_0nh.tdf                  ;
; db/alt_u_div_kte.tdf             ; yes             ; Auto-Generated Megafunction        ; H:/exp/daocheleida/db/alt_u_div_kte.tdf                        ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 1041  ;
;     -- Combinational with no register       ; 909   ;
;     -- Register only                        ; 24    ;
;     -- Combinational with a register        ; 108   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 194   ;
;     -- 3 input functions                    ; 252   ;
;     -- 2 input functions                    ; 378   ;
;     -- 1 input functions                    ; 192   ;
;     -- 0 input functions                    ; 1     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 643   ;
;     -- arithmetic mode                      ; 398   ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 24    ;
;     -- asynchronous clear/load mode         ; 34    ;
;                                             ;       ;
; Total registers                             ; 132   ;
; Total logic cells in carry chains           ; 497   ;
; I/O pins                                    ; 14    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 92    ;
; Total fan-out                               ; 2769  ;
; Average fan-out                             ; 2.62  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                ; Library Name ;
+--------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |daocheleida                               ; 1041 (0)    ; 132          ; 0           ; 14   ; 0            ; 909 (0)      ; 24 (0)            ; 108 (0)          ; 497 (0)         ; 0 (0)      ; |daocheleida                                                                                                                                       ; work         ;
;    |7449:inst5|                            ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |daocheleida|7449:inst5                                                                                                                            ; work         ;
;    |average:inst4|                         ; 195 (36)    ; 29           ; 0           ; 0    ; 0            ; 166 (7)      ; 2 (2)             ; 27 (27)          ; 107 (28)        ; 0 (0)      ; |daocheleida|average:inst4                                                                                                                         ; work         ;
;       |lpm_divide:Div0|                    ; 159 (0)     ; 0            ; 0           ; 0    ; 0            ; 159 (0)      ; 0 (0)             ; 0 (0)            ; 79 (0)          ; 0 (0)      ; |daocheleida|average:inst4|lpm_divide:Div0                                                                                                         ; work         ;
;          |lpm_divide_o6m:auto_generated|   ; 159 (0)     ; 0            ; 0           ; 0    ; 0            ; 159 (0)      ; 0 (0)             ; 0 (0)            ; 79 (0)          ; 0 (0)      ; |daocheleida|average:inst4|lpm_divide:Div0|lpm_divide_o6m:auto_generated                                                                           ; work         ;
;             |sign_div_unsign_klh:divider|  ; 159 (0)     ; 0            ; 0           ; 0    ; 0            ; 159 (0)      ; 0 (0)             ; 0 (0)            ; 79 (0)          ; 0 (0)      ; |daocheleida|average:inst4|lpm_divide:Div0|lpm_divide_o6m:auto_generated|sign_div_unsign_klh:divider                                               ; work         ;
;                |alt_u_div_sqe:divider|     ; 159 (80)    ; 0            ; 0           ; 0    ; 0            ; 159 (80)     ; 0 (0)             ; 0 (0)            ; 79 (0)          ; 0 (0)      ; |daocheleida|average:inst4|lpm_divide:Div0|lpm_divide_o6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_sqe:divider                         ; work         ;
;                   |add_sub_6dc:add_sub_3|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |daocheleida|average:inst4|lpm_divide:Div0|lpm_divide_o6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_sqe:divider|add_sub_6dc:add_sub_3   ; work         ;
;                   |add_sub_7dc:add_sub_10| ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |daocheleida|average:inst4|lpm_divide:Div0|lpm_divide_o6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_sqe:divider|add_sub_7dc:add_sub_10  ; work         ;
;                   |add_sub_7dc:add_sub_11| ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |daocheleida|average:inst4|lpm_divide:Div0|lpm_divide_o6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_sqe:divider|add_sub_7dc:add_sub_11  ; work         ;
;                   |add_sub_7dc:add_sub_12| ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |daocheleida|average:inst4|lpm_divide:Div0|lpm_divide_o6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_sqe:divider|add_sub_7dc:add_sub_12  ; work         ;
;                   |add_sub_7dc:add_sub_4|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |daocheleida|average:inst4|lpm_divide:Div0|lpm_divide_o6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_sqe:divider|add_sub_7dc:add_sub_4   ; work         ;
;                   |add_sub_7dc:add_sub_5|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |daocheleida|average:inst4|lpm_divide:Div0|lpm_divide_o6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_sqe:divider|add_sub_7dc:add_sub_5   ; work         ;
;                   |add_sub_7dc:add_sub_6|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |daocheleida|average:inst4|lpm_divide:Div0|lpm_divide_o6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_sqe:divider|add_sub_7dc:add_sub_6   ; work         ;
;                   |add_sub_7dc:add_sub_7|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |daocheleida|average:inst4|lpm_divide:Div0|lpm_divide_o6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_sqe:divider|add_sub_7dc:add_sub_7   ; work         ;
;                   |add_sub_7dc:add_sub_8|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |daocheleida|average:inst4|lpm_divide:Div0|lpm_divide_o6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_sqe:divider|add_sub_7dc:add_sub_8   ; work         ;
;                   |add_sub_7dc:add_sub_9|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |daocheleida|average:inst4|lpm_divide:Div0|lpm_divide_o6m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_sqe:divider|add_sub_7dc:add_sub_9   ; work         ;
;    |disout:inst3|                          ; 392 (38)    ; 31           ; 0           ; 0    ; 0            ; 361 (7)      ; 3 (3)             ; 28 (28)          ; 187 (11)        ; 0 (0)      ; |daocheleida|disout:inst3                                                                                                                          ; work         ;
;       |lpm_divide:Div0|                    ; 92 (0)      ; 0            ; 0           ; 0    ; 0            ; 92 (0)       ; 0 (0)             ; 0 (0)            ; 48 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div0                                                                                                          ; work         ;
;          |lpm_divide_l6m:auto_generated|   ; 92 (0)      ; 0            ; 0           ; 0    ; 0            ; 92 (0)       ; 0 (0)             ; 0 (0)            ; 48 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div0|lpm_divide_l6m:auto_generated                                                                            ; work         ;
;             |sign_div_unsign_hlh:divider|  ; 92 (0)      ; 0            ; 0           ; 0    ; 0            ; 92 (0)       ; 0 (0)             ; 0 (0)            ; 48 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div0|lpm_divide_l6m:auto_generated|sign_div_unsign_hlh:divider                                                ; work         ;
;                |alt_u_div_mqe:divider|     ; 92 (44)     ; 0            ; 0           ; 0    ; 0            ; 92 (44)      ; 0 (0)             ; 0 (0)            ; 48 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div0|lpm_divide_l6m:auto_generated|sign_div_unsign_hlh:divider|alt_u_div_mqe:divider                          ; work         ;
;                   |add_sub_6dc:add_sub_3|  ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div0|lpm_divide_l6m:auto_generated|sign_div_unsign_hlh:divider|alt_u_div_mqe:divider|add_sub_6dc:add_sub_3    ; work         ;
;                   |add_sub_7dc:add_sub_10| ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div0|lpm_divide_l6m:auto_generated|sign_div_unsign_hlh:divider|alt_u_div_mqe:divider|add_sub_7dc:add_sub_10   ; work         ;
;                   |add_sub_7dc:add_sub_4|  ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div0|lpm_divide_l6m:auto_generated|sign_div_unsign_hlh:divider|alt_u_div_mqe:divider|add_sub_7dc:add_sub_4    ; work         ;
;                   |add_sub_7dc:add_sub_5|  ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div0|lpm_divide_l6m:auto_generated|sign_div_unsign_hlh:divider|alt_u_div_mqe:divider|add_sub_7dc:add_sub_5    ; work         ;
;                   |add_sub_7dc:add_sub_6|  ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div0|lpm_divide_l6m:auto_generated|sign_div_unsign_hlh:divider|alt_u_div_mqe:divider|add_sub_7dc:add_sub_6    ; work         ;
;                   |add_sub_7dc:add_sub_7|  ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div0|lpm_divide_l6m:auto_generated|sign_div_unsign_hlh:divider|alt_u_div_mqe:divider|add_sub_7dc:add_sub_7    ; work         ;
;                   |add_sub_7dc:add_sub_8|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div0|lpm_divide_l6m:auto_generated|sign_div_unsign_hlh:divider|alt_u_div_mqe:divider|add_sub_7dc:add_sub_8    ; work         ;
;                   |add_sub_7dc:add_sub_9|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div0|lpm_divide_l6m:auto_generated|sign_div_unsign_hlh:divider|alt_u_div_mqe:divider|add_sub_7dc:add_sub_9    ; work         ;
;       |lpm_divide:Div1|                    ; 44 (0)      ; 0            ; 0           ; 0    ; 0            ; 44 (0)       ; 0 (0)             ; 0 (0)            ; 22 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div1                                                                                                          ; work         ;
;          |lpm_divide_a5m:auto_generated|   ; 44 (0)      ; 0            ; 0           ; 0    ; 0            ; 44 (0)       ; 0 (0)             ; 0 (0)            ; 22 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div1|lpm_divide_a5m:auto_generated                                                                            ; work         ;
;             |sign_div_unsign_6kh:divider|  ; 44 (0)      ; 0            ; 0           ; 0    ; 0            ; 44 (0)       ; 0 (0)             ; 0 (0)            ; 22 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div1|lpm_divide_a5m:auto_generated|sign_div_unsign_6kh:divider                                                ; work         ;
;                |alt_u_div_0oe:divider|     ; 44 (20)     ; 0            ; 0           ; 0    ; 0            ; 44 (20)      ; 0 (0)             ; 0 (0)            ; 22 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div1|lpm_divide_a5m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_0oe:divider                          ; work         ;
;                   |add_sub_6dc:add_sub_3|  ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div1|lpm_divide_a5m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3    ; work         ;
;                   |add_sub_7dc:add_sub_4|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div1|lpm_divide_a5m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_4    ; work         ;
;                   |add_sub_7dc:add_sub_5|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div1|lpm_divide_a5m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_5    ; work         ;
;                   |add_sub_7dc:add_sub_6|  ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div1|lpm_divide_a5m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_0oe:divider|add_sub_7dc:add_sub_6    ; work         ;
;       |lpm_divide:Div2|                    ; 4 (0)       ; 0            ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div2                                                                                                          ; work         ;
;          |lpm_divide_75m:auto_generated|   ; 4 (0)       ; 0            ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div2|lpm_divide_75m:auto_generated                                                                            ; work         ;
;             |sign_div_unsign_3kh:divider|  ; 4 (0)       ; 0            ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div2|lpm_divide_75m:auto_generated|sign_div_unsign_3kh:divider                                                ; work         ;
;                |alt_u_div_qne:divider|     ; 4 (0)       ; 0            ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 4 (0)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div2|lpm_divide_75m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_qne:divider                          ; work         ;
;                   |add_sub_6dc:add_sub_3|  ; 4 (4)       ; 0            ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Div2|lpm_divide_75m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_qne:divider|add_sub_6dc:add_sub_3    ; work         ;
;       |lpm_divide:Mod1|                    ; 4 (0)       ; 0            ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod1                                                                                                          ; work         ;
;          |lpm_divide_atl:auto_generated|   ; 4 (0)       ; 0            ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod1|lpm_divide_atl:auto_generated                                                                            ; work         ;
;             |sign_div_unsign_3kh:divider|  ; 4 (0)       ; 0            ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod1|lpm_divide_atl:auto_generated|sign_div_unsign_3kh:divider                                                ; work         ;
;                |alt_u_div_qne:divider|     ; 4 (0)       ; 0            ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod1|lpm_divide_atl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_qne:divider                          ; work         ;
;                   |add_sub_6dc:add_sub_3|  ; 4 (4)       ; 0            ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod1|lpm_divide_atl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_qne:divider|add_sub_6dc:add_sub_3    ; work         ;
;       |lpm_divide:Mod2|                    ; 53 (0)      ; 0            ; 0           ; 0    ; 0            ; 53 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod2                                                                                                          ; work         ;
;          |lpm_divide_gtl:auto_generated|   ; 53 (0)      ; 0            ; 0           ; 0    ; 0            ; 53 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod2|lpm_divide_gtl:auto_generated                                                                            ; work         ;
;             |sign_div_unsign_9kh:divider|  ; 53 (0)      ; 0            ; 0           ; 0    ; 0            ; 53 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod2|lpm_divide_gtl:auto_generated|sign_div_unsign_9kh:divider                                                ; work         ;
;                |alt_u_div_6oe:divider|     ; 53 (24)     ; 0            ; 0           ; 0    ; 0            ; 53 (24)      ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod2|lpm_divide_gtl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_6oe:divider                          ; work         ;
;                   |add_sub_6dc:add_sub_3|  ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod2|lpm_divide_gtl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3    ; work         ;
;                   |add_sub_7dc:add_sub_4|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod2|lpm_divide_gtl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4    ; work         ;
;                   |add_sub_8dc:add_sub_5|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod2|lpm_divide_gtl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5    ; work         ;
;                   |add_sub_9dc:add_sub_6|  ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod2|lpm_divide_gtl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_6oe:divider|add_sub_9dc:add_sub_6    ; work         ;
;       |lpm_divide:Mod3|                    ; 157 (0)     ; 0            ; 0           ; 0    ; 0            ; 157 (0)      ; 0 (0)             ; 0 (0)            ; 73 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod3                                                                                                          ; work         ;
;          |lpm_divide_60m:auto_generated|   ; 157 (0)     ; 0            ; 0           ; 0    ; 0            ; 157 (0)      ; 0 (0)             ; 0 (0)            ; 73 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod3|lpm_divide_60m:auto_generated                                                                            ; work         ;
;             |sign_div_unsign_vmh:divider|  ; 157 (0)     ; 0            ; 0           ; 0    ; 0            ; 157 (0)      ; 0 (0)             ; 0 (0)            ; 73 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod3|lpm_divide_60m:auto_generated|sign_div_unsign_vmh:divider                                                ; work         ;
;                |alt_u_div_ite:divider|     ; 157 (84)    ; 0            ; 0           ; 0    ; 0            ; 157 (84)     ; 0 (0)             ; 0 (0)            ; 73 (0)          ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod3|lpm_divide_60m:auto_generated|sign_div_unsign_vmh:divider|alt_u_div_ite:divider                          ; work         ;
;                   |add_sub_6dc:add_sub_3|  ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod3|lpm_divide_60m:auto_generated|sign_div_unsign_vmh:divider|alt_u_div_ite:divider|add_sub_6dc:add_sub_3    ; work         ;
;                   |add_sub_7dc:add_sub_4|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod3|lpm_divide_60m:auto_generated|sign_div_unsign_vmh:divider|alt_u_div_ite:divider|add_sub_7dc:add_sub_4    ; work         ;
;                   |add_sub_8dc:add_sub_5|  ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod3|lpm_divide_60m:auto_generated|sign_div_unsign_vmh:divider|alt_u_div_ite:divider|add_sub_8dc:add_sub_5    ; work         ;
;                   |add_sub_9dc:add_sub_6|  ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod3|lpm_divide_60m:auto_generated|sign_div_unsign_vmh:divider|alt_u_div_ite:divider|add_sub_9dc:add_sub_6    ; work         ;
;                   |add_sub_adc:add_sub_7|  ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod3|lpm_divide_60m:auto_generated|sign_div_unsign_vmh:divider|alt_u_div_ite:divider|add_sub_adc:add_sub_7    ; work         ;
;                   |add_sub_bdc:add_sub_8|  ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod3|lpm_divide_60m:auto_generated|sign_div_unsign_vmh:divider|alt_u_div_ite:divider|add_sub_bdc:add_sub_8    ; work         ;
;                   |add_sub_jec:add_sub_9|  ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod3|lpm_divide_60m:auto_generated|sign_div_unsign_vmh:divider|alt_u_div_ite:divider|add_sub_jec:add_sub_9    ; work         ;
;                   |add_sub_kec:add_sub_10| ; 12 (12)     ; 0            ; 0           ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 12 (12)         ; 0 (0)      ; |daocheleida|disout:inst3|lpm_divide:Mod3|lpm_divide_60m:auto_generated|sign_div_unsign_vmh:divider|alt_u_div_ite:divider|add_sub_kec:add_sub_10   ; work         ;
;    |distance:inst2|                        ; 302 (17)    ; 0            ; 0           ; 0    ; 0            ; 302 (17)     ; 0 (0)             ; 0 (0)            ; 146 (17)        ; 0 (0)      ; |daocheleida|distance:inst2                                                                                                                        ; work         ;
;       |lpm_divide:Div0|                    ; 285 (0)     ; 0            ; 0           ; 0    ; 0            ; 285 (0)      ; 0 (0)             ; 0 (0)            ; 129 (0)         ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_48m:auto_generated|   ; 285 (0)     ; 0            ; 0           ; 0    ; 0            ; 285 (0)      ; 0 (0)             ; 0 (0)            ; 129 (0)         ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0|lpm_divide_48m:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_0nh:divider|  ; 285 (0)     ; 0            ; 0           ; 0    ; 0            ; 285 (0)      ; 0 (0)             ; 0 (0)            ; 129 (0)         ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0|lpm_divide_48m:auto_generated|sign_div_unsign_0nh:divider                                              ; work         ;
;                |alt_u_div_kte:divider|     ; 285 (156)   ; 0            ; 0           ; 0    ; 0            ; 285 (156)    ; 0 (0)             ; 0 (0)            ; 129 (0)         ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0|lpm_divide_48m:auto_generated|sign_div_unsign_0nh:divider|alt_u_div_kte:divider                        ; work         ;
;                   |add_sub_kec:add_sub_10| ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0|lpm_divide_48m:auto_generated|sign_div_unsign_0nh:divider|alt_u_div_kte:divider|add_sub_kec:add_sub_10 ; work         ;
;                   |add_sub_kec:add_sub_11| ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0|lpm_divide_48m:auto_generated|sign_div_unsign_0nh:divider|alt_u_div_kte:divider|add_sub_kec:add_sub_11 ; work         ;
;                   |add_sub_kec:add_sub_12| ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0|lpm_divide_48m:auto_generated|sign_div_unsign_0nh:divider|alt_u_div_kte:divider|add_sub_kec:add_sub_12 ; work         ;
;                   |add_sub_kec:add_sub_13| ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0|lpm_divide_48m:auto_generated|sign_div_unsign_0nh:divider|alt_u_div_kte:divider|add_sub_kec:add_sub_13 ; work         ;
;                   |add_sub_kec:add_sub_14| ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0|lpm_divide_48m:auto_generated|sign_div_unsign_0nh:divider|alt_u_div_kte:divider|add_sub_kec:add_sub_14 ; work         ;
;                   |add_sub_kec:add_sub_15| ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0|lpm_divide_48m:auto_generated|sign_div_unsign_0nh:divider|alt_u_div_kte:divider|add_sub_kec:add_sub_15 ; work         ;
;                   |add_sub_kec:add_sub_16| ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0|lpm_divide_48m:auto_generated|sign_div_unsign_0nh:divider|alt_u_div_kte:divider|add_sub_kec:add_sub_16 ; work         ;
;                   |add_sub_kec:add_sub_17| ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0|lpm_divide_48m:auto_generated|sign_div_unsign_0nh:divider|alt_u_div_kte:divider|add_sub_kec:add_sub_17 ; work         ;
;                   |add_sub_kec:add_sub_18| ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0|lpm_divide_48m:auto_generated|sign_div_unsign_0nh:divider|alt_u_div_kte:divider|add_sub_kec:add_sub_18 ; work         ;
;                   |add_sub_kec:add_sub_19| ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0|lpm_divide_48m:auto_generated|sign_div_unsign_0nh:divider|alt_u_div_kte:divider|add_sub_kec:add_sub_19 ; work         ;
;                   |add_sub_kec:add_sub_20| ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0|lpm_divide_48m:auto_generated|sign_div_unsign_0nh:divider|alt_u_div_kte:divider|add_sub_kec:add_sub_20 ; work         ;
;                   |add_sub_kec:add_sub_21| ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |daocheleida|distance:inst2|lpm_divide:Div0|lpm_divide_48m:auto_generated|sign_div_unsign_0nh:divider|alt_u_div_kte:divider|add_sub_kec:add_sub_21 ; work         ;
;    |echocount:inst1|                       ; 39 (39)     ; 32           ; 0           ; 0    ; 0            ; 7 (7)        ; 16 (16)           ; 16 (16)          ; 15 (15)         ; 0 (0)      ; |daocheleida|echocount:inst1                                                                                                                       ; work         ;
;    |jishu:inst|                            ; 42 (42)     ; 18           ; 0           ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 18 (18)          ; 15 (15)         ; 0 (0)      ; |daocheleida|jishu:inst                                                                                                                            ; work         ;
;    |voice2:inst7|                          ; 39 (39)     ; 11           ; 0           ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 11 (11)          ; 17 (17)         ; 0 (0)      ; |daocheleida|voice2:inst7                                                                                                                          ; work         ;
;    |voice:inst6|                           ; 25 (25)     ; 11           ; 0           ; 0    ; 0            ; 14 (14)      ; 3 (3)             ; 8 (8)            ; 10 (10)         ; 0 (0)      ; |daocheleida|voice:inst6                                                                                                                           ; work         ;
+--------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; disout:inst3|to38[2]                  ; Stuck at VCC due to stuck port data_in ;
; disout:inst3|to74[1..3]               ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 132   ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 18    ;
; Number of registers using Asynchronous Load  ; 16    ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; jishu:inst|trig                         ; 2       ;
; jishu:inst|js[0]                        ; 3       ;
; jishu:inst|js[4]                        ; 2       ;
; jishu:inst|js[3]                        ; 2       ;
; jishu:inst|js[2]                        ; 2       ;
; jishu:inst|js[15]                       ; 3       ;
; jishu:inst|js[14]                       ; 3       ;
; jishu:inst|js[13]                       ; 3       ;
; jishu:inst|js[12]                       ; 3       ;
; jishu:inst|js[11]                       ; 3       ;
; jishu:inst|js[10]                       ; 3       ;
; jishu:inst|js[9]                        ; 3       ;
; jishu:inst|js[8]                        ; 3       ;
; jishu:inst|js[1]                        ; 3       ;
; jishu:inst|js[7]                        ; 3       ;
; jishu:inst|js[6]                        ; 3       ;
; jishu:inst|js[5]                        ; 3       ;
; jishu:inst|clr                          ; 30      ;
; Total number of inverted registers = 18 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |daocheleida|voice2:inst7|n[0]    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |daocheleida|disout:inst3|to38[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |daocheleida|disout:inst3|to7[3]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |daocheleida|voice2:inst7|p[7]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disout:inst3|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                             ;
; LPM_WIDTHD             ; 11             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_60m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disout:inst3|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_l6m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disout:inst3|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_gtl ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disout:inst3|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_a5m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disout:inst3|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_atl ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disout:inst3|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disout:inst3|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_atl ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: average:inst4|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_o6m ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: distance:inst2|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 22             ; Untyped                               ;
; LPM_WIDTHD             ; 10             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_48m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 22 15:05:37 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off daocheleida -c daocheleida
Info: Found 1 design units, including 1 entities, in source file daocheleida.bdf
    Info: Found entity 1: daocheleida
Info: Elaborating entity "daocheleida" for the top level hierarchy
Warning: Using design file jishu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: jishu-jishu_arch
    Info: Found entity 1: jishu
Info: Elaborating entity "jishu" for hierarchy "jishu:inst"
Warning (10492): VHDL Process Statement warning at jishu.vhd(15): signal "js" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "7449" for hierarchy "7449:inst5"
Info: Elaborated megafunction instantiation "7449:inst5"
Warning: Using design file disout.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: disout-disout_arch
    Info: Found entity 1: disout
Info: Elaborating entity "disout" for hierarchy "disout:inst3"
Warning (10492): VHDL Process Statement warning at disout.vhd(25): signal "dis0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disout.vhd(26): signal "p1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disout.vhd(27): signal "p2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file average.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: average-average_arch
    Info: Found entity 1: average
Info: Elaborating entity "average" for hierarchy "average:inst4"
Warning: Using design file distance.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: distance-distance_arch
    Info: Found entity 1: distance
Info: Elaborating entity "distance" for hierarchy "distance:inst2"
Warning: Using design file echocount.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: echocount-echocount_arch
    Info: Found entity 1: echocount
Info: Elaborating entity "echocount" for hierarchy "echocount:inst1"
Warning (10492): VHDL Process Statement warning at echocount.vhd(16): signal "js" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file voice2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: voice2-voice2_arch
    Info: Found entity 1: voice2
Info: Elaborating entity "voice2" for hierarchy "voice2:inst7"
Warning: Using design file voice.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: voice-voice_arch
    Info: Found entity 1: voice
Info: Elaborating entity "voice" for hierarchy "voice:inst6"
Info: Inferred 9 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disout:inst3|Mod3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disout:inst3|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disout:inst3|Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disout:inst3|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disout:inst3|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disout:inst3|Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disout:inst3|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "average:inst4|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "distance:inst2|Div0"
Info: Elaborated megafunction instantiation "disout:inst3|lpm_divide:Mod3"
Info: Instantiated megafunction "disout:inst3|lpm_divide:Mod3" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "11"
    Info: Parameter "LPM_WIDTHD" = "11"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_60m.tdf
    Info: Found entity 1: lpm_divide_60m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vmh.tdf
    Info: Found entity 1: sign_div_unsign_vmh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ite.tdf
    Info: Found entity 1: alt_u_div_ite
Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf
    Info: Found entity 1: add_sub_3dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf
    Info: Found entity 1: add_sub_4dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_kec.tdf
    Info: Found entity 1: add_sub_kec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf
    Info: Found entity 1: add_sub_5dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf
    Info: Found entity 1: add_sub_6dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf
    Info: Found entity 1: add_sub_7dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf
    Info: Found entity 1: add_sub_8dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf
    Info: Found entity 1: add_sub_9dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_adc.tdf
    Info: Found entity 1: add_sub_adc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_bdc.tdf
    Info: Found entity 1: add_sub_bdc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_jec.tdf
    Info: Found entity 1: add_sub_jec
Info: Elaborated megafunction instantiation "disout:inst3|lpm_divide:Div0"
Info: Instantiated megafunction "disout:inst3|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "11"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_l6m.tdf
    Info: Found entity 1: lpm_divide_l6m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hlh.tdf
    Info: Found entity 1: sign_div_unsign_hlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mqe.tdf
    Info: Found entity 1: alt_u_div_mqe
Info: Elaborated megafunction instantiation "disout:inst3|lpm_divide:Mod2"
Info: Instantiated megafunction "disout:inst3|lpm_divide:Mod2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gtl.tdf
    Info: Found entity 1: lpm_divide_gtl
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info: Found entity 1: sign_div_unsign_9kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_6oe.tdf
    Info: Found entity 1: alt_u_div_6oe
Info: Elaborated megafunction instantiation "disout:inst3|lpm_divide:Div1"
Info: Instantiated megafunction "disout:inst3|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf
    Info: Found entity 1: lpm_divide_a5m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf
    Info: Found entity 1: sign_div_unsign_6kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_0oe.tdf
    Info: Found entity 1: alt_u_div_0oe
Info: Elaborated megafunction instantiation "disout:inst3|lpm_divide:Mod1"
Info: Instantiated megafunction "disout:inst3|lpm_divide:Mod1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "4"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_atl.tdf
    Info: Found entity 1: lpm_divide_atl
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3kh.tdf
    Info: Found entity 1: sign_div_unsign_3kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_qne.tdf
    Info: Found entity 1: alt_u_div_qne
Info: Elaborated megafunction instantiation "disout:inst3|lpm_divide:Div2"
Info: Instantiated megafunction "disout:inst3|lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "4"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf
    Info: Found entity 1: lpm_divide_75m
Info: Elaborated megafunction instantiation "average:inst4|lpm_divide:Div0"
Info: Instantiated megafunction "average:inst4|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_o6m.tdf
    Info: Found entity 1: lpm_divide_o6m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info: Found entity 1: sign_div_unsign_klh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_sqe.tdf
    Info: Found entity 1: alt_u_div_sqe
Info: Elaborated megafunction instantiation "distance:inst2|lpm_divide:Div0"
Info: Instantiated megafunction "distance:inst2|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "22"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_48m.tdf
    Info: Found entity 1: lpm_divide_48m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0nh.tdf
    Info: Found entity 1: sign_div_unsign_0nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_kte.tdf
    Info: Found entity 1: alt_u_div_kte
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "to38[2]" is stuck at VCC
Info: Registers with preset signals will power-up high
Warning: Ignored 4 CARRY_SUM primitives
    Warning: Ignored 1 CARRY_SUM primitives -- cannot place fan-in logic in single logic cell
        Warning: Can't place logic feeding CARRY_SUM primitive "disout:inst3|lpm_divide:Mod1|lpm_divide_atl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_qne:divider|add_sub_6dc:add_sub_3|add_sub_cella[3]" in single logic cell
            Warning: Node "disout:inst3|lpm_divide:Div1|lpm_divide_a5m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[3]~15" of type CARRY_SUM
            Warning: Node "disout:inst3|lpm_divide:Mod1|lpm_divide_atl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_qne:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]" of type CARRY_SUM
    Warning: Ignored 3 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell
        Warning: Can't place logic fed by CARRY_SUM primitive "disout:inst3|lpm_divide:Mod1|lpm_divide_atl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_qne:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]" into a single logic cell
            Warning: Node "disout:inst3|lpm_divide:Mod1|lpm_divide_atl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_qne:divider|add_sub_6dc:add_sub_3|add_sub_cella[3]~4" of type LUT
            Warning: Node "disout:inst3|lpm_divide:Mod1|lpm_divide_atl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_qne:divider|add_sub_6dc:add_sub_3|_~2" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "disout:inst3|lpm_divide:Div1|lpm_divide_a5m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[3]~15" into a single logic cell
            Warning: Node "disout:inst3|lpm_divide:Div2|lpm_divide_75m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_qne:divider|add_sub_6dc:add_sub_3|add_sub_cella[3]" of type CARRY_SUM
            Warning: Node "disout:inst3|lpm_divide:Mod1|lpm_divide_atl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_qne:divider|add_sub_6dc:add_sub_3|_~2" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "disout:inst3|lpm_divide:Div1|lpm_divide_a5m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[3]" into a single logic cell
            Warning: Node "disout:inst3|lpm_divide:Div1|lpm_divide_a5m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[3]~16" of type LUT
            Warning: Node "disout:inst3|lpm_divide:Div1|lpm_divide_a5m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[3]~17" of type LUT
Info: Implemented 1055 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 12 output pins
    Info: Implemented 1041 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 243 megabytes
    Info: Processing ended: Fri Dec 22 15:05:42 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


