// Seed: 3357128587
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1;
  wire id_2;
  rtran (1'b0, 1, id_1);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3
  );
  logic [7:0] id_4;
  id_5(
      .id_0(id_4),
      .id_1(!id_4[1]),
      .id_2(1'd0 - 1),
      .id_3(1),
      .id_4(id_2),
      .id_5(id_1),
      .id_6(id_2),
      .id_7(1)
  );
endmodule
