{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676610958164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676610958165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 02:15:58 2023 " "Processing started: Fri Feb 17 02:15:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676610958165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676610958165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map CalculadoraDigital -c CalculadoraDigital --generate_functional_sim_netlist " "Command: quartus_map CalculadoraDigital -c CalculadoraDigital --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676610958165 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676610958449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_teclado.sv 3 3 " "Found 3 design units, including 3 entities, in source file controlador_teclado.sv" { { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "controlador_teclado.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/controlador_teclado.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958488 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlador " "Found entity 2: controlador" {  } { { "controlador_teclado.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/controlador_teclado.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958488 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debouncer " "Found entity 3: Debouncer" {  } { { "controlador_teclado.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/controlador_teclado.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676610958488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.sv 4 4 " "Found 4 design units, including 4 entities, in source file ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/ula.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958490 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "ula.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/ula.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958490 ""} { "Info" "ISGN_ENTITY_NAME" "3 demux4_4bits " "Found entity 3: demux4_4bits" {  } { { "ula.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/ula.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958490 ""} { "Info" "ISGN_ENTITY_NAME" "4 decod_2 " "Found entity 4: decod_2" {  } { { "ula.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/ula.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676610958490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_estados.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maq_estados.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maq_estados " "Found entity 1: maq_estados" {  } { { "maq_estados.bdf" "" { Schematic "C:/altera/13.0sp1/CalculadoraDigital - Copia/maq_estados.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676610958492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/decoder7.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676610958493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadoradigital.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calculadoradigital.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CalculadoraDigital " "Found entity 1: CalculadoraDigital" {  } { { "CalculadoraDigital.bdf" "" { Schematic "C:/altera/13.0sp1/CalculadoraDigital - Copia/CalculadoraDigital.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676610958495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "reg4bits.bdf" "" { Schematic "C:/altera/13.0sp1/CalculadoraDigital - Copia/reg4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676610958496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transformador_operacao.sv 2 2 " "Found 2 design units, including 2 entities, in source file transformador_operacao.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transformador_operacao " "Found entity 1: transformador_operacao" {  } { { "Transformador_operacao.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/Transformador_operacao.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958497 ""} { "Info" "ISGN_ENTITY_NAME" "2 detectorD " "Found entity 2: detectorD" {  } { { "Transformador_operacao.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/Transformador_operacao.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676610958497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doubledabble.sv 1 1 " "Found 1 design units, including 1 entities, in source file doubledabble.sv" { { "Info" "ISGN_ENTITY_NAME" "1 doubleDabble " "Found entity 1: doubleDabble" {  } { { "DoubleDabble.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/DoubleDabble.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676610958499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculomodulo.sv 2 2 " "Found 2 design units, including 2 entities, in source file calculomodulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_num " "Found entity 1: modulo_num" {  } { { "calculoModulo.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/calculoModulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958501 ""} { "Info" "ISGN_ENTITY_NAME" "2 inverte " "Found entity 2: inverte" {  } { { "calculoModulo.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/calculoModulo.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676610958501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_sinal.sv 1 1 " "Found 1 design units, including 1 entities, in source file decod_sinal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decod_sinal " "Found entity 1: decod_sinal" {  } { { "decod_sinal.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/decod_sinal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676610958504 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/rom.sv " "Can't analyze file -- file output_files/rom.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1676610958506 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rom.sv(20) " "Verilog HDL Expression warning at rom.sv(20): truncated literal to match 2 bits" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676610958508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rom.sv(21) " "Verilog HDL Expression warning at rom.sv(21): truncated literal to match 2 bits" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676610958508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rom.sv(22) " "Verilog HDL Expression warning at rom.sv(22): truncated literal to match 2 bits" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676610958508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rom.sv(23) " "Verilog HDL Expression warning at rom.sv(23): truncated literal to match 2 bits" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676610958508 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rom.sv(24) " "Verilog HDL Expression warning at rom.sv(24): truncated literal to match 2 bits" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676610958509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rom.sv(25) " "Verilog HDL Expression warning at rom.sv(25): truncated literal to match 2 bits" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676610958509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rom.sv(27) " "Verilog HDL Expression warning at rom.sv(27): truncated literal to match 2 bits" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676610958509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rom.sv(28) " "Verilog HDL Expression warning at rom.sv(28): truncated literal to match 2 bits" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676610958509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rom.sv(29) " "Verilog HDL Expression warning at rom.sv(29): truncated literal to match 2 bits" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676610958509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rom.sv(30) " "Verilog HDL Expression warning at rom.sv(30): truncated literal to match 2 bits" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676610958509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rom.sv(32) " "Verilog HDL Expression warning at rom.sv(32): truncated literal to match 2 bits" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676610958509 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rom.sv(33) " "Verilog HDL Expression warning at rom.sv(33): truncated literal to match 2 bits" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676610958512 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rom.sv(34) " "Verilog HDL Expression warning at rom.sv(34): truncated literal to match 2 bits" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676610958512 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rom.sv(35) " "Verilog HDL Expression warning at rom.sv(35): truncated literal to match 2 bits" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676610958512 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 rom.sv(36) " "Verilog HDL Expression warning at rom.sv(36): truncated literal to match 2 bits" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676610958512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676610958514 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "eh_num Transformador_operacao.sv(19) " "Verilog HDL Implicit Net warning at Transformador_operacao.sv(19): created implicit net for \"eh_num\"" {  } { { "Transformador_operacao.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/Transformador_operacao.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676610958514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676610958535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:muxUla " "Elaborating entity \"mux4\" for hierarchy \"mux4:muxUla\"" {  } { { "ula.sv" "muxUla" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/ula.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676610958545 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ula.sv" "Mult0" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/ula.sv" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676610958576 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1676610958576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ula.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/ula.sv" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676610958639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676610958640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676610958640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676610958640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676610958640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676610958640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676610958640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676610958640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676610958640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676610958640 ""}  } { { "ula.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/ula.sv" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1676610958640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_14t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_14t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_14t " "Found entity 1: mult_14t" {  } { { "db/mult_14t.tdf" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/db/mult_14t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676610958694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676610958694 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_14t:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_14t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_14t.tdf" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/db/mult_14t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ula.sv" "" { Text "C:/altera/13.0sp1/CalculadoraDigital - Copia/ula.sv" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676610958721 "|ula|lpm_mult:Mult0|mult_14t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1676610958721 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1676610958721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676610958760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 02:15:58 2023 " "Processing ended: Fri Feb 17 02:15:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676610958760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676610958760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676610958760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676610958760 ""}
