\documentclass[conference]{IEEEtran}
\usepackage{graphicx}
\usepackage{amsmath}
\usepackage{siunitx}
\usepackage{booktabs}

\title{Structural Paradigm Shift in Scaled CMOS:
From Planar Limit (130 nm) to Complementary Stacking (CFET)}

\author{
  Shinichi Samizo, AITL Project Design Hub\\
  \textit{Samizo-AITL / Edusemi-Plus / Inkjet-Arch}
}

\begin{document}
\maketitle

\input{chap1_intro}
\input{chap2_planar_limit}
\input{chap3_finfet}
\input{chap4_gaa}
\input{chap5_cfet}
\input{chap6_beol}
\input{chap7_scaling_params}
\input{chap8_bsim_cmg}
\input{chap9_reliability}
\input{chap10_lithography}
\input{chap11_conclusion}

\bibliographystyle{IEEEtran}
\bibliography{refs}

\end{document}
