// Seed: 3205120832
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = ~id_4;
  wire id_9;
  id_10 :
  assert property (@(posedge id_4) id_4) $display(id_10);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_13;
  assign id_7[""] = id_10;
  assign id_2.id_10[1] = id_12;
  module_0(
      id_12, id_5, id_8, id_5, id_12, id_13, id_9, id_13
  );
  wire id_14, id_15;
endmodule
