Input 1804289383 + 846930886 = -1643747027
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_adder_top_top -prj adder_top.prj --lib ieee_proposed=./ieee_proposed -s adder_top 
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/sim/verilog/adder_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/sim/verilog/adder_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_adder_top_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_top
Compiling module xil_defaultlib.apatb_adder_top_top
Built simulation snapshot adder_top

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/sim/verilog/xsim.dir/adder_top/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/sim/verilog/xsim.dir/adder_top/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Sep 27 15:10:07 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 27 15:10:07 2015...

****** xsim v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/adder_top/xsim_script.tcl
# xsim {adder_top} -maxdeltaid 10000 -tclbatch {adder_top.tcl}
Vivado Simulator 2015.1
Time resolution is 1 ps
source adder_top.tcl
## run all
$finish called at time : 155400 ps : File "/home/parallels/source_code/ECE_527_testing_code/hls_demo/solution1/sim/verilog/adder_top.autotb.v" Line 310
## quit
INFO: [Common 17-206] Exiting xsim at Sun Sep 27 15:10:10 2015...
Input 1804289383 + 846930886 = -1643747027
