{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 19:40:05 2018 " "Info: Processing started: Thu Oct 25 19:40:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_INPUT " "Info: Assuming node \"CLK_INPUT\" is an undefined clock" {  } { { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 344 312 480 360 "CLK_INPUT" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_INPUT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[6\] " "Info: Detected ripple clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[6\]\" as buffer" {  } { { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[4\] " "Info: Detected ripple clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[4\]\" as buffer" {  } { { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\] " "Info: Detected ripple clock \"lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]\" as buffer" {  } { { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_INPUT register lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\]~DUPLICATE memory lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_17a1:auto_generated\|ram_block1a0~porta_datain_reg1 196.97 MHz 5.077 ns Internal " "Info: Clock \"CLK_INPUT\" has Internal fmax of 196.97 MHz between source register \"lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\]~DUPLICATE\" and destination memory \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_17a1:auto_generated\|ram_block1a0~porta_datain_reg1\" (period= 5.077 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.323 ns + Longest register memory " "Info: + Longest register to memory delay is 1.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\]~DUPLICATE 1 REG LCFF_X27_Y6_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y6_N15; Fanout = 1; REG Node = 'lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\]~DUPLICATE'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns lpm_ram_io:inst2\|datatri\[1\]~15DUPLICATE 2 COMB LCCOMB_X27_Y6_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X27_Y6_N14; Fanout = 1; COMB Node = 'lpm_ram_io:inst2\|datatri\[1\]~15DUPLICATE'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE lpm_ram_io:inst2|datatri[1]~15DUPLICATE } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 0.503 ns lpm_ram_io:inst2\|datatri\[1\]~23 3 COMB LCCOMB_X27_Y6_N24 5 " "Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 0.503 ns; Loc. = LCCOMB_X27_Y6_N24; Fanout = 5; COMB Node = 'lpm_ram_io:inst2\|datatri\[1\]~23'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { lpm_ram_io:inst2|datatri[1]~15DUPLICATE lpm_ram_io:inst2|datatri[1]~23 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.096 ns) 1.323 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_17a1:auto_generated\|ram_block1a0~porta_datain_reg1 4 MEM M4K_X32_Y6 1 " "Info: 4: + IC(0.724 ns) + CELL(0.096 ns) = 1.323 ns; Loc. = M4K_X32_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_17a1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { lpm_ram_io:inst2|datatri[1]~23 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_17a1.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/altsyncram_17a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.390 ns ( 29.48 % ) " "Info: Total cell delay = 0.390 ns ( 29.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.933 ns ( 70.52 % ) " "Info: Total interconnect delay = 0.933 ns ( 70.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE lpm_ram_io:inst2|datatri[1]~15DUPLICATE lpm_ram_io:inst2|datatri[1]~23 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.323 ns" { lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE {} lpm_ram_io:inst2|datatri[1]~15DUPLICATE {} lpm_ram_io:inst2|datatri[1]~23 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.209ns 0.724ns } { 0.000ns 0.241ns 0.053ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.638 ns - Smallest " "Info: - Smallest clock skew is -3.638 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_INPUT destination 2.343 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK_INPUT\" to destination memory is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_INPUT 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK_INPUT'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_INPUT } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 344 312 480 360 "CLK_INPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK_INPUT~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_INPUT~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK_INPUT CLK_INPUT~clkctrl } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 344 312 480 360 "CLK_INPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.481 ns) 2.343 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_17a1:auto_generated\|ram_block1a0~porta_datain_reg1 3 MEM M4K_X32_Y6 1 " "Info: 3: + IC(0.665 ns) + CELL(0.481 ns) = 2.343 ns; Loc. = M4K_X32_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_17a1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { CLK_INPUT~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_17a1.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/altsyncram_17a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.98 % ) " "Info: Total cell delay = 1.335 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.008 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { CLK_INPUT CLK_INPUT~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { CLK_INPUT {} CLK_INPUT~combout {} CLK_INPUT~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_INPUT source 5.981 ns - Longest register " "Info: - Longest clock path from clock \"CLK_INPUT\" to source register is 5.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_INPUT 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK_INPUT'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_INPUT } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 344 312 480 360 "CLK_INPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.712 ns) 2.891 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\] 2 REG LCFF_X19_Y11_N21 4 " "Info: 2: + IC(1.325 ns) + CELL(0.712 ns) = 2.891 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 4; REG Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { CLK_INPUT lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] } "NODE_NAME" } } { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.000 ns) 4.686 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]~clkctrl 3 COMB CLKCTRL_G8 9 " "Info: 3: + IC(1.795 ns) + CELL(0.000 ns) = 4.686 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl } "NODE_NAME" } } { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 5.981 ns lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\]~DUPLICATE 4 REG LCFF_X27_Y6_N15 1 " "Info: 4: + IC(0.677 ns) + CELL(0.618 ns) = 5.981 ns; Loc. = LCFF_X27_Y6_N15; Fanout = 1; REG Node = 'lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\]~DUPLICATE'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 36.52 % ) " "Info: Total cell delay = 2.184 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.797 ns ( 63.48 % ) " "Info: Total interconnect delay = 3.797 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.981 ns" { CLK_INPUT lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.981 ns" { CLK_INPUT {} CLK_INPUT~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE {} } { 0.000ns 0.000ns 1.325ns 1.795ns 0.677ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { CLK_INPUT CLK_INPUT~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { CLK_INPUT {} CLK_INPUT~combout {} CLK_INPUT~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.981 ns" { CLK_INPUT lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.981 ns" { CLK_INPUT {} CLK_INPUT~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE {} } { 0.000ns 0.000ns 1.325ns 1.795ns 0.677ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_17a1.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/altsyncram_17a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE lpm_ram_io:inst2|datatri[1]~15DUPLICATE lpm_ram_io:inst2|datatri[1]~23 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.323 ns" { lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE {} lpm_ram_io:inst2|datatri[1]~15DUPLICATE {} lpm_ram_io:inst2|datatri[1]~23 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.209ns 0.724ns } { 0.000ns 0.241ns 0.053ns 0.096ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { CLK_INPUT CLK_INPUT~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { CLK_INPUT {} CLK_INPUT~combout {} CLK_INPUT~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.981 ns" { CLK_INPUT lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.981 ns" { CLK_INPUT {} CLK_INPUT~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE {} } { 0.000ns 0.000ns 1.325ns 1.795ns 0.677ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_INPUT 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK_INPUT\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_rom1:inst1\|altsyncram:altsyncram_component\|altsyncram_fk71:auto_generated\|q_a\[3\] lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\] CLK_INPUT 2.356 ns " "Info: Found hold time violation between source  pin or register \"lpm_rom1:inst1\|altsyncram:altsyncram_component\|altsyncram_fk71:auto_generated\|q_a\[3\]\" and destination pin or register \"lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\]\" for clock \"CLK_INPUT\" (Hold time is 2.356 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.641 ns + Largest " "Info: + Largest clock skew is 3.641 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_INPUT destination 5.980 ns + Longest register " "Info: + Longest clock path from clock \"CLK_INPUT\" to destination register is 5.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_INPUT 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK_INPUT'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_INPUT } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 344 312 480 360 "CLK_INPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.712 ns) 2.891 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\] 2 REG LCFF_X19_Y11_N21 4 " "Info: 2: + IC(1.325 ns) + CELL(0.712 ns) = 2.891 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 4; REG Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { CLK_INPUT lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] } "NODE_NAME" } } { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.000 ns) 4.686 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]~clkctrl 3 COMB CLKCTRL_G8 9 " "Info: 3: + IC(1.795 ns) + CELL(0.000 ns) = 4.686 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl } "NODE_NAME" } } { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 5.980 ns lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X31_Y5_N21 1 " "Info: 4: + IC(0.676 ns) + CELL(0.618 ns) = 5.980 ns; Loc. = LCFF_X31_Y5_N21; Fanout = 1; REG Node = 'lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 36.52 % ) " "Info: Total cell delay = 2.184 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.796 ns ( 63.48 % ) " "Info: Total interconnect delay = 3.796 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.980 ns" { CLK_INPUT lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.980 ns" { CLK_INPUT {} CLK_INPUT~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.325ns 1.795ns 0.676ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_INPUT source 2.339 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK_INPUT\" to source memory is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_INPUT 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK_INPUT'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_INPUT } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 344 312 480 360 "CLK_INPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK_INPUT~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_INPUT~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK_INPUT CLK_INPUT~clkctrl } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 344 312 480 360 "CLK_INPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.472 ns) 2.339 ns lpm_rom1:inst1\|altsyncram:altsyncram_component\|altsyncram_fk71:auto_generated\|q_a\[3\] 3 MEM M4K_X32_Y5 3 " "Info: 3: + IC(0.670 ns) + CELL(0.472 ns) = 2.339 ns; Loc. = M4K_X32_Y5; Fanout = 3; MEM Node = 'lpm_rom1:inst1\|altsyncram:altsyncram_component\|altsyncram_fk71:auto_generated\|q_a\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { CLK_INPUT~clkctrl lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_fk71.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/altsyncram_fk71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 56.69 % ) " "Info: Total cell delay = 1.326 ns ( 56.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 43.31 % ) " "Info: Total interconnect delay = 1.013 ns ( 43.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { CLK_INPUT CLK_INPUT~clkctrl lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { CLK_INPUT {} CLK_INPUT~combout {} CLK_INPUT~clkctrl {} lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.980 ns" { CLK_INPUT lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.980 ns" { CLK_INPUT {} CLK_INPUT~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.325ns 1.795ns 0.676ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { CLK_INPUT CLK_INPUT~clkctrl lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { CLK_INPUT {} CLK_INPUT~combout {} CLK_INPUT~clkctrl {} lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns - " "Info: - Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_fk71.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/altsyncram_fk71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.298 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_rom1:inst1\|altsyncram:altsyncram_component\|altsyncram_fk71:auto_generated\|q_a\[3\] 1 MEM M4K_X32_Y5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X32_Y5; Fanout = 3; MEM Node = 'lpm_rom1:inst1\|altsyncram:altsyncram_component\|altsyncram_fk71:auto_generated\|q_a\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_fk71.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/altsyncram_fk71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.272 ns) 0.658 ns lpm_ram_io:inst2\|datatri\[3\]~21DUPLICATE 2 COMB LCCOMB_X31_Y5_N30 4 " "Info: 2: + IC(0.335 ns) + CELL(0.272 ns) = 0.658 ns; Loc. = LCCOMB_X31_Y5_N30; Fanout = 4; COMB Node = 'lpm_ram_io:inst2\|datatri\[3\]~21DUPLICATE'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.607 ns" { lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3] lpm_ram_io:inst2|datatri[3]~21DUPLICATE } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.309 ns) 1.298 ns lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X31_Y5_N21 1 " "Info: 3: + IC(0.331 ns) + CELL(0.309 ns) = 1.298 ns; Loc. = LCFF_X31_Y5_N21; Fanout = 1; REG Node = 'lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { lpm_ram_io:inst2|datatri[3]~21DUPLICATE lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.632 ns ( 48.69 % ) " "Info: Total cell delay = 0.632 ns ( 48.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.666 ns ( 51.31 % ) " "Info: Total interconnect delay = 0.666 ns ( 51.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3] lpm_ram_io:inst2|datatri[3]~21DUPLICATE lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.298 ns" { lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3] {} lpm_ram_io:inst2|datatri[3]~21DUPLICATE {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.335ns 0.331ns } { 0.051ns 0.272ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.980 ns" { CLK_INPUT lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.980 ns" { CLK_INPUT {} CLK_INPUT~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.325ns 1.795ns 0.676ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { CLK_INPUT CLK_INPUT~clkctrl lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { CLK_INPUT {} CLK_INPUT~combout {} CLK_INPUT~clkctrl {} lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3] lpm_ram_io:inst2|datatri[3]~21DUPLICATE lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.298 ns" { lpm_rom1:inst1|altsyncram:altsyncram_component|altsyncram_fk71:auto_generated|q_a[3] {} lpm_ram_io:inst2|datatri[3]~21DUPLICATE {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.335ns 0.331ns } { 0.051ns 0.272ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_17a1:auto_generated\|ram_block1a0~porta_datain_reg1 ROM/RAM_INPUT CLK_INPUT 4.728 ns memory " "Info: tsu for memory \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_17a1:auto_generated\|ram_block1a0~porta_datain_reg1\" (data pin = \"ROM/RAM_INPUT\", clock pin = \"CLK_INPUT\") is 4.728 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.049 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns ROM/RAM_INPUT 1 PIN PIN_AA5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 3; PIN Node = 'ROM/RAM_INPUT'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM/RAM_INPUT } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 368 304 480 384 "ROM/RAM_INPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.962 ns) + CELL(0.346 ns) 5.165 ns inst15~0 2 COMB LCCOMB_X31_Y5_N12 15 " "Info: 2: + IC(3.962 ns) + CELL(0.346 ns) = 5.165 ns; Loc. = LCCOMB_X31_Y5_N12; Fanout = 15; COMB Node = 'inst15~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { ROM/RAM_INPUT inst15~0 } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 456 1544 1608 504 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.272 ns) 6.229 ns lpm_ram_io:inst2\|datatri\[1\]~23 3 COMB LCCOMB_X27_Y6_N24 5 " "Info: 3: + IC(0.792 ns) + CELL(0.272 ns) = 6.229 ns; Loc. = LCCOMB_X27_Y6_N24; Fanout = 5; COMB Node = 'lpm_ram_io:inst2\|datatri\[1\]~23'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { inst15~0 lpm_ram_io:inst2|datatri[1]~23 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.096 ns) 7.049 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_17a1:auto_generated\|ram_block1a0~porta_datain_reg1 4 MEM M4K_X32_Y6 1 " "Info: 4: + IC(0.724 ns) + CELL(0.096 ns) = 7.049 ns; Loc. = M4K_X32_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_17a1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { lpm_ram_io:inst2|datatri[1]~23 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_17a1.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/altsyncram_17a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.571 ns ( 22.29 % ) " "Info: Total cell delay = 1.571 ns ( 22.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.478 ns ( 77.71 % ) " "Info: Total interconnect delay = 5.478 ns ( 77.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.049 ns" { ROM/RAM_INPUT inst15~0 lpm_ram_io:inst2|datatri[1]~23 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "7.049 ns" { ROM/RAM_INPUT {} ROM/RAM_INPUT~combout {} inst15~0 {} lpm_ram_io:inst2|datatri[1]~23 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 3.962ns 0.792ns 0.724ns } { 0.000ns 0.857ns 0.346ns 0.272ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_17a1.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/altsyncram_17a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_INPUT destination 2.343 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK_INPUT\" to destination memory is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_INPUT 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK_INPUT'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_INPUT } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 344 312 480 360 "CLK_INPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK_INPUT~clkctrl 2 COMB CLKCTRL_G3 51 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK_INPUT~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK_INPUT CLK_INPUT~clkctrl } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 344 312 480 360 "CLK_INPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.481 ns) 2.343 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_17a1:auto_generated\|ram_block1a0~porta_datain_reg1 3 MEM M4K_X32_Y6 1 " "Info: 3: + IC(0.665 ns) + CELL(0.481 ns) = 2.343 ns; Loc. = M4K_X32_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_17a1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { CLK_INPUT~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_17a1.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/altsyncram_17a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.98 % ) " "Info: Total cell delay = 1.335 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.008 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { CLK_INPUT CLK_INPUT~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { CLK_INPUT {} CLK_INPUT~combout {} CLK_INPUT~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.049 ns" { ROM/RAM_INPUT inst15~0 lpm_ram_io:inst2|datatri[1]~23 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "7.049 ns" { ROM/RAM_INPUT {} ROM/RAM_INPUT~combout {} inst15~0 {} lpm_ram_io:inst2|datatri[1]~23 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 3.962ns 0.792ns 0.724ns } { 0.000ns 0.857ns 0.346ns 0.272ns 0.096ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { CLK_INPUT CLK_INPUT~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { CLK_INPUT {} CLK_INPUT~combout {} CLK_INPUT~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_17a1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_INPUT DATA_BUS_OUTPUT\[2\] lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]~DUPLICATE 11.144 ns register " "Info: tco from clock \"CLK_INPUT\" to destination pin \"DATA_BUS_OUTPUT\[2\]\" through register \"lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]~DUPLICATE\" is 11.144 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_INPUT source 5.981 ns + Longest register " "Info: + Longest clock path from clock \"CLK_INPUT\" to source register is 5.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_INPUT 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK_INPUT'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_INPUT } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 344 312 480 360 "CLK_INPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.712 ns) 2.891 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\] 2 REG LCFF_X19_Y11_N21 4 " "Info: 2: + IC(1.325 ns) + CELL(0.712 ns) = 2.891 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 4; REG Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { CLK_INPUT lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] } "NODE_NAME" } } { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.000 ns) 4.686 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]~clkctrl 3 COMB CLKCTRL_G8 9 " "Info: 3: + IC(1.795 ns) + CELL(0.000 ns) = 4.686 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl } "NODE_NAME" } } { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 5.981 ns lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]~DUPLICATE 4 REG LCFF_X27_Y6_N23 1 " "Info: 4: + IC(0.677 ns) + CELL(0.618 ns) = 5.981 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 1; REG Node = 'lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]~DUPLICATE'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 36.52 % ) " "Info: Total cell delay = 2.184 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.797 ns ( 63.48 % ) " "Info: Total interconnect delay = 3.797 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.981 ns" { CLK_INPUT lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.981 ns" { CLK_INPUT {} CLK_INPUT~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE {} } { 0.000ns 0.000ns 1.325ns 1.795ns 0.677ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.069 ns + Longest register pin " "Info: + Longest register to pin delay is 5.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]~DUPLICATE 1 REG LCFF_X27_Y6_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 1; REG Node = 'lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]~DUPLICATE'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns lpm_ram_io:inst2\|datatri\[2\]~13DUPLICATE 2 COMB LCCOMB_X27_Y6_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X27_Y6_N22; Fanout = 1; COMB Node = 'lpm_ram_io:inst2\|datatri\[2\]~13DUPLICATE'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE lpm_ram_io:inst2|datatri[2]~13DUPLICATE } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.225 ns) 0.680 ns lpm_ram_io:inst2\|datatri\[2\]~14 3 COMB LCCOMB_X27_Y6_N28 1 " "Info: 3: + IC(0.214 ns) + CELL(0.225 ns) = 0.680 ns; Loc. = LCCOMB_X27_Y6_N28; Fanout = 1; COMB Node = 'lpm_ram_io:inst2\|datatri\[2\]~14'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.439 ns" { lpm_ram_io:inst2|datatri[2]~13DUPLICATE lpm_ram_io:inst2|datatri[2]~14 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.245 ns) + CELL(2.144 ns) 5.069 ns DATA_BUS_OUTPUT\[2\] 4 PIN PIN_J2 0 " "Info: 4: + IC(2.245 ns) + CELL(2.144 ns) = 5.069 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'DATA_BUS_OUTPUT\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.389 ns" { lpm_ram_io:inst2|datatri[2]~14 DATA_BUS_OUTPUT[2] } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 296 2440 2667 312 "DATA_BUS_OUTPUT\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 51.49 % ) " "Info: Total cell delay = 2.610 ns ( 51.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.459 ns ( 48.51 % ) " "Info: Total interconnect delay = 2.459 ns ( 48.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE lpm_ram_io:inst2|datatri[2]~13DUPLICATE lpm_ram_io:inst2|datatri[2]~14 DATA_BUS_OUTPUT[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE {} lpm_ram_io:inst2|datatri[2]~13DUPLICATE {} lpm_ram_io:inst2|datatri[2]~14 {} DATA_BUS_OUTPUT[2] {} } { 0.000ns 0.000ns 0.214ns 2.245ns } { 0.000ns 0.241ns 0.225ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.981 ns" { CLK_INPUT lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.981 ns" { CLK_INPUT {} CLK_INPUT~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE {} } { 0.000ns 0.000ns 1.325ns 1.795ns 0.677ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE lpm_ram_io:inst2|datatri[2]~13DUPLICATE lpm_ram_io:inst2|datatri[2]~14 DATA_BUS_OUTPUT[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE {} lpm_ram_io:inst2|datatri[2]~13DUPLICATE {} lpm_ram_io:inst2|datatri[2]~14 {} DATA_BUS_OUTPUT[2] {} } { 0.000ns 0.000ns 0.214ns 2.245ns } { 0.000ns 0.241ns 0.225ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ROM/RAM_INPUT DATA_BUS_OUTPUT\[2\] 10.798 ns Longest " "Info: Longest tpd from source pin \"ROM/RAM_INPUT\" to destination pin \"DATA_BUS_OUTPUT\[2\]\" is 10.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns ROM/RAM_INPUT 1 PIN PIN_AA5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 3; PIN Node = 'ROM/RAM_INPUT'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM/RAM_INPUT } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 368 304 480 384 "ROM/RAM_INPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.958 ns) + CELL(0.346 ns) 5.161 ns inst14~0 2 COMB LCCOMB_X31_Y5_N0 14 " "Info: 2: + IC(3.958 ns) + CELL(0.346 ns) = 5.161 ns; Loc. = LCCOMB_X31_Y5_N0; Fanout = 14; COMB Node = 'inst14~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.304 ns" { ROM/RAM_INPUT inst14~0 } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 360 1136 1200 408 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.366 ns) 6.409 ns lpm_ram_io:inst2\|datatri\[2\]~14 3 COMB LCCOMB_X27_Y6_N28 1 " "Info: 3: + IC(0.882 ns) + CELL(0.366 ns) = 6.409 ns; Loc. = LCCOMB_X27_Y6_N28; Fanout = 1; COMB Node = 'lpm_ram_io:inst2\|datatri\[2\]~14'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { inst14~0 lpm_ram_io:inst2|datatri[2]~14 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.245 ns) + CELL(2.144 ns) 10.798 ns DATA_BUS_OUTPUT\[2\] 4 PIN PIN_J2 0 " "Info: 4: + IC(2.245 ns) + CELL(2.144 ns) = 10.798 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'DATA_BUS_OUTPUT\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.389 ns" { lpm_ram_io:inst2|datatri[2]~14 DATA_BUS_OUTPUT[2] } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 296 2440 2667 312 "DATA_BUS_OUTPUT\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.713 ns ( 34.39 % ) " "Info: Total cell delay = 3.713 ns ( 34.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.085 ns ( 65.61 % ) " "Info: Total interconnect delay = 7.085 ns ( 65.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.798 ns" { ROM/RAM_INPUT inst14~0 lpm_ram_io:inst2|datatri[2]~14 DATA_BUS_OUTPUT[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "10.798 ns" { ROM/RAM_INPUT {} ROM/RAM_INPUT~combout {} inst14~0 {} lpm_ram_io:inst2|datatri[2]~14 {} DATA_BUS_OUTPUT[2] {} } { 0.000ns 0.000ns 3.958ns 0.882ns 2.245ns } { 0.000ns 0.857ns 0.346ns 0.366ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] ROM/RAM_INPUT CLK_INPUT -0.113 ns register " "Info: th for register \"lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"ROM/RAM_INPUT\", clock pin = \"CLK_INPUT\") is -0.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_INPUT destination 5.980 ns + Longest register " "Info: + Longest clock path from clock \"CLK_INPUT\" to destination register is 5.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK_INPUT 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK_INPUT'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_INPUT } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 344 312 480 360 "CLK_INPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.712 ns) 2.891 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\] 2 REG LCFF_X19_Y11_N21 4 " "Info: 2: + IC(1.325 ns) + CELL(0.712 ns) = 2.891 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 4; REG Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { CLK_INPUT lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] } "NODE_NAME" } } { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.000 ns) 4.686 ns lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]~clkctrl 3 COMB CLKCTRL_G8 9 " "Info: 3: + IC(1.795 ns) + CELL(0.000 ns) = 4.686 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_67h:auto_generated\|dffe1a\[5\]~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl } "NODE_NAME" } } { "db/decode_67h.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/db/decode_67h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 5.980 ns lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] 4 REG LCFF_X31_Y5_N27 1 " "Info: 4: + IC(0.676 ns) + CELL(0.618 ns) = 5.980 ns; Loc. = LCFF_X31_Y5_N27; Fanout = 1; REG Node = 'lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 36.52 % ) " "Info: Total cell delay = 2.184 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.796 ns ( 63.48 % ) " "Info: Total interconnect delay = 3.796 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.980 ns" { CLK_INPUT lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.980 ns" { CLK_INPUT {} CLK_INPUT~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.325ns 1.795ns 0.676ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.242 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns ROM/RAM_INPUT 1 PIN PIN_AA5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 3; PIN Node = 'ROM/RAM_INPUT'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM/RAM_INPUT } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 368 304 480 384 "ROM/RAM_INPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.958 ns) + CELL(0.346 ns) 5.161 ns inst14~0 2 COMB LCCOMB_X31_Y5_N0 14 " "Info: 2: + IC(3.958 ns) + CELL(0.346 ns) = 5.161 ns; Loc. = LCCOMB_X31_Y5_N0; Fanout = 14; COMB Node = 'inst14~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.304 ns" { ROM/RAM_INPUT inst14~0 } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/safo-2018/LAB3/LAB3.bdf" { { 360 1136 1200 408 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.272 ns) 5.692 ns lpm_ram_io:inst2\|datatri\[5\]~19 3 COMB LCCOMB_X31_Y5_N8 4 " "Info: 3: + IC(0.259 ns) + CELL(0.272 ns) = 5.692 ns; Loc. = LCCOMB_X31_Y5_N8; Fanout = 4; COMB Node = 'lpm_ram_io:inst2\|datatri\[5\]~19'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { inst14~0 lpm_ram_io:inst2|datatri[5]~19 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.309 ns) 6.242 ns lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] 4 REG LCFF_X31_Y5_N27 1 " "Info: 4: + IC(0.241 ns) + CELL(0.309 ns) = 6.242 ns; Loc. = LCFF_X31_Y5_N27; Fanout = 1; REG Node = 'lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { lpm_ram_io:inst2|datatri[5]~19 lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 28.58 % ) " "Info: Total cell delay = 1.784 ns ( 28.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.458 ns ( 71.42 % ) " "Info: Total interconnect delay = 4.458 ns ( 71.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.242 ns" { ROM/RAM_INPUT inst14~0 lpm_ram_io:inst2|datatri[5]~19 lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.242 ns" { ROM/RAM_INPUT {} ROM/RAM_INPUT~combout {} inst14~0 {} lpm_ram_io:inst2|datatri[5]~19 {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 3.958ns 0.259ns 0.241ns } { 0.000ns 0.857ns 0.346ns 0.272ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.980 ns" { CLK_INPUT lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.980 ns" { CLK_INPUT {} CLK_INPUT~combout {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5] {} lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_67h:auto_generated|dffe1a[5]~clkctrl {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.325ns 1.795ns 0.676ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.242 ns" { ROM/RAM_INPUT inst14~0 lpm_ram_io:inst2|datatri[5]~19 lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.242 ns" { ROM/RAM_INPUT {} ROM/RAM_INPUT~combout {} inst14~0 {} lpm_ram_io:inst2|datatri[5]~19 {} lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 3.958ns 0.259ns 0.241ns } { 0.000ns 0.857ns 0.346ns 0.272ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 19:40:05 2018 " "Info: Processing ended: Thu Oct 25 19:40:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
