#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Nov 09 23:16:45 2016
# Process ID: 9536
# Log file: C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.runs/synth_1/full_scheme.vds
# Journal file: C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source full_scheme.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a200tfbg676-2
# set_property target_language VHDL [current_project]
# set_property board_part xilinx.com:ac701:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_vhdl -library xil_defaultlib {
#   C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/tri_state_buffer.vhd
#   C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_7.vhd
#   C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_6.vhd
#   C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_5.vhd
#   C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_4.vhd
#   C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_3.vhd
#   C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_2.vhd
#   C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_1.vhd
#   C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/JK_trigger.vhd
#   C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.cache/wt [current_project]
# set_property parent.project_dir C:/Users/Rufus/VivadoProjects/sync4bitcounter_test [current_project]
# catch { write_hwdef -file full_scheme.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top full_scheme -part xc7a200tfbg676-2
Command: synth_design -top full_scheme -part xc7a200tfbg676-2

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 232.910 ; gain = 74.063
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'full_scheme' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:9]
INFO: [Synth 8-3491] module 'scheme_6' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_6.vhd:5' bound to instance 'scheme_6_1' of component 'scheme_6' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:60]
INFO: [Synth 8-638] synthesizing module 'scheme_6' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_6.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'scheme_6' (1#1) [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_6.vhd:10]
INFO: [Synth 8-3491] module 'scheme_1' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_1.vhd:4' bound to instance 'scheme_1_1' of component 'scheme_1' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:66]
INFO: [Synth 8-638] synthesizing module 'scheme_1' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_1.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'scheme_1' (2#1) [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_1.vhd:9]
INFO: [Synth 8-3491] module 'scheme_2' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_2.vhd:6' bound to instance 'scheme_2_1' of component 'scheme_2' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:67]
INFO: [Synth 8-638] synthesizing module 'scheme_2' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_2.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'scheme_2' (3#1) [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_2.vhd:11]
INFO: [Synth 8-3491] module 'scheme_3' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_3.vhd:5' bound to instance 'scheme_3_1' of component 'scheme_3' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:68]
INFO: [Synth 8-638] synthesizing module 'scheme_3' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_3.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'scheme_3' (4#1) [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_3.vhd:10]
INFO: [Synth 8-3491] module 'scheme_4' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_4.vhd:5' bound to instance 'scheme_4_1' of component 'scheme_4' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:69]
INFO: [Synth 8-638] synthesizing module 'scheme_4' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'scheme_4' (5#1) [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_4.vhd:10]
INFO: [Synth 8-3491] module 'scheme_7' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_7.vhd:5' bound to instance 'scheme_7_1' of component 'scheme_7' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:71]
INFO: [Synth 8-638] synthesizing module 'scheme_7' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_7.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'scheme_7' (6#1) [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_7.vhd:10]
INFO: [Synth 8-3491] module 'scheme_5' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_5.vhd:5' bound to instance 'scheme_5_1' of component 'scheme_5' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:72]
INFO: [Synth 8-638] synthesizing module 'scheme_5' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_5.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'scheme_5' (7#1) [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_5.vhd:10]
INFO: [Synth 8-3491] module 'scheme_5' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_5.vhd:5' bound to instance 'scheme_5_2' of component 'scheme_5' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:73]
INFO: [Synth 8-3491] module 'scheme_5' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_5.vhd:5' bound to instance 'scheme_5_3' of component 'scheme_5' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:74]
INFO: [Synth 8-3491] module 'scheme_5' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/scheme_5.vhd:5' bound to instance 'scheme_5_4' of component 'scheme_5' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:75]
INFO: [Synth 8-3491] module 'JK_trigger' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/JK_trigger.vhd:29' bound to instance 'jk_trigger_1' of component 'JK_trigger' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:79]
INFO: [Synth 8-638] synthesizing module 'JK_trigger' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/JK_trigger.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'JK_trigger' (8#1) [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/JK_trigger.vhd:34]
INFO: [Synth 8-3491] module 'JK_trigger' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/JK_trigger.vhd:29' bound to instance 'jk_trigger_2' of component 'JK_trigger' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:81]
INFO: [Synth 8-3491] module 'JK_trigger' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/JK_trigger.vhd:29' bound to instance 'jk_trigger_3' of component 'JK_trigger' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:83]
INFO: [Synth 8-3491] module 'JK_trigger' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/JK_trigger.vhd:29' bound to instance 'jk_trigger_4' of component 'JK_trigger' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:85]
INFO: [Synth 8-3491] module 'tri_state_buffer' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/tri_state_buffer.vhd:4' bound to instance 'tri_state_buffer_1' of component 'tri_state_buffer' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:87]
INFO: [Synth 8-638] synthesizing module 'tri_state_buffer' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/tri_state_buffer.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'tri_state_buffer' (9#1) [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/tri_state_buffer.vhd:9]
INFO: [Synth 8-3491] module 'tri_state_buffer' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/tri_state_buffer.vhd:4' bound to instance 'tri_state_buffer_2' of component 'tri_state_buffer' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:88]
INFO: [Synth 8-3491] module 'tri_state_buffer' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/tri_state_buffer.vhd:4' bound to instance 'tri_state_buffer_3' of component 'tri_state_buffer' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:89]
INFO: [Synth 8-3491] module 'tri_state_buffer' declared at 'C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/tri_state_buffer.vhd:4' bound to instance 'tri_state_buffer_4' of component 'tri_state_buffer' [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'full_scheme' (10#1) [C:/Users/Rufus/VivadoProjects/sync4bitcounter_test/sync4bitcounter_test.srcs/sources_1/new/full_scheme.vhd:9]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 266.797 ; gain = 107.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 266.797 ; gain = 107.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 266.797 ; gain = 107.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_scheme 
Detailed RTL Component Info : 
Module scheme_6 
Detailed RTL Component Info : 
Module scheme_1 
Detailed RTL Component Info : 
Module scheme_2 
Detailed RTL Component Info : 
Module scheme_3 
Detailed RTL Component Info : 
Module scheme_4 
Detailed RTL Component Info : 
Module scheme_7 
Detailed RTL Component Info : 
Module scheme_5 
Detailed RTL Component Info : 
Module JK_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module tri_state_buffer 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 441.363 ; gain = 282.516
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 441.363 ; gain = 282.516
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 441.363 ; gain = 282.516
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\jk_trigger_1/q_temp_reg ) is unused and will be removed from module full_scheme.
WARNING: [Synth 8-3332] Sequential element (\jk_trigger_2/q_temp_reg ) is unused and will be removed from module full_scheme.
WARNING: [Synth 8-3332] Sequential element (\jk_trigger_3/q_temp_reg ) is unused and will be removed from module full_scheme.
WARNING: [Synth 8-3332] Sequential element (\jk_trigger_4/q_temp_reg ) is unused and will be removed from module full_scheme.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 461.246 ; gain = 302.398
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 461.246 ; gain = 302.398
Finished Parallel Section  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 461.246 ; gain = 302.398
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 461.246 ; gain = 302.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 461.246 ; gain = 302.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 461.246 ; gain = 302.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 461.246 ; gain = 302.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 461.246 ; gain = 302.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     3|
|3     |LUT3  |    12|
|4     |LUT4  |     1|
|5     |LUT5  |     1|
|6     |LUT6  |     7|
|7     |FDCE  |     4|
|8     |FDPE  |     4|
|9     |LDC   |     4|
|10    |IBUF  |    12|
|11    |OBUF  |     2|
|12    |OBUFT |     4|
+------+------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |    55|
|2     |  jk_trigger_1 |JK_trigger   |    12|
|3     |  jk_trigger_2 |JK_trigger_0 |    10|
|4     |  jk_trigger_3 |JK_trigger_1 |     6|
|5     |  jk_trigger_4 |JK_trigger_2 |     8|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 461.246 ; gain = 302.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 461.246 ; gain = 302.398
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 541.055 ; gain = 356.184
# write_checkpoint full_scheme.dcp
# report_utilization -file full_scheme_utilization_synth.rpt -pb full_scheme_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 541.055 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 09 23:17:02 2016...
