Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 7C558A4BC4B
	for <lists+qemu-devel@lfdr.de>; Mon,  3 Mar 2025 11:32:31 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1tp35t-00074w-Vp; Mon, 03 Mar 2025 05:32:18 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <balaton@eik.bme.hu>)
 id 1tp35j-00071j-Tk; Mon, 03 Mar 2025 05:32:08 -0500
Received: from zero.eik.bme.hu ([2001:738:2001:2001::2001])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <balaton@eik.bme.hu>)
 id 1tp35g-0006s0-Pn; Mon, 03 Mar 2025 05:32:07 -0500
Received: from zero.eik.bme.hu (localhost [127.0.0.1])
 by zero.eik.bme.hu (Postfix) with ESMTP id 1990B4E600E;
 Mon, 03 Mar 2025 11:32:01 +0100 (CET)
X-Virus-Scanned: amavisd-new at eik.bme.hu
Received: from zero.eik.bme.hu ([127.0.0.1])
 by zero.eik.bme.hu (zero.eik.bme.hu [127.0.0.1]) (amavisd-new, port 10028)
 with ESMTP id EyvLymahYP9X; Mon,  3 Mar 2025 11:31:59 +0100 (CET)
Received: by zero.eik.bme.hu (Postfix, from userid 432)
 id 2E8504E6010; Mon, 03 Mar 2025 11:31:59 +0100 (CET)
Received: from localhost (localhost [127.0.0.1])
 by zero.eik.bme.hu (Postfix) with ESMTP id 2BF8974577C;
 Mon, 03 Mar 2025 11:31:59 +0100 (CET)
Date: Mon, 3 Mar 2025 11:31:59 +0100 (CET)
From: BALATON Zoltan <balaton@eik.bme.hu>
To: Bernhard Beschow <shentey@gmail.com>
cc: qemu-devel@nongnu.org, qemu-block@nongnu.org, philmd@linaro.org
Subject: Re: [PATCH v2] hw/sd/sdhci: Set reset value of interrupt registers
In-Reply-To: <E24C0545-5B8D-4AE8-8B1A-BEF3A408248B@gmail.com>
Message-ID: <b289c1e7-6812-d530-f593-f48abad93eb0@eik.bme.hu>
References: <20250210160329.DDA7F4E600E@zero.eik.bme.hu>
 <0ead70ac-f2a6-cf7d-e6cb-533b0f30f8c2@eik.bme.hu>
 <E24C0545-5B8D-4AE8-8B1A-BEF3A408248B@gmail.com>
MIME-Version: 1.0
Content-Type: multipart/mixed;
 boundary="3866299591-1223122299-1740997919=:88220"
Received-SPF: pass client-ip=2001:738:2001:2001::2001;
 envelope-from=balaton@eik.bme.hu; helo=zero.eik.bme.hu
X-Spam_score_int: -18
X-Spam_score: -1.9
X-Spam_bar: -
X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

  This message is in MIME format.  The first part should be readable text,
  while the remaining parts are likely unreadable without MIME-aware tools.

--3866299591-1223122299-1740997919=:88220
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8BIT

On Mon, 3 Mar 2025, Bernhard Beschow wrote:
> Am 1. März 2025 16:02:05 UTC schrieb BALATON Zoltan <balaton@eik.bme.hu>:
>> On Mon, 10 Feb 2025, BALATON Zoltan wrote:
>>> The interrupt enable registers are not reset to 0 on Freescale eSDHC
>>> but some bits are enabled on reset. At least some U-Boot versions seem
>>> to expect this and not initialise these registers before expecting
>>> interrupts. Use existing vendor property for Freescale eSDHC and set
>>> the reset value of the interrupt registers to match Freescale
>>> documentation.
>>
>> Ping?
>>
>>> Signed-off-by: BALATON Zoltan <balaton@eik.bme.hu>
>>> ---
>>> v2: Restrict to e500. Adding a reset method in a subclass does not
>>> work because the common reset function is called directly on register
>>> write from the guest but there's already provision for vendor specific
>>> behaviour which can be used to restrict this to Freescale SoCs.
>>>
>>> hw/ppc/e500.c         | 1 +
>>> hw/sd/sdhci.c         | 4 ++++
>>> include/hw/sd/sdhci.h | 1 +
>>> 3 files changed, 6 insertions(+)
>>>
>>> diff --git a/hw/ppc/e500.c b/hw/ppc/e500.c
>>> index 26933e0457..560eb42a12 100644
>>> --- a/hw/ppc/e500.c
>>> +++ b/hw/ppc/e500.c
>>> @@ -1044,6 +1044,7 @@ void ppce500_init(MachineState *machine)
>>>         dev = qdev_new(TYPE_SYSBUS_SDHCI);
>>>         qdev_prop_set_uint8(dev, "sd-spec-version", 2);
>>>         qdev_prop_set_uint8(dev, "endianness", DEVICE_BIG_ENDIAN);
>>> +        qdev_prop_set_uint8(dev, "vendor", SDHCI_VENDOR_FSL);
>>>         s = SYS_BUS_DEVICE(dev);
>>>         sysbus_realize_and_unref(s, &error_fatal);
>>>         sysbus_connect_irq(s, 0, qdev_get_gpio_in(mpicdev, MPC85XX_ESDHC_IRQ));
>>> diff --git a/hw/sd/sdhci.c b/hw/sd/sdhci.c
>>> index 99dd4a4e95..afa3c6d448 100644
>>> --- a/hw/sd/sdhci.c
>>> +++ b/hw/sd/sdhci.c
>>> @@ -307,6 +307,10 @@ static void sdhci_reset(SDHCIState *s)
>>>     s->data_count = 0;
>>>     s->stopped_state = sdhc_not_stopped;
>>>     s->pending_insert_state = false;
>>> +    if (s->vendor == SDHCI_VENDOR_FSL) {
>>> +        s->norintstsen = 0x013f;
>>> +        s->errintstsen = 0x117f;
>>> +    }
>>> }
>>>
>>> static void sdhci_poweron_reset(DeviceState *dev)
>>> diff --git a/include/hw/sd/sdhci.h b/include/hw/sd/sdhci.h
>>> index 38c08e2859..f722d8eb1c 100644
>>> --- a/include/hw/sd/sdhci.h
>>> +++ b/include/hw/sd/sdhci.h
>>> @@ -110,6 +110,7 @@ typedef struct SDHCIState SDHCIState;
>>>
>>> #define SDHCI_VENDOR_NONE       0
>>> #define SDHCI_VENDOR_IMX        1
>>> +#define SDHCI_VENDOR_FSL        2
>
> From an i.MX point of view the sole "FSL" postfix seems confusing since 
> these SoCs are from the same vendor. What about "FSL_ESDHC"?

That's too long and not a vendor. How about FSL_IMX instead? But maybe 
it's not really a problem as IMX is already a separate define and other 
devices use the FSL prefix so maybe it's not that confusing to worth 
changing.

Regards,
BALATON Zoltan
--3866299591-1223122299-1740997919=:88220--

