
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F3)
	S6= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F4)
	S7= FU.OutID1=>A_EX.In                                      Premise(F5)
	S8= LIMMEXT.Out=>B_EX.In                                    Premise(F6)
	S9= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit               Premise(F7)
	S10= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F8)
	S11= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F9)
	S12= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F10)
	S13= FU.Bub_ID=>CU_ID.Bub                                   Premise(F11)
	S14= FU.Halt_ID=>CU_ID.Halt                                 Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S16= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S17= FU.Bub_IF=>CU_IF.Bub                                   Premise(F15)
	S18= FU.Halt_IF=>CU_IF.Halt                                 Premise(F16)
	S19= ICache.Hit=>CU_IF.ICacheHit                            Premise(F17)
	S20= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F18)
	S21= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F19)
	S22= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F21)
	S24= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F25)
	S28= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F26)
	S29= ICache.Hit=>FU.ICacheHit                               Premise(F27)
	S30= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F28)
	S31= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F29)
	S32= IR_ID.Out=>FU.IR_ID                                    Premise(F30)
	S33= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F31)
	S34= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F32)
	S35= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F33)
	S36= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F34)
	S37= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F35)
	S38= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F36)
	S39= GPR.Rdata1=>FU.InID1                                   Premise(F37)
	S40= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F38)
	S41= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F39)
	S42= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F40)
	S43= IR_ID.Out25_21=>GPR.RReg1                              Premise(F41)
	S44= IR_WB.Out20_16=>GPR.WReg                               Premise(F42)
	S45= IMMU.Addr=>IAddrReg.In                                 Premise(F43)
	S46= PC.Out=>ICache.IEA                                     Premise(F44)
	S47= ICache.IEA=addr                                        Path(S4,S46)
	S48= ICache.Hit=ICacheHit(addr)                             ICache-Search(S47)
	S49= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S48,S19)
	S50= FU.ICacheHit=ICacheHit(addr)                           Path(S48,S29)
	S51= PC.Out=>ICache.IEA                                     Premise(F45)
	S52= IMem.MEM8WordOut=>ICache.WData                         Premise(F46)
	S53= ICache.Out=>ICacheReg.In                               Premise(F47)
	S54= PC.Out=>IMMU.IEA                                       Premise(F48)
	S55= IMMU.IEA=addr                                          Path(S4,S54)
	S56= CP0.ASID=>IMMU.PID                                     Premise(F49)
	S57= IMMU.PID=pid                                           Path(S3,S56)
	S58= IMMU.Addr={pid,addr}                                   IMMU-Search(S57,S55)
	S59= IAddrReg.In={pid,addr}                                 Path(S58,S45)
	S60= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S57,S55)
	S61= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S60,S20)
	S62= IAddrReg.Out=>IMem.RAddr                               Premise(F50)
	S63= ICacheReg.Out=>IRMux.CacheData                         Premise(F51)
	S64= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F52)
	S65= IMem.Out=>IRMux.MemData                                Premise(F53)
	S66= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F54)
	S67= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F55)
	S68= IR_ID.Out=>IR_EX.In                                    Premise(F56)
	S69= ICache.Out=>IR_ID.In                                   Premise(F57)
	S70= IRMux.Out=>IR_ID.In                                    Premise(F58)
	S71= ICache.Out=>IR_IMMU.In                                 Premise(F59)
	S72= IR_DMMU2.Out=>IR_WB.In                                 Premise(F60)
	S73= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F61)
	S74= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F62)
	S75= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F63)
	S76= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F64)
	S77= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F65)
	S78= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F66)
	S79= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F67)
	S80= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F68)
	S81= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F69)
	S82= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F70)
	S83= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F71)
	S84= IR_EX.Out31_26=>CU_EX.Op                               Premise(F72)
	S85= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F73)
	S86= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F74)
	S87= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F75)
	S88= IR_ID.Out31_26=>CU_ID.Op                               Premise(F76)
	S89= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F77)
	S90= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F78)
	S91= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F79)
	S92= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F80)
	S93= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F81)
	S94= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F82)
	S95= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F83)
	S96= IR_WB.Out31_26=>CU_WB.Op                               Premise(F84)
	S97= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F85)
	S98= CtrlA_EX=0                                             Premise(F86)
	S99= CtrlB_EX=0                                             Premise(F87)
	S100= CtrlALUOut_MEM=0                                      Premise(F88)
	S101= CtrlALUOut_DMMU1=0                                    Premise(F89)
	S102= CtrlALUOut_DMMU2=0                                    Premise(F90)
	S103= CtrlALUOut_WB=0                                       Premise(F91)
	S104= CtrlA_MEM=0                                           Premise(F92)
	S105= CtrlA_WB=0                                            Premise(F93)
	S106= CtrlB_MEM=0                                           Premise(F94)
	S107= CtrlB_WB=0                                            Premise(F95)
	S108= CtrlICache=0                                          Premise(F96)
	S109= CtrlIMMU=0                                            Premise(F97)
	S110= CtrlIR_DMMU1=0                                        Premise(F98)
	S111= CtrlIR_DMMU2=0                                        Premise(F99)
	S112= CtrlIR_EX=0                                           Premise(F100)
	S113= CtrlIR_ID=0                                           Premise(F101)
	S114= CtrlIR_IMMU=1                                         Premise(F102)
	S115= CtrlIR_MEM=0                                          Premise(F103)
	S116= CtrlIR_WB=0                                           Premise(F104)
	S117= CtrlGPR=0                                             Premise(F105)
	S118= CtrlIAddrReg=1                                        Premise(F106)
	S119= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S59,S118)
	S120= CtrlPC=0                                              Premise(F107)
	S121= CtrlPCInc=0                                           Premise(F108)
	S122= PC[Out]=addr                                          PC-Hold(S1,S120,S121)
	S123= CtrlIMem=0                                            Premise(F109)
	S124= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S123)
	S125= CtrlICacheReg=1                                       Premise(F110)
	S126= CtrlASIDIn=0                                          Premise(F111)
	S127= CtrlCP0=0                                             Premise(F112)
	S128= CP0[ASID]=pid                                         CP0-Hold(S0,S127)
	S129= CtrlEPCIn=0                                           Premise(F113)
	S130= CtrlExCodeIn=0                                        Premise(F114)
	S131= CtrlIRMux=0                                           Premise(F115)
	S132= GPR[rS]=a                                             Premise(F116)

IMMU	S133= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S119)
	S134= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S119)
	S135= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S119)
	S136= PC.Out=addr                                           PC-Out(S122)
	S137= CP0.ASID=pid                                          CP0-Read-ASID(S128)
	S138= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F117)
	S139= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F118)
	S140= FU.OutID1=>A_EX.In                                    Premise(F119)
	S141= LIMMEXT.Out=>B_EX.In                                  Premise(F120)
	S142= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F121)
	S143= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F122)
	S144= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F123)
	S145= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F124)
	S146= FU.Bub_ID=>CU_ID.Bub                                  Premise(F125)
	S147= FU.Halt_ID=>CU_ID.Halt                                Premise(F126)
	S148= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F127)
	S149= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F128)
	S150= FU.Bub_IF=>CU_IF.Bub                                  Premise(F129)
	S151= FU.Halt_IF=>CU_IF.Halt                                Premise(F130)
	S152= ICache.Hit=>CU_IF.ICacheHit                           Premise(F131)
	S153= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F132)
	S154= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F133)
	S155= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F134)
	S156= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F135)
	S157= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F136)
	S158= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F137)
	S159= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F138)
	S160= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F139)
	S161= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F140)
	S162= ICache.Hit=>FU.ICacheHit                              Premise(F141)
	S163= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F142)
	S164= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F143)
	S165= IR_ID.Out=>FU.IR_ID                                   Premise(F144)
	S166= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F145)
	S167= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F146)
	S168= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F147)
	S169= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F148)
	S170= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F149)
	S171= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F150)
	S172= GPR.Rdata1=>FU.InID1                                  Premise(F151)
	S173= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F152)
	S174= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F153)
	S175= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F154)
	S176= IR_ID.Out25_21=>GPR.RReg1                             Premise(F155)
	S177= IR_WB.Out20_16=>GPR.WReg                              Premise(F156)
	S178= IMMU.Addr=>IAddrReg.In                                Premise(F157)
	S179= PC.Out=>ICache.IEA                                    Premise(F158)
	S180= ICache.IEA=addr                                       Path(S136,S179)
	S181= ICache.Hit=ICacheHit(addr)                            ICache-Search(S180)
	S182= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S181,S152)
	S183= FU.ICacheHit=ICacheHit(addr)                          Path(S181,S162)
	S184= PC.Out=>ICache.IEA                                    Premise(F159)
	S185= IMem.MEM8WordOut=>ICache.WData                        Premise(F160)
	S186= ICache.Out=>ICacheReg.In                              Premise(F161)
	S187= PC.Out=>IMMU.IEA                                      Premise(F162)
	S188= IMMU.IEA=addr                                         Path(S136,S187)
	S189= CP0.ASID=>IMMU.PID                                    Premise(F163)
	S190= IMMU.PID=pid                                          Path(S137,S189)
	S191= IMMU.Addr={pid,addr}                                  IMMU-Search(S190,S188)
	S192= IAddrReg.In={pid,addr}                                Path(S191,S178)
	S193= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S190,S188)
	S194= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S193,S153)
	S195= IAddrReg.Out=>IMem.RAddr                              Premise(F164)
	S196= IMem.RAddr={pid,addr}                                 Path(S133,S195)
	S197= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S196,S124)
	S198= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S196,S124)
	S199= ICache.WData=IMemGet8Word({pid,addr})                 Path(S198,S185)
	S200= ICacheReg.Out=>IRMux.CacheData                        Premise(F165)
	S201= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F166)
	S202= IMem.Out=>IRMux.MemData                               Premise(F167)
	S203= IRMux.MemData={12,rS,rD,UIMM}                         Path(S197,S202)
	S204= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S203)
	S205= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F168)
	S206= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F169)
	S207= IR_ID.Out=>IR_EX.In                                   Premise(F170)
	S208= ICache.Out=>IR_ID.In                                  Premise(F171)
	S209= IRMux.Out=>IR_ID.In                                   Premise(F172)
	S210= IR_ID.In={12,rS,rD,UIMM}                              Path(S204,S209)
	S211= ICache.Out=>IR_IMMU.In                                Premise(F173)
	S212= IR_DMMU2.Out=>IR_WB.In                                Premise(F174)
	S213= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F175)
	S214= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F176)
	S215= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F177)
	S216= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F178)
	S217= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F179)
	S218= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F180)
	S219= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F181)
	S220= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F182)
	S221= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F183)
	S222= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F184)
	S223= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F185)
	S224= IR_EX.Out31_26=>CU_EX.Op                              Premise(F186)
	S225= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F187)
	S226= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F188)
	S227= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F189)
	S228= IR_ID.Out31_26=>CU_ID.Op                              Premise(F190)
	S229= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F191)
	S230= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F192)
	S231= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F193)
	S232= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F194)
	S233= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F195)
	S234= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F196)
	S235= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F197)
	S236= IR_WB.Out31_26=>CU_WB.Op                              Premise(F198)
	S237= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F199)
	S238= CtrlA_EX=0                                            Premise(F200)
	S239= CtrlB_EX=0                                            Premise(F201)
	S240= CtrlALUOut_MEM=0                                      Premise(F202)
	S241= CtrlALUOut_DMMU1=0                                    Premise(F203)
	S242= CtrlALUOut_DMMU2=0                                    Premise(F204)
	S243= CtrlALUOut_WB=0                                       Premise(F205)
	S244= CtrlA_MEM=0                                           Premise(F206)
	S245= CtrlA_WB=0                                            Premise(F207)
	S246= CtrlB_MEM=0                                           Premise(F208)
	S247= CtrlB_WB=0                                            Premise(F209)
	S248= CtrlICache=1                                          Premise(F210)
	S249= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S180,S199,S248)
	S250= CtrlIMMU=0                                            Premise(F211)
	S251= CtrlIR_DMMU1=0                                        Premise(F212)
	S252= CtrlIR_DMMU2=0                                        Premise(F213)
	S253= CtrlIR_EX=0                                           Premise(F214)
	S254= CtrlIR_ID=1                                           Premise(F215)
	S255= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S210,S254)
	S256= CtrlIR_IMMU=0                                         Premise(F216)
	S257= CtrlIR_MEM=0                                          Premise(F217)
	S258= CtrlIR_WB=0                                           Premise(F218)
	S259= CtrlGPR=0                                             Premise(F219)
	S260= GPR[rS]=a                                             GPR-Hold(S132,S259)
	S261= CtrlIAddrReg=0                                        Premise(F220)
	S262= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S119,S261)
	S263= CtrlPC=0                                              Premise(F221)
	S264= CtrlPCInc=1                                           Premise(F222)
	S265= PC[Out]=addr+4                                        PC-Inc(S122,S263,S264)
	S266= PC[CIA]=addr                                          PC-Inc(S122,S263,S264)
	S267= CtrlIMem=0                                            Premise(F223)
	S268= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S124,S267)
	S269= CtrlICacheReg=0                                       Premise(F224)
	S270= CtrlASIDIn=0                                          Premise(F225)
	S271= CtrlCP0=0                                             Premise(F226)
	S272= CP0[ASID]=pid                                         CP0-Hold(S128,S271)
	S273= CtrlEPCIn=0                                           Premise(F227)
	S274= CtrlExCodeIn=0                                        Premise(F228)
	S275= CtrlIRMux=0                                           Premise(F229)

ID	S276= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S255)
	S277= IR_ID.Out31_26=12                                     IR-Out(S255)
	S278= IR_ID.Out25_21=rS                                     IR-Out(S255)
	S279= IR_ID.Out20_16=rD                                     IR-Out(S255)
	S280= IR_ID.Out15_0=UIMM                                    IR-Out(S255)
	S281= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S262)
	S282= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S262)
	S283= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S262)
	S284= PC.Out=addr+4                                         PC-Out(S265)
	S285= PC.CIA=addr                                           PC-Out(S266)
	S286= PC.CIA31_28=addr[31:28]                               PC-Out(S266)
	S287= CP0.ASID=pid                                          CP0-Read-ASID(S272)
	S288= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F230)
	S289= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F231)
	S290= FU.OutID1=>A_EX.In                                    Premise(F232)
	S291= LIMMEXT.Out=>B_EX.In                                  Premise(F233)
	S292= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F234)
	S293= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F235)
	S294= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F236)
	S295= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F237)
	S296= FU.Bub_ID=>CU_ID.Bub                                  Premise(F238)
	S297= FU.Halt_ID=>CU_ID.Halt                                Premise(F239)
	S298= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F240)
	S299= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F241)
	S300= FU.Bub_IF=>CU_IF.Bub                                  Premise(F242)
	S301= FU.Halt_IF=>CU_IF.Halt                                Premise(F243)
	S302= ICache.Hit=>CU_IF.ICacheHit                           Premise(F244)
	S303= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F245)
	S304= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F246)
	S305= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F247)
	S306= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F248)
	S307= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F249)
	S308= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F250)
	S309= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F251)
	S310= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F252)
	S311= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F253)
	S312= ICache.Hit=>FU.ICacheHit                              Premise(F254)
	S313= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F255)
	S314= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F256)
	S315= IR_ID.Out=>FU.IR_ID                                   Premise(F257)
	S316= FU.IR_ID={12,rS,rD,UIMM}                              Path(S276,S315)
	S317= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F258)
	S318= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F259)
	S319= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F260)
	S320= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F261)
	S321= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F262)
	S322= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F263)
	S323= GPR.Rdata1=>FU.InID1                                  Premise(F264)
	S324= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F265)
	S325= FU.InID1_RReg=rS                                      Path(S278,S324)
	S326= FU.InID2_RReg=5'b00000                                Premise(F266)
	S327= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F267)
	S328= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F268)
	S329= IR_ID.Out25_21=>GPR.RReg1                             Premise(F269)
	S330= GPR.RReg1=rS                                          Path(S278,S329)
	S331= GPR.Rdata1=a                                          GPR-Read(S330,S260)
	S332= FU.InID1=a                                            Path(S331,S323)
	S333= FU.OutID1=FU(a)                                       FU-Forward(S332)
	S334= A_EX.In=FU(a)                                         Path(S333,S290)
	S335= IR_WB.Out20_16=>GPR.WReg                              Premise(F270)
	S336= IMMU.Addr=>IAddrReg.In                                Premise(F271)
	S337= PC.Out=>ICache.IEA                                    Premise(F272)
	S338= ICache.IEA=addr+4                                     Path(S284,S337)
	S339= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S338)
	S340= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S339,S302)
	S341= FU.ICacheHit=ICacheHit(addr+4)                        Path(S339,S312)
	S342= PC.Out=>ICache.IEA                                    Premise(F273)
	S343= IMem.MEM8WordOut=>ICache.WData                        Premise(F274)
	S344= ICache.Out=>ICacheReg.In                              Premise(F275)
	S345= PC.Out=>IMMU.IEA                                      Premise(F276)
	S346= IMMU.IEA=addr+4                                       Path(S284,S345)
	S347= CP0.ASID=>IMMU.PID                                    Premise(F277)
	S348= IMMU.PID=pid                                          Path(S287,S347)
	S349= IMMU.Addr={pid,addr+4}                                IMMU-Search(S348,S346)
	S350= IAddrReg.In={pid,addr+4}                              Path(S349,S336)
	S351= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S348,S346)
	S352= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S351,S303)
	S353= IAddrReg.Out=>IMem.RAddr                              Premise(F278)
	S354= IMem.RAddr={pid,addr}                                 Path(S281,S353)
	S355= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S354,S268)
	S356= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S354,S268)
	S357= ICache.WData=IMemGet8Word({pid,addr})                 Path(S356,S343)
	S358= ICacheReg.Out=>IRMux.CacheData                        Premise(F279)
	S359= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F280)
	S360= IMem.Out=>IRMux.MemData                               Premise(F281)
	S361= IRMux.MemData={12,rS,rD,UIMM}                         Path(S355,S360)
	S362= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S361)
	S363= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F282)
	S364= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F283)
	S365= IR_ID.Out=>IR_EX.In                                   Premise(F284)
	S366= IR_EX.In={12,rS,rD,UIMM}                              Path(S276,S365)
	S367= ICache.Out=>IR_ID.In                                  Premise(F285)
	S368= IRMux.Out=>IR_ID.In                                   Premise(F286)
	S369= IR_ID.In={12,rS,rD,UIMM}                              Path(S362,S368)
	S370= ICache.Out=>IR_IMMU.In                                Premise(F287)
	S371= IR_DMMU2.Out=>IR_WB.In                                Premise(F288)
	S372= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F289)
	S373= LIMMEXT.In=UIMM                                       Path(S280,S372)
	S374= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S373)
	S375= B_EX.In={16{0},UIMM}                                  Path(S374,S291)
	S376= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F290)
	S377= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F291)
	S378= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F292)
	S379= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F293)
	S380= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F294)
	S381= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F295)
	S382= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F296)
	S383= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F297)
	S384= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F298)
	S385= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F299)
	S386= IR_EX.Out31_26=>CU_EX.Op                              Premise(F300)
	S387= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F301)
	S388= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F302)
	S389= CU_ID.IRFunc1=rD                                      Path(S279,S388)
	S390= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F303)
	S391= CU_ID.IRFunc2=rS                                      Path(S278,S390)
	S392= IR_ID.Out31_26=>CU_ID.Op                              Premise(F304)
	S393= CU_ID.Op=12                                           Path(S277,S392)
	S394= CU_ID.Func=alu_add                                    CU_ID(S393)
	S395= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F305)
	S396= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F306)
	S397= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F307)
	S398= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F308)
	S399= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F309)
	S400= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F310)
	S401= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F311)
	S402= IR_WB.Out31_26=>CU_WB.Op                              Premise(F312)
	S403= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F313)
	S404= CtrlA_EX=1                                            Premise(F314)
	S405= [A_EX]=FU(a)                                          A_EX-Write(S334,S404)
	S406= CtrlB_EX=1                                            Premise(F315)
	S407= [B_EX]={16{0},UIMM}                                   B_EX-Write(S375,S406)
	S408= CtrlALUOut_MEM=0                                      Premise(F316)
	S409= CtrlALUOut_DMMU1=0                                    Premise(F317)
	S410= CtrlALUOut_DMMU2=0                                    Premise(F318)
	S411= CtrlALUOut_WB=0                                       Premise(F319)
	S412= CtrlA_MEM=0                                           Premise(F320)
	S413= CtrlA_WB=0                                            Premise(F321)
	S414= CtrlB_MEM=0                                           Premise(F322)
	S415= CtrlB_WB=0                                            Premise(F323)
	S416= CtrlICache=0                                          Premise(F324)
	S417= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S249,S416)
	S418= CtrlIMMU=0                                            Premise(F325)
	S419= CtrlIR_DMMU1=0                                        Premise(F326)
	S420= CtrlIR_DMMU2=0                                        Premise(F327)
	S421= CtrlIR_EX=1                                           Premise(F328)
	S422= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S366,S421)
	S423= CtrlIR_ID=0                                           Premise(F329)
	S424= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S255,S423)
	S425= CtrlIR_IMMU=0                                         Premise(F330)
	S426= CtrlIR_MEM=0                                          Premise(F331)
	S427= CtrlIR_WB=0                                           Premise(F332)
	S428= CtrlGPR=0                                             Premise(F333)
	S429= GPR[rS]=a                                             GPR-Hold(S260,S428)
	S430= CtrlIAddrReg=0                                        Premise(F334)
	S431= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S262,S430)
	S432= CtrlPC=0                                              Premise(F335)
	S433= CtrlPCInc=0                                           Premise(F336)
	S434= PC[CIA]=addr                                          PC-Hold(S266,S433)
	S435= PC[Out]=addr+4                                        PC-Hold(S265,S432,S433)
	S436= CtrlIMem=0                                            Premise(F337)
	S437= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S268,S436)
	S438= CtrlICacheReg=0                                       Premise(F338)
	S439= CtrlASIDIn=0                                          Premise(F339)
	S440= CtrlCP0=0                                             Premise(F340)
	S441= CP0[ASID]=pid                                         CP0-Hold(S272,S440)
	S442= CtrlEPCIn=0                                           Premise(F341)
	S443= CtrlExCodeIn=0                                        Premise(F342)
	S444= CtrlIRMux=0                                           Premise(F343)

EX	S445= A_EX.Out=FU(a)                                        A_EX-Out(S405)
	S446= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S405)
	S447= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S405)
	S448= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S407)
	S449= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S407)
	S450= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S407)
	S451= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S422)
	S452= IR_EX.Out31_26=12                                     IR_EX-Out(S422)
	S453= IR_EX.Out25_21=rS                                     IR_EX-Out(S422)
	S454= IR_EX.Out20_16=rD                                     IR_EX-Out(S422)
	S455= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S422)
	S456= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S424)
	S457= IR_ID.Out31_26=12                                     IR-Out(S424)
	S458= IR_ID.Out25_21=rS                                     IR-Out(S424)
	S459= IR_ID.Out20_16=rD                                     IR-Out(S424)
	S460= IR_ID.Out15_0=UIMM                                    IR-Out(S424)
	S461= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S431)
	S462= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S431)
	S463= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S431)
	S464= PC.CIA=addr                                           PC-Out(S434)
	S465= PC.CIA31_28=addr[31:28]                               PC-Out(S434)
	S466= PC.Out=addr+4                                         PC-Out(S435)
	S467= CP0.ASID=pid                                          CP0-Read-ASID(S441)
	S468= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F344)
	S469= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F345)
	S470= FU.OutID1=>A_EX.In                                    Premise(F346)
	S471= LIMMEXT.Out=>B_EX.In                                  Premise(F347)
	S472= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F348)
	S473= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F349)
	S474= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F350)
	S475= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F351)
	S476= FU.Bub_ID=>CU_ID.Bub                                  Premise(F352)
	S477= FU.Halt_ID=>CU_ID.Halt                                Premise(F353)
	S478= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F354)
	S479= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F355)
	S480= FU.Bub_IF=>CU_IF.Bub                                  Premise(F356)
	S481= FU.Halt_IF=>CU_IF.Halt                                Premise(F357)
	S482= ICache.Hit=>CU_IF.ICacheHit                           Premise(F358)
	S483= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F359)
	S484= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F360)
	S485= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F361)
	S486= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F362)
	S487= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F363)
	S488= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F364)
	S489= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F365)
	S490= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F366)
	S491= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F367)
	S492= ICache.Hit=>FU.ICacheHit                              Premise(F368)
	S493= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F369)
	S494= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F370)
	S495= IR_ID.Out=>FU.IR_ID                                   Premise(F371)
	S496= FU.IR_ID={12,rS,rD,UIMM}                              Path(S456,S495)
	S497= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F372)
	S498= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F373)
	S499= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F374)
	S500= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F375)
	S501= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F376)
	S502= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F377)
	S503= FU.InEX_WReg=rD                                       Path(S454,S502)
	S504= GPR.Rdata1=>FU.InID1                                  Premise(F378)
	S505= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F379)
	S506= FU.InID1_RReg=rS                                      Path(S458,S505)
	S507= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F380)
	S508= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F381)
	S509= IR_ID.Out25_21=>GPR.RReg1                             Premise(F382)
	S510= GPR.RReg1=rS                                          Path(S458,S509)
	S511= GPR.Rdata1=a                                          GPR-Read(S510,S429)
	S512= FU.InID1=a                                            Path(S511,S504)
	S513= FU.OutID1=FU(a)                                       FU-Forward(S512)
	S514= A_EX.In=FU(a)                                         Path(S513,S470)
	S515= IR_WB.Out20_16=>GPR.WReg                              Premise(F383)
	S516= IMMU.Addr=>IAddrReg.In                                Premise(F384)
	S517= PC.Out=>ICache.IEA                                    Premise(F385)
	S518= ICache.IEA=addr+4                                     Path(S466,S517)
	S519= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S518)
	S520= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S519,S482)
	S521= FU.ICacheHit=ICacheHit(addr+4)                        Path(S519,S492)
	S522= PC.Out=>ICache.IEA                                    Premise(F386)
	S523= IMem.MEM8WordOut=>ICache.WData                        Premise(F387)
	S524= ICache.Out=>ICacheReg.In                              Premise(F388)
	S525= PC.Out=>IMMU.IEA                                      Premise(F389)
	S526= IMMU.IEA=addr+4                                       Path(S466,S525)
	S527= CP0.ASID=>IMMU.PID                                    Premise(F390)
	S528= IMMU.PID=pid                                          Path(S467,S527)
	S529= IMMU.Addr={pid,addr+4}                                IMMU-Search(S528,S526)
	S530= IAddrReg.In={pid,addr+4}                              Path(S529,S516)
	S531= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S528,S526)
	S532= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S531,S483)
	S533= IAddrReg.Out=>IMem.RAddr                              Premise(F391)
	S534= IMem.RAddr={pid,addr}                                 Path(S461,S533)
	S535= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S534,S437)
	S536= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S534,S437)
	S537= ICache.WData=IMemGet8Word({pid,addr})                 Path(S536,S523)
	S538= ICacheReg.Out=>IRMux.CacheData                        Premise(F392)
	S539= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F393)
	S540= IMem.Out=>IRMux.MemData                               Premise(F394)
	S541= IRMux.MemData={12,rS,rD,UIMM}                         Path(S535,S540)
	S542= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S541)
	S543= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F395)
	S544= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F396)
	S545= IR_ID.Out=>IR_EX.In                                   Premise(F397)
	S546= IR_EX.In={12,rS,rD,UIMM}                              Path(S456,S545)
	S547= ICache.Out=>IR_ID.In                                  Premise(F398)
	S548= IRMux.Out=>IR_ID.In                                   Premise(F399)
	S549= IR_ID.In={12,rS,rD,UIMM}                              Path(S542,S548)
	S550= ICache.Out=>IR_IMMU.In                                Premise(F400)
	S551= IR_DMMU2.Out=>IR_WB.In                                Premise(F401)
	S552= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F402)
	S553= LIMMEXT.In=UIMM                                       Path(S460,S552)
	S554= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S553)
	S555= B_EX.In={16{0},UIMM}                                  Path(S554,S471)
	S556= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F403)
	S557= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F404)
	S558= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F405)
	S559= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F406)
	S560= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F407)
	S561= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F408)
	S562= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F409)
	S563= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F410)
	S564= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F411)
	S565= CU_EX.IRFunc1=rD                                      Path(S454,S564)
	S566= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F412)
	S567= CU_EX.IRFunc2=rS                                      Path(S453,S566)
	S568= IR_EX.Out31_26=>CU_EX.Op                              Premise(F413)
	S569= CU_EX.Op=12                                           Path(S452,S568)
	S570= CU_EX.Func=alu_add                                    CU_EX(S569)
	S571= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F414)
	S572= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F415)
	S573= CU_ID.IRFunc1=rD                                      Path(S459,S572)
	S574= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F416)
	S575= CU_ID.IRFunc2=rS                                      Path(S458,S574)
	S576= IR_ID.Out31_26=>CU_ID.Op                              Premise(F417)
	S577= CU_ID.Op=12                                           Path(S457,S576)
	S578= CU_ID.Func=alu_add                                    CU_ID(S577)
	S579= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F418)
	S580= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F419)
	S581= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F420)
	S582= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F421)
	S583= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F422)
	S584= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F423)
	S585= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F424)
	S586= IR_WB.Out31_26=>CU_WB.Op                              Premise(F425)
	S587= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F426)
	S588= CtrlA_EX=0                                            Premise(F427)
	S589= [A_EX]=FU(a)                                          A_EX-Hold(S405,S588)
	S590= CtrlB_EX=0                                            Premise(F428)
	S591= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S407,S590)
	S592= CtrlALUOut_MEM=1                                      Premise(F429)
	S593= CtrlALUOut_DMMU1=0                                    Premise(F430)
	S594= CtrlALUOut_DMMU2=0                                    Premise(F431)
	S595= CtrlALUOut_WB=0                                       Premise(F432)
	S596= CtrlA_MEM=0                                           Premise(F433)
	S597= CtrlA_WB=0                                            Premise(F434)
	S598= CtrlB_MEM=0                                           Premise(F435)
	S599= CtrlB_WB=0                                            Premise(F436)
	S600= CtrlICache=0                                          Premise(F437)
	S601= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S417,S600)
	S602= CtrlIMMU=0                                            Premise(F438)
	S603= CtrlIR_DMMU1=0                                        Premise(F439)
	S604= CtrlIR_DMMU2=0                                        Premise(F440)
	S605= CtrlIR_EX=0                                           Premise(F441)
	S606= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S422,S605)
	S607= CtrlIR_ID=0                                           Premise(F442)
	S608= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S424,S607)
	S609= CtrlIR_IMMU=0                                         Premise(F443)
	S610= CtrlIR_MEM=1                                          Premise(F444)
	S611= CtrlIR_WB=0                                           Premise(F445)
	S612= CtrlGPR=0                                             Premise(F446)
	S613= GPR[rS]=a                                             GPR-Hold(S429,S612)
	S614= CtrlIAddrReg=0                                        Premise(F447)
	S615= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S431,S614)
	S616= CtrlPC=0                                              Premise(F448)
	S617= CtrlPCInc=0                                           Premise(F449)
	S618= PC[CIA]=addr                                          PC-Hold(S434,S617)
	S619= PC[Out]=addr+4                                        PC-Hold(S435,S616,S617)
	S620= CtrlIMem=0                                            Premise(F450)
	S621= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S437,S620)
	S622= CtrlICacheReg=0                                       Premise(F451)
	S623= CtrlASIDIn=0                                          Premise(F452)
	S624= CtrlCP0=0                                             Premise(F453)
	S625= CP0[ASID]=pid                                         CP0-Hold(S441,S624)
	S626= CtrlEPCIn=0                                           Premise(F454)
	S627= CtrlExCodeIn=0                                        Premise(F455)
	S628= CtrlIRMux=0                                           Premise(F456)

MEM	S629= A_EX.Out=FU(a)                                        A_EX-Out(S589)
	S630= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S589)
	S631= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S589)
	S632= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S591)
	S633= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S591)
	S634= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S591)
	S635= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S606)
	S636= IR_EX.Out31_26=12                                     IR_EX-Out(S606)
	S637= IR_EX.Out25_21=rS                                     IR_EX-Out(S606)
	S638= IR_EX.Out20_16=rD                                     IR_EX-Out(S606)
	S639= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S606)
	S640= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S608)
	S641= IR_ID.Out31_26=12                                     IR-Out(S608)
	S642= IR_ID.Out25_21=rS                                     IR-Out(S608)
	S643= IR_ID.Out20_16=rD                                     IR-Out(S608)
	S644= IR_ID.Out15_0=UIMM                                    IR-Out(S608)
	S645= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S615)
	S646= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S615)
	S647= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S615)
	S648= PC.CIA=addr                                           PC-Out(S618)
	S649= PC.CIA31_28=addr[31:28]                               PC-Out(S618)
	S650= PC.Out=addr+4                                         PC-Out(S619)
	S651= CP0.ASID=pid                                          CP0-Read-ASID(S625)
	S652= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F457)
	S653= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F458)
	S654= FU.OutID1=>A_EX.In                                    Premise(F459)
	S655= LIMMEXT.Out=>B_EX.In                                  Premise(F460)
	S656= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F461)
	S657= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F462)
	S658= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F463)
	S659= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F464)
	S660= FU.Bub_ID=>CU_ID.Bub                                  Premise(F465)
	S661= FU.Halt_ID=>CU_ID.Halt                                Premise(F466)
	S662= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F467)
	S663= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F468)
	S664= FU.Bub_IF=>CU_IF.Bub                                  Premise(F469)
	S665= FU.Halt_IF=>CU_IF.Halt                                Premise(F470)
	S666= ICache.Hit=>CU_IF.ICacheHit                           Premise(F471)
	S667= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F472)
	S668= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F473)
	S669= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F474)
	S670= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F475)
	S671= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F476)
	S672= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F477)
	S673= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F478)
	S674= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F479)
	S675= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F480)
	S676= ICache.Hit=>FU.ICacheHit                              Premise(F481)
	S677= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F482)
	S678= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F483)
	S679= IR_ID.Out=>FU.IR_ID                                   Premise(F484)
	S680= FU.IR_ID={12,rS,rD,UIMM}                              Path(S640,S679)
	S681= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F485)
	S682= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F486)
	S683= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F487)
	S684= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F488)
	S685= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F489)
	S686= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F490)
	S687= FU.InEX_WReg=rD                                       Path(S638,S686)
	S688= GPR.Rdata1=>FU.InID1                                  Premise(F491)
	S689= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F492)
	S690= FU.InID1_RReg=rS                                      Path(S642,S689)
	S691= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F493)
	S692= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F494)
	S693= IR_ID.Out25_21=>GPR.RReg1                             Premise(F495)
	S694= GPR.RReg1=rS                                          Path(S642,S693)
	S695= GPR.Rdata1=a                                          GPR-Read(S694,S613)
	S696= FU.InID1=a                                            Path(S695,S688)
	S697= FU.OutID1=FU(a)                                       FU-Forward(S696)
	S698= A_EX.In=FU(a)                                         Path(S697,S654)
	S699= IR_WB.Out20_16=>GPR.WReg                              Premise(F496)
	S700= IMMU.Addr=>IAddrReg.In                                Premise(F497)
	S701= PC.Out=>ICache.IEA                                    Premise(F498)
	S702= ICache.IEA=addr+4                                     Path(S650,S701)
	S703= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S702)
	S704= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S703,S666)
	S705= FU.ICacheHit=ICacheHit(addr+4)                        Path(S703,S676)
	S706= PC.Out=>ICache.IEA                                    Premise(F499)
	S707= IMem.MEM8WordOut=>ICache.WData                        Premise(F500)
	S708= ICache.Out=>ICacheReg.In                              Premise(F501)
	S709= PC.Out=>IMMU.IEA                                      Premise(F502)
	S710= IMMU.IEA=addr+4                                       Path(S650,S709)
	S711= CP0.ASID=>IMMU.PID                                    Premise(F503)
	S712= IMMU.PID=pid                                          Path(S651,S711)
	S713= IMMU.Addr={pid,addr+4}                                IMMU-Search(S712,S710)
	S714= IAddrReg.In={pid,addr+4}                              Path(S713,S700)
	S715= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S712,S710)
	S716= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S715,S667)
	S717= IAddrReg.Out=>IMem.RAddr                              Premise(F504)
	S718= IMem.RAddr={pid,addr}                                 Path(S645,S717)
	S719= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S718,S621)
	S720= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S718,S621)
	S721= ICache.WData=IMemGet8Word({pid,addr})                 Path(S720,S707)
	S722= ICacheReg.Out=>IRMux.CacheData                        Premise(F505)
	S723= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F506)
	S724= IMem.Out=>IRMux.MemData                               Premise(F507)
	S725= IRMux.MemData={12,rS,rD,UIMM}                         Path(S719,S724)
	S726= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S725)
	S727= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F508)
	S728= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F509)
	S729= IR_ID.Out=>IR_EX.In                                   Premise(F510)
	S730= IR_EX.In={12,rS,rD,UIMM}                              Path(S640,S729)
	S731= ICache.Out=>IR_ID.In                                  Premise(F511)
	S732= IRMux.Out=>IR_ID.In                                   Premise(F512)
	S733= IR_ID.In={12,rS,rD,UIMM}                              Path(S726,S732)
	S734= ICache.Out=>IR_IMMU.In                                Premise(F513)
	S735= IR_DMMU2.Out=>IR_WB.In                                Premise(F514)
	S736= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F515)
	S737= LIMMEXT.In=UIMM                                       Path(S644,S736)
	S738= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S737)
	S739= B_EX.In={16{0},UIMM}                                  Path(S738,S655)
	S740= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F516)
	S741= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F517)
	S742= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F518)
	S743= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F519)
	S744= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F520)
	S745= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F521)
	S746= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F522)
	S747= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F523)
	S748= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F524)
	S749= CU_EX.IRFunc1=rD                                      Path(S638,S748)
	S750= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F525)
	S751= CU_EX.IRFunc2=rS                                      Path(S637,S750)
	S752= IR_EX.Out31_26=>CU_EX.Op                              Premise(F526)
	S753= CU_EX.Op=12                                           Path(S636,S752)
	S754= CU_EX.Func=alu_add                                    CU_EX(S753)
	S755= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F527)
	S756= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F528)
	S757= CU_ID.IRFunc1=rD                                      Path(S643,S756)
	S758= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F529)
	S759= CU_ID.IRFunc2=rS                                      Path(S642,S758)
	S760= IR_ID.Out31_26=>CU_ID.Op                              Premise(F530)
	S761= CU_ID.Op=12                                           Path(S641,S760)
	S762= CU_ID.Func=alu_add                                    CU_ID(S761)
	S763= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F531)
	S764= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F532)
	S765= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F533)
	S766= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F534)
	S767= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F535)
	S768= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F536)
	S769= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F537)
	S770= IR_WB.Out31_26=>CU_WB.Op                              Premise(F538)
	S771= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F539)
	S772= CtrlA_EX=0                                            Premise(F540)
	S773= [A_EX]=FU(a)                                          A_EX-Hold(S589,S772)
	S774= CtrlB_EX=0                                            Premise(F541)
	S775= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S591,S774)
	S776= CtrlALUOut_MEM=0                                      Premise(F542)
	S777= CtrlALUOut_DMMU1=1                                    Premise(F543)
	S778= CtrlALUOut_DMMU2=0                                    Premise(F544)
	S779= CtrlALUOut_WB=1                                       Premise(F545)
	S780= CtrlA_MEM=0                                           Premise(F546)
	S781= CtrlA_WB=1                                            Premise(F547)
	S782= CtrlB_MEM=0                                           Premise(F548)
	S783= CtrlB_WB=1                                            Premise(F549)
	S784= CtrlICache=0                                          Premise(F550)
	S785= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S601,S784)
	S786= CtrlIMMU=0                                            Premise(F551)
	S787= CtrlIR_DMMU1=1                                        Premise(F552)
	S788= CtrlIR_DMMU2=0                                        Premise(F553)
	S789= CtrlIR_EX=0                                           Premise(F554)
	S790= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S606,S789)
	S791= CtrlIR_ID=0                                           Premise(F555)
	S792= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S608,S791)
	S793= CtrlIR_IMMU=0                                         Premise(F556)
	S794= CtrlIR_MEM=0                                          Premise(F557)
	S795= CtrlIR_WB=1                                           Premise(F558)
	S796= CtrlGPR=0                                             Premise(F559)
	S797= GPR[rS]=a                                             GPR-Hold(S613,S796)
	S798= CtrlIAddrReg=0                                        Premise(F560)
	S799= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S615,S798)
	S800= CtrlPC=0                                              Premise(F561)
	S801= CtrlPCInc=0                                           Premise(F562)
	S802= PC[CIA]=addr                                          PC-Hold(S618,S801)
	S803= PC[Out]=addr+4                                        PC-Hold(S619,S800,S801)
	S804= CtrlIMem=0                                            Premise(F563)
	S805= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S621,S804)
	S806= CtrlICacheReg=0                                       Premise(F564)
	S807= CtrlASIDIn=0                                          Premise(F565)
	S808= CtrlCP0=0                                             Premise(F566)
	S809= CP0[ASID]=pid                                         CP0-Hold(S625,S808)
	S810= CtrlEPCIn=0                                           Premise(F567)
	S811= CtrlExCodeIn=0                                        Premise(F568)
	S812= CtrlIRMux=0                                           Premise(F569)

WB	S813= A_EX.Out=FU(a)                                        A_EX-Out(S773)
	S814= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S773)
	S815= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S773)
	S816= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S775)
	S817= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S775)
	S818= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S775)
	S819= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S790)
	S820= IR_EX.Out31_26=12                                     IR_EX-Out(S790)
	S821= IR_EX.Out25_21=rS                                     IR_EX-Out(S790)
	S822= IR_EX.Out20_16=rD                                     IR_EX-Out(S790)
	S823= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S790)
	S824= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S792)
	S825= IR_ID.Out31_26=12                                     IR-Out(S792)
	S826= IR_ID.Out25_21=rS                                     IR-Out(S792)
	S827= IR_ID.Out20_16=rD                                     IR-Out(S792)
	S828= IR_ID.Out15_0=UIMM                                    IR-Out(S792)
	S829= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S799)
	S830= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S799)
	S831= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S799)
	S832= PC.CIA=addr                                           PC-Out(S802)
	S833= PC.CIA31_28=addr[31:28]                               PC-Out(S802)
	S834= PC.Out=addr+4                                         PC-Out(S803)
	S835= CP0.ASID=pid                                          CP0-Read-ASID(S809)
	S836= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F796)
	S837= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F797)
	S838= FU.OutID1=>A_EX.In                                    Premise(F798)
	S839= LIMMEXT.Out=>B_EX.In                                  Premise(F799)
	S840= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F800)
	S841= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F801)
	S842= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F802)
	S843= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F803)
	S844= FU.Bub_ID=>CU_ID.Bub                                  Premise(F804)
	S845= FU.Halt_ID=>CU_ID.Halt                                Premise(F805)
	S846= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F806)
	S847= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F807)
	S848= FU.Bub_IF=>CU_IF.Bub                                  Premise(F808)
	S849= FU.Halt_IF=>CU_IF.Halt                                Premise(F809)
	S850= ICache.Hit=>CU_IF.ICacheHit                           Premise(F810)
	S851= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F811)
	S852= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F812)
	S853= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F813)
	S854= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F814)
	S855= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F815)
	S856= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F816)
	S857= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F817)
	S858= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F818)
	S859= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F819)
	S860= ICache.Hit=>FU.ICacheHit                              Premise(F820)
	S861= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F821)
	S862= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F822)
	S863= IR_ID.Out=>FU.IR_ID                                   Premise(F823)
	S864= FU.IR_ID={12,rS,rD,UIMM}                              Path(S824,S863)
	S865= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F824)
	S866= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F825)
	S867= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F826)
	S868= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F827)
	S869= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F828)
	S870= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F829)
	S871= FU.InEX_WReg=rD                                       Path(S822,S870)
	S872= GPR.Rdata1=>FU.InID1                                  Premise(F830)
	S873= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F831)
	S874= FU.InID1_RReg=rS                                      Path(S826,S873)
	S875= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F832)
	S876= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F833)
	S877= IR_ID.Out25_21=>GPR.RReg1                             Premise(F834)
	S878= GPR.RReg1=rS                                          Path(S826,S877)
	S879= GPR.Rdata1=a                                          GPR-Read(S878,S797)
	S880= FU.InID1=a                                            Path(S879,S872)
	S881= FU.OutID1=FU(a)                                       FU-Forward(S880)
	S882= A_EX.In=FU(a)                                         Path(S881,S838)
	S883= IR_WB.Out20_16=>GPR.WReg                              Premise(F835)
	S884= IMMU.Addr=>IAddrReg.In                                Premise(F836)
	S885= PC.Out=>ICache.IEA                                    Premise(F837)
	S886= ICache.IEA=addr+4                                     Path(S834,S885)
	S887= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S886)
	S888= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S887,S850)
	S889= FU.ICacheHit=ICacheHit(addr+4)                        Path(S887,S860)
	S890= PC.Out=>ICache.IEA                                    Premise(F838)
	S891= IMem.MEM8WordOut=>ICache.WData                        Premise(F839)
	S892= ICache.Out=>ICacheReg.In                              Premise(F840)
	S893= PC.Out=>IMMU.IEA                                      Premise(F841)
	S894= IMMU.IEA=addr+4                                       Path(S834,S893)
	S895= CP0.ASID=>IMMU.PID                                    Premise(F842)
	S896= IMMU.PID=pid                                          Path(S835,S895)
	S897= IMMU.Addr={pid,addr+4}                                IMMU-Search(S896,S894)
	S898= IAddrReg.In={pid,addr+4}                              Path(S897,S884)
	S899= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S896,S894)
	S900= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S899,S851)
	S901= IAddrReg.Out=>IMem.RAddr                              Premise(F843)
	S902= IMem.RAddr={pid,addr}                                 Path(S829,S901)
	S903= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S902,S805)
	S904= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S902,S805)
	S905= ICache.WData=IMemGet8Word({pid,addr})                 Path(S904,S891)
	S906= ICacheReg.Out=>IRMux.CacheData                        Premise(F844)
	S907= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F845)
	S908= IMem.Out=>IRMux.MemData                               Premise(F846)
	S909= IRMux.MemData={12,rS,rD,UIMM}                         Path(S903,S908)
	S910= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S909)
	S911= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F847)
	S912= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F848)
	S913= IR_ID.Out=>IR_EX.In                                   Premise(F849)
	S914= IR_EX.In={12,rS,rD,UIMM}                              Path(S824,S913)
	S915= ICache.Out=>IR_ID.In                                  Premise(F850)
	S916= IRMux.Out=>IR_ID.In                                   Premise(F851)
	S917= IR_ID.In={12,rS,rD,UIMM}                              Path(S910,S916)
	S918= ICache.Out=>IR_IMMU.In                                Premise(F852)
	S919= IR_DMMU2.Out=>IR_WB.In                                Premise(F853)
	S920= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F854)
	S921= LIMMEXT.In=UIMM                                       Path(S828,S920)
	S922= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S921)
	S923= B_EX.In={16{0},UIMM}                                  Path(S922,S839)
	S924= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F855)
	S925= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F856)
	S926= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F857)
	S927= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F858)
	S928= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F859)
	S929= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F860)
	S930= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F861)
	S931= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F862)
	S932= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F863)
	S933= CU_EX.IRFunc1=rD                                      Path(S822,S932)
	S934= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F864)
	S935= CU_EX.IRFunc2=rS                                      Path(S821,S934)
	S936= IR_EX.Out31_26=>CU_EX.Op                              Premise(F865)
	S937= CU_EX.Op=12                                           Path(S820,S936)
	S938= CU_EX.Func=alu_add                                    CU_EX(S937)
	S939= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F866)
	S940= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F867)
	S941= CU_ID.IRFunc1=rD                                      Path(S827,S940)
	S942= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F868)
	S943= CU_ID.IRFunc2=rS                                      Path(S826,S942)
	S944= IR_ID.Out31_26=>CU_ID.Op                              Premise(F869)
	S945= CU_ID.Op=12                                           Path(S825,S944)
	S946= CU_ID.Func=alu_add                                    CU_ID(S945)
	S947= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F870)
	S948= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F871)
	S949= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F872)
	S950= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F873)
	S951= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F874)
	S952= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F875)
	S953= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F876)
	S954= IR_WB.Out31_26=>CU_WB.Op                              Premise(F877)
	S955= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F878)
	S956= CtrlA_EX=0                                            Premise(F879)
	S957= [A_EX]=FU(a)                                          A_EX-Hold(S773,S956)
	S958= CtrlB_EX=0                                            Premise(F880)
	S959= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S775,S958)
	S960= CtrlALUOut_MEM=0                                      Premise(F881)
	S961= CtrlALUOut_DMMU1=0                                    Premise(F882)
	S962= CtrlALUOut_DMMU2=0                                    Premise(F883)
	S963= CtrlALUOut_WB=0                                       Premise(F884)
	S964= CtrlA_MEM=0                                           Premise(F885)
	S965= CtrlA_WB=0                                            Premise(F886)
	S966= CtrlB_MEM=0                                           Premise(F887)
	S967= CtrlB_WB=0                                            Premise(F888)
	S968= CtrlICache=0                                          Premise(F889)
	S969= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S785,S968)
	S970= CtrlIMMU=0                                            Premise(F890)
	S971= CtrlIR_DMMU1=0                                        Premise(F891)
	S972= CtrlIR_DMMU2=0                                        Premise(F892)
	S973= CtrlIR_EX=0                                           Premise(F893)
	S974= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S790,S973)
	S975= CtrlIR_ID=0                                           Premise(F894)
	S976= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S792,S975)
	S977= CtrlIR_IMMU=0                                         Premise(F895)
	S978= CtrlIR_MEM=0                                          Premise(F896)
	S979= CtrlIR_WB=0                                           Premise(F897)
	S980= CtrlGPR=1                                             Premise(F898)
	S981= CtrlIAddrReg=0                                        Premise(F899)
	S982= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S799,S981)
	S983= CtrlPC=0                                              Premise(F900)
	S984= CtrlPCInc=0                                           Premise(F901)
	S985= PC[CIA]=addr                                          PC-Hold(S802,S984)
	S986= PC[Out]=addr+4                                        PC-Hold(S803,S983,S984)
	S987= CtrlIMem=0                                            Premise(F902)
	S988= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S805,S987)
	S989= CtrlICacheReg=0                                       Premise(F903)
	S990= CtrlASIDIn=0                                          Premise(F904)
	S991= CtrlCP0=0                                             Premise(F905)
	S992= CP0[ASID]=pid                                         CP0-Hold(S809,S991)
	S993= CtrlEPCIn=0                                           Premise(F906)
	S994= CtrlExCodeIn=0                                        Premise(F907)
	S995= CtrlIRMux=0                                           Premise(F908)

POST	S957= [A_EX]=FU(a)                                          A_EX-Hold(S773,S956)
	S959= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S775,S958)
	S969= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S785,S968)
	S974= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S790,S973)
	S976= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S792,S975)
	S982= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S799,S981)
	S985= PC[CIA]=addr                                          PC-Hold(S802,S984)
	S986= PC[Out]=addr+4                                        PC-Hold(S803,S983,S984)
	S988= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S805,S987)
	S992= CP0[ASID]=pid                                         CP0-Hold(S809,S991)

