Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0470bea5d3c64e57b9ec07e3018a8c64 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_phase_locked_lanes [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v:1340]
WARNING: [VRFC 10-278] actual bit length 28 differs from formal bit length 32 for port memc_cmd_addr [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp2/mig_7series_1_ex/imports/example_top.v:500]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_1_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_1_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_1_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=4,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_1_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_1_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_1_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_1_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_1_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_1_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_1_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_1_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_1_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_1_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_1_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_1_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_1_mc(CL=6,COL_WID...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_1_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_4lanes(...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_1_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_1_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_wr_data(nCK_...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_rd_data(nCK_...
Compiling module xil_defaultlib.mig_7series_v4_1_ui_top(COL_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_1_memc_ui_top_std...
Compiling module xil_defaultlib.mig_7series_1_mig_default
Compiling module xil_defaultlib.mig_7series_1
Compiling module xil_defaultlib.mig_7series_v4_1_init_mem_patter...
Compiling module xil_defaultlib.mig_7series_v4_1_afifo(DSIZE=42)
Compiling module xil_defaultlib.mig_7series_v4_1_cmd_prbs_gen(FA...
Compiling module xil_defaultlib.mig_7series_v4_1_cmd_prbs_gen(AD...
Compiling module xil_defaultlib.mig_7series_v4_1_cmd_prbs_gen(DW...
Compiling module xil_defaultlib.mig_7series_v4_1_cmd_prbs_gen(FA...
Compiling module xil_defaultlib.mig_7series_v4_1_cmd_gen(FAMILY=...
Compiling module xil_defaultlib.mig_7series_v4_1_memc_flow_vcont...
Compiling module xil_defaultlib.mig_7series_v4_1_read_posted_fif...
Compiling module xil_defaultlib.mig_7series_v4_1_vio_init_patter...
Compiling module xil_defaultlib.mig_7series_v4_1_data_prbs_gen
Compiling module xil_defaultlib.mig_7series_v4_1_tg_prbs_gen(PRB...
Compiling module xil_defaultlib.mig_7series_v4_1_s7ven_data_gen(...
Compiling module xil_defaultlib.mig_7series_v4_1_rd_data_gen(FAM...
Compiling module xil_defaultlib.mig_7series_v4_1_afifo(DSIZE=256...
Compiling module xil_defaultlib.mig_7series_v4_1_read_data_path(...
Compiling module xil_defaultlib.mig_7series_v4_1_s7ven_data_gen(...
Compiling module xil_defaultlib.mig_7series_v4_1_wr_data_gen(FAM...
Compiling module xil_defaultlib.mig_7series_v4_1_write_data_path...
Compiling module xil_defaultlib.mig_7series_v4_1_tg_status(DWIDT...
Compiling module xil_defaultlib.mig_7series_v4_1_memc_traffic_ge...
Compiling module xil_defaultlib.mig_7series_v4_1_traffic_gen_top...
Compiling module xil_defaultlib.example_top(END_ADDRESS=32'b0111...
Compiling module xil_defaultlib.ddr3_model_default
Compiling module xil_defaultlib.sim_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_top_behav
