
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO3L -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial
     i2s_small_impl1.ngd -o i2s_small_impl1_map.ncd -pr i2s_small_impl1.prf -mp
     i2s_small_impl1.mrp -lpf
     D:/UIUC/2017_Spring/ECE_396/beamforming/impl1/i2s_small_impl1_synplify.lpf
     -lpf D:/UIUC/2017_Spring/ECE_396/beamforming/i2s_small.lpf -c 0 -gui
     -msgset D:/UIUC/2017_Spring/ECE_396/beamforming/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO3L-6900CCABGA256
Target Performance:   5
Mapper:  xo3c00a,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  03/27/17  22:49:53

Design Summary
--------------

   Number of registers:    353 out of  7485 (5%)
      PFU registers:          327 out of  6864 (5%)
      PIO registers:           26 out of   621 (4%)
   Number of SLICEs:       268 out of  3432 (8%)
      SLICEs as Logic/ROM:    268 out of  3432 (8%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         76 out of  3432 (2%)
   Number of LUT4s:        522 out of  6864 (8%)
      Number used as logic LUTs:        370
      Number used as distributed RAM:     0
      Number used as ripple logic:      152
      Number used as shift registers:     0
   Number of PIO sites used: 107 + 4(JTAG) out of 207 (54%)
   Number of block RAMs:  4 out of 26 (15%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  4
     Net osc_clk: 1 loads, 1 rising, 0 falling (Driver: OSCH_inst )
     Net o_sck_c: 3 loads, 3 rising, 0 falling (Driver: div8/clk_track )

                                    Page 1




Design:  top                                           Date:  03/27/17  22:49:53

Design Summary (cont)
---------------------
     Net fpga_clk: 151 loads, 151 rising, 0 falling (Driver: my_pll/PLLInst_0 )
     Net mclk_c: 88 loads, 88 rising, 0 falling (Driver: my_pll/PLLInst_0 )
   Number of Clock Enables:  79
     Net un2_i_sys_rst_i: 3 loads, 0 LSLICEs
     Net r_reg_RNIOPPB1_0[1]: 56 loads, 54 LSLICEs
     Net o_left_vld: 1 loads, 0 LSLICEs
     Net wr_en2: 2 loads, 0 LSLICEs
     Net subMean_left_valid_c: 18 loads, 0 LSLICEs
     Net ste2/N_9_i: 1 loads, 1 LSLICEs
     Net rd_en1: 2 loads, 0 LSLICEs
     Net zcr2.zcr_count_1_sqmuxa: 5 loads, 0 LSLICEs
     Net zcr2/zcr_window[63]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net zcr2/zcr_window[0]_RNO[15]: 1 loads, 1 LSLICEs
     Net zcr2/N_72: 1 loads, 1 LSLICEs
     Net zcr2/N_68: 1 loads, 1 LSLICEs
     Net zcr2/N_66: 1 loads, 1 LSLICEs
     Net zcr2/N_56: 1 loads, 1 LSLICEs
     Net zcr2/N_54: 1 loads, 1 LSLICEs
     Net zcr2/N_52: 1 loads, 1 LSLICEs
     Net zcr2/N_40: 1 loads, 1 LSLICEs
     Net zcr2/N_38: 1 loads, 1 LSLICEs
     Net zcr2/N_31: 1 loads, 1 LSLICEs
     Net zcr2/N_26: 1 loads, 1 LSLICEs
     Net zcr2/N_24: 1 loads, 1 LSLICEs
     Net zcr2/N_101: 1 loads, 1 LSLICEs
     Net zcr2/N_99: 1 loads, 1 LSLICEs
     Net zcr2/N_87: 1 loads, 1 LSLICEs
     Net zcr2/zcr_window[18]_RNO[15]: 1 loads, 1 LSLICEs
     Net zcr2/zcr_window[19]_RNO[15]: 1 loads, 1 LSLICEs
     Net zcr2/N_69: 1 loads, 1 LSLICEs
     Net zcr2/N_67: 1 loads, 1 LSLICEs
     Net zcr2/N_65: 1 loads, 1 LSLICEs
     Net zcr2/N_55: 1 loads, 1 LSLICEs
     Net zcr2/N_53: 1 loads, 1 LSLICEs
     Net zcr2/N_51: 1 loads, 1 LSLICEs
     Net zcr2/N_49: 1 loads, 1 LSLICEs
     Net zcr2/N_47: 1 loads, 1 LSLICEs
     Net zcr2/N_45: 1 loads, 1 LSLICEs
     Net zcr2/N_43: 1 loads, 1 LSLICEs
     Net zcr2/N_41: 1 loads, 1 LSLICEs
     Net zcr2/N_71: 1 loads, 1 LSLICEs
     Net zcr2/N_29: 1 loads, 1 LSLICEs
     Net zcr2/N_42: 1 loads, 1 LSLICEs
     Net zcr2/N_58: 1 loads, 1 LSLICEs
     Net i_sys_rst_i: 1 loads, 1 LSLICEs
     Net zcr2/N_74: 1 loads, 1 LSLICEs
     Net zcr2/N_76: 1 loads, 1 LSLICEs
     Net zcr2/N_95: 1 loads, 1 LSLICEs
     Net zcr2/N_97: 1 loads, 1 LSLICEs
     Net zcr2/N_39: 1 loads, 1 LSLICEs
     Net zcr2/N_22: 1 loads, 1 LSLICEs
     Net zcr2/N_78: 1 loads, 1 LSLICEs
     Net zcr2/N_33: 1 loads, 1 LSLICEs
     Net zcr2/N_80: 1 loads, 1 LSLICEs
     Net zcr2/N_35: 1 loads, 1 LSLICEs
     Net zcr2/N_57: 1 loads, 1 LSLICEs

                                    Page 2




Design:  top                                           Date:  03/27/17  22:49:53

Design Summary (cont)
---------------------
     Net zcr2/N_44: 1 loads, 1 LSLICEs
     Net zcr2/N_59: 1 loads, 1 LSLICEs
     Net zcr2/N_46: 1 loads, 1 LSLICEs
     Net zcr2/N_61: 1 loads, 1 LSLICEs
     Net zcr2/N_63: 1 loads, 1 LSLICEs
     Net zcr2/N_48: 1 loads, 1 LSLICEs
     Net zcr2/N_50: 1 loads, 1 LSLICEs
     Net zcr2/N_73: 1 loads, 1 LSLICEs
     Net zcr2/N_75: 1 loads, 1 LSLICEs
     Net zcr2/N_77: 1 loads, 1 LSLICEs
     Net zcr2/N_60: 1 loads, 1 LSLICEs
     Net zcr2/N_79: 1 loads, 1 LSLICEs
     Net zcr2/N_81: 1 loads, 1 LSLICEs
     Net zcr2/N_62: 1 loads, 1 LSLICEs
     Net zcr2/N_64: 1 loads, 1 LSLICEs
     Net zcr2/N_103: 1 loads, 1 LSLICEs
     Net zcr2/N_89: 1 loads, 1 LSLICEs
     Net zcr2/N_70: 1 loads, 1 LSLICEs
     Net zcr2/N_91: 1 loads, 1 LSLICEs
     Net zcr2/N_93: 1 loads, 1 LSLICEs
     Net zcr2/zcr_count_tempe: 3 loads, 3 LSLICEs
     Net zcr2/N_291_i: 2 loads, 2 LSLICEs
     Net port2/i2s_rx_inst/left_data_reg_i_cnv[0]: 8 loads, 8 LSLICEs
     Net ws_i_RNI5U2R1: 2 loads, 2 LSLICEs
     Net ws_reg_i_RNID2EK1: 16 loads, 16 LSLICEs
     Net r_reg_RNIOPPB1[1]: 2 loads, 2 LSLICEs
   Number of local set/reset loads for net un2_i_sys_rst_i_i_o2 merged into GSR:
     169
   Number of LSRs:  4
     Net rst_c: 1 loads, 0 LSLICEs
     Net i_sys_rst: 91 loads, 86 LSLICEs
     Net un2_i_sys_rst_i_i_o2: 1 loads, 0 LSLICEs
     Net f1/N_11: 4 loads, 4 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net i_sys_rst: 92 loads
     Net zcr2/N_292: 64 loads
     Net zcr2/zcr_window[1]_4[15]: 63 loads
     Net zcr2/window_count[2]: 58 loads
     Net r_reg_RNIOPPB1_0[1]: 57 loads
     Net zcr2/window_count[3]: 56 loads
     Net zcr2/window_count[4]: 54 loads
     Net zcr2/window_count[5]: 51 loads
     Net zcr2/un3lto1: 47 loads
     Net zcr2/un3lto0: 40 loads




   Number of warnings:  1
   Number of errors:    0
     





                                    Page 3




Design:  top                                           Date:  03/27/17  22:49:53

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'un2_i_sys_rst_i_i_o2' to infer global
     GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| o_sck               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rst                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_vld2        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_vld2         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[15]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[14]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[13]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[12]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[11]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[10]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[9]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[8]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[7]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[6]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[5]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[4]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[3]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[2]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[1]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_right_data2[0]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_data2[15]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_data2[14]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_data2[13]    | OUTPUT    | LVCMOS25  |            |

                                    Page 4




Design:  top                                           Date:  03/27/17  22:49:53

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| o_left_data2[12]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_data2[11]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_data2[10]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_data2[9]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_data2[8]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_data2[7]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_data2[6]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_data2[5]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_data2[4]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_data2[3]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_data2[2]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_data2[1]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_left_data2[0]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| beam_forming_valid  | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_pattern[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_pattern[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_pattern[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_pattern[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_pattern[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_pattern[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_pattern[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_pattern[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| subMean_left_valid  | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| subMean_left_out[15]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| subMean_left_out[14]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| subMean_left_out[13]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| subMean_left_out[12]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| subMean_left_out[11]| OUTPUT    | LVCMOS25  | OUT        |

                                    Page 5




Design:  top                                           Date:  03/27/17  22:49:53

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| subMean_left_out[10]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| subMean_left_out[9] | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| subMean_left_out[8] | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| subMean_left_out[7] | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| subMean_left_out[6] | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| subMean_left_out[5] | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| subMean_left_out[4] | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| subMean_left_out[3] | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| subMean_left_out[2] | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| subMean_left_out[1] | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| subMean_left_out[0] | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| ste_left_valid      | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| ste_left            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| zcr_valid_left      | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| zcr_count_left[4]   | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| zcr_count_left[3]   | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| zcr_count_left[2]   | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| zcr_count_left[1]   | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| zcr_count_left[0]   | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| vertical_out[15]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vertical_out[14]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vertical_out[13]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vertical_out[12]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vertical_out[11]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vertical_out[10]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vertical_out[9]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vertical_out[8]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vertical_out[7]     | OUTPUT    | LVCMOS25  |            |

                                    Page 6




Design:  top                                           Date:  03/27/17  22:49:53

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| vertical_out[6]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vertical_out[5]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vertical_out[4]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vertical_out[3]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vertical_out[2]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vertical_out[1]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vertical_out[0]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_ws2               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_sd2               | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| mclk                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[15]  | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[14]  | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[13]  | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[12]  | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[11]  | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[10]  | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[9]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[8]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[7]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[6]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[5]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[4]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[3]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[2]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[1]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| horizontal_out[0]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_ws                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| i_sd                | INPUT     | LVCMOS25  | IN         |

                                    Page 7




Design:  top                                           Date:  03/27/17  22:49:53

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block port1/VCC undriven or does not drive anything - clipped.
Block port1/GND undriven or does not drive anything - clipped.
Block div8/GND undriven or does not drive anything - clipped.
Block div8/VCC undriven or does not drive anything - clipped.
Block f1/VCC undriven or does not drive anything - clipped.
Block zcr2/VCC undriven or does not drive anything - clipped.
Block ste2/sq1/VCC undriven or does not drive anything - clipped.
Block subMean1/r1/VCC undriven or does not drive anything - clipped.
Block subMean1/r1/GND undriven or does not drive anything - clipped.
Signal port1/i2s_rx_inst/GND undriven or does not drive anything - clipped.
Signal my_pll/GND undriven or does not drive anything - clipped.
Signal port2/i2s_rx_inst/GND undriven or does not drive anything - clipped.
Signal horizontal_port/VCC undriven or does not drive anything - clipped.
Signal horizontal_port/GND undriven or does not drive anything - clipped.
Signal f1/GND undriven or does not drive anything - clipped.
Signal vertical_port/VCC undriven or does not drive anything - clipped.
Signal vertical_port/GND undriven or does not drive anything - clipped.
Signal zcr2/GND undriven or does not drive anything - clipped.
Signal ste2/GND undriven or does not drive anything - clipped.
Signal subMean1/GND undriven or does not drive anything - clipped.
Signal subMean1/f1/VCC undriven or does not drive anything - clipped.
Signal subMean1/f1/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal un1_o_left_data2_1_s_15_0_S1 undriven or does not drive anything -
     clipped.
Signal un1_o_left_data2_1_s_15_0_COUT undriven or does not drive anything -
     clipped.
Signal un1_fifo_in1_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal un1_fifo_in1_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_2 undriven or does not drive anything - clipped.
Signal un1_fifo_in1_s_15_0_S1 undriven or does not drive anything - clipped.
Signal un1_fifo_in1_s_15_0_COUT undriven or does not drive anything - clipped.
Signal port1/i2s_rx_inst/un1_right_data_twos_compl_i_cry_0_0_S1 undriven or does
     not drive anything - clipped.
Signal port1/i2s_rx_inst/un1_right_data_twos_compl_i_cry_0_0_S0 undriven or does
     not drive anything - clipped.
Signal port1/i2s_rx_inst/N_53 undriven or does not drive anything - clipped.
Signal port1/i2s_rx_inst/un1_right_data_twos_compl_i_s_15_0_S1 undriven or does
     not drive anything - clipped.
Signal port1/i2s_rx_inst/un1_right_data_twos_compl_i_s_15_0_COUT undriven or
     does not drive anything - clipped.
Signal my_pll/CLKINTFB undriven or does not drive anything - clipped.
Signal my_pll/DPHSRC undriven or does not drive anything - clipped.
Signal my_pll/PLLACK undriven or does not drive anything - clipped.
Signal my_pll/PLLDATO0 undriven or does not drive anything - clipped.
Signal my_pll/PLLDATO1 undriven or does not drive anything - clipped.
Signal my_pll/PLLDATO2 undriven or does not drive anything - clipped.
Signal my_pll/PLLDATO3 undriven or does not drive anything - clipped.
Signal my_pll/PLLDATO4 undriven or does not drive anything - clipped.
Signal my_pll/PLLDATO5 undriven or does not drive anything - clipped.

                                    Page 8




Design:  top                                           Date:  03/27/17  22:49:53

Removed logic (cont)
--------------------
Signal my_pll/PLLDATO6 undriven or does not drive anything - clipped.
Signal my_pll/PLLDATO7 undriven or does not drive anything - clipped.
Signal my_pll/REFCLK undriven or does not drive anything - clipped.
Signal my_pll/INTLOCK undriven or does not drive anything - clipped.
Signal my_pll/CLKOS3 undriven or does not drive anything - clipped.
Signal my_pll/CLKOS2 undriven or does not drive anything - clipped.
Signal port2/i2s_rx_inst/un1_left_data_twos_compl_i_cry_0_0_S1 undriven or does
     not drive anything - clipped.
Signal port2/i2s_rx_inst/un1_left_data_twos_compl_i_cry_0_0_S0 undriven or does
     not drive anything - clipped.
Signal port2/i2s_rx_inst/N_1 undriven or does not drive anything - clipped.
Signal port2/i2s_rx_inst/un1_left_data_twos_compl_i_s_15_0_S1 undriven or does
     not drive anything - clipped.
Signal port2/i2s_rx_inst/un1_left_data_twos_compl_i_s_15_0_COUT undriven or does
     not drive anything - clipped.
Signal port2/i2s_rx_inst/un1_right_data_twos_compl_i_cry_0_0_S1_0 undriven or
     does not drive anything - clipped.
Signal port2/i2s_rx_inst/un1_right_data_twos_compl_i_cry_0_0_S0_0 undriven or
     does not drive anything - clipped.
Signal port2/i2s_rx_inst/N_2 undriven or does not drive anything - clipped.
Signal port2/i2s_rx_inst/un1_right_data_twos_compl_i_s_15_0_S1_0 undriven or
     does not drive anything - clipped.
Signal port2/i2s_rx_inst/un1_right_data_twos_compl_i_s_15_0_COUT_0 undriven or
     does not drive anything - clipped.
Signal horizontal_port/AlmostEmpty undriven or does not drive anything -
     clipped.
Signal horizontal_port/DO8_1 undriven or does not drive anything - clipped.
Signal horizontal_port/DO7_1 undriven or does not drive anything - clipped.
Signal f1/un1_counter_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal f1/N_1 undriven or does not drive anything - clipped.
Signal f1/un1_counter_cry_5_0_COUT undriven or does not drive anything -
     clipped.
Signal vertical_port/AlmostFull undriven or does not drive anything - clipped.
Signal vertical_port/AlmostEmpty undriven or does not drive anything - clipped.
Signal vertical_port/DO17_0 undriven or does not drive anything - clipped.
Signal vertical_port/DO16_0 undriven or does not drive anything - clipped.
Signal vertical_port/DO15_0 undriven or does not drive anything - clipped.
Signal vertical_port/DO14_0 undriven or does not drive anything - clipped.
Signal vertical_port/DO13_0 undriven or does not drive anything - clipped.
Signal vertical_port/DO12_0 undriven or does not drive anything - clipped.
Signal vertical_port/DO11_0 undriven or does not drive anything - clipped.
Signal vertical_port/DO10_0 undriven or does not drive anything - clipped.
Signal vertical_port/DO9_0 undriven or does not drive anything - clipped.
Signal vertical_port/FF undriven or does not drive anything - clipped.
Signal vertical_port/AFF undriven or does not drive anything - clipped.
Signal vertical_port/AEF undriven or does not drive anything - clipped.
Signal vertical_port/EF undriven or does not drive anything - clipped.
Signal vertical_port/DO17 undriven or does not drive anything - clipped.
Signal vertical_port/DO16 undriven or does not drive anything - clipped.
Signal vertical_port/DO15 undriven or does not drive anything - clipped.
Signal vertical_port/DO14 undriven or does not drive anything - clipped.
Signal vertical_port/DO13 undriven or does not drive anything - clipped.
Signal vertical_port/DO12 undriven or does not drive anything - clipped.
Signal vertical_port/DO11 undriven or does not drive anything - clipped.
Signal vertical_port/DO10 undriven or does not drive anything - clipped.
Signal vertical_port/DO9 undriven or does not drive anything - clipped.

                                    Page 9




Design:  top                                           Date:  03/27/17  22:49:53

Removed logic (cont)
--------------------
Signal vertical_port/DO8 undriven or does not drive anything - clipped.
Signal vertical_port/DO7 undriven or does not drive anything - clipped.
Signal zcr2/zcr_count_temp_cry_0_S0[0] undriven or does not drive anything -
     clipped.
Signal zcr2/N_1 undriven or does not drive anything - clipped.
Signal zcr2/zcr_count_temp_cry_0_COUT[3] undriven or does not drive anything -
     clipped.
Signal ste2/un3_window_count_1_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal ste2/un3_window_count_1_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal ste2/N_1 undriven or does not drive anything - clipped.
Signal ste2/un3_window_count_1_cry_5_0_COUT undriven or does not drive anything
     - clipped.
Signal ste2/sq1/VCC undriven or does not drive anything - clipped.
Signal subMean1/un2_subMean_out_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal subMean1/un2_subMean_out_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal subMean1/N_1 undriven or does not drive anything - clipped.
Signal subMean1/un2_subMean_out_s_15_0_S1 undriven or does not drive anything -
     clipped.
Signal subMean1/un2_subMean_out_s_15_0_COUT undriven or does not drive anything
     - clipped.
Signal subMean1/un1_sum_0_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal subMean1/un1_sum_0_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal subMean1/N_2 undriven or does not drive anything - clipped.
Signal subMean1/un1_sum_0_s_19_0_S1 undriven or does not drive anything -
     clipped.
Signal subMean1/un1_sum_0_s_19_0_COUT undriven or does not drive anything -
     clipped.
Signal subMean1/f1/AlmostFull undriven or does not drive anything - clipped.
Signal subMean1/f1/AlmostEmpty undriven or does not drive anything - clipped.
Signal subMean1/f1/DO8_0 undriven or does not drive anything - clipped.
Signal subMean1/f1/DO7_0 undriven or does not drive anything - clipped.
Signal subMean1/f1/DO6 undriven or does not drive anything - clipped.
Signal un1_o_left_data2_1_i_i[0] undriven or does not drive anything - clipped.
Signal un1_o_left_data2_1_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal N_1 undriven or does not drive anything - clipped.
Signal OSCH_inst_SEDSTDBY undriven or does not drive anything - clipped.
Block port1/i2s_rx_inst/GND was optimized away.
Block my_pll/GND was optimized away.
Block port2/i2s_rx_inst/GND was optimized away.
Block horizontal_port/VCC was optimized away.
Block horizontal_port/GND was optimized away.
Block f1/GND was optimized away.
Block vertical_port/VCC was optimized away.
Block vertical_port/GND was optimized away.
Block zcr2/GND was optimized away.
Block ste2/GND was optimized away.
Block subMean1/GND was optimized away.
Block subMean1/f1/VCC was optimized away.
Block subMean1/f1/GND was optimized away.

                                   Page 10




Design:  top                                           Date:  03/27/17  22:49:53


Memory Usage
------------

/horizontal_port:
    EBRs: 1
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR fifo_left_0_0:  TYPE= FIFO8KB,  Width= 16,  REGMODE= NOREG,
         RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
/subMean1/f1:
    EBRs: 1
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR fifo_submean_0_0:  TYPE= FIFO8KB,  Width= 15,  REGMODE=
         OUTREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
/vertical_port:
    EBRs: 2
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR fifo_right_1_0:  TYPE= FIFO8KB,  Width= 7,  REGMODE= NOREG,
         RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
    -Contains EBR fifo_right_0_1:  TYPE= FIFO8KB,  Width= 9,  REGMODE= NOREG,
         RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED

     

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                my_pll/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             NODE     osc_clk
  Output Clock(P):                         NODE     fpga_clk
  Output Clock(S):                         PIN,NODE mclk_c
  Output Clock(S2):                                 NONE
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     fpga_clk
  Reset Signal:                            PIN      rst_c
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                         NODE     lock
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE

                                   Page 11




Design:  top                                           Date:  03/27/17  22:49:53

PLL/DLL Summary (cont)
----------------------
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                      16.6300
  Output Clock(P) Frequency (MHz):                  32.0000
  Output Clock(S) Frequency (MHz):                   4.0000
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               VCO_PHASE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     1
  CLKFB Divider:                                    2
  CLKOP Divider:                                    15
  CLKOS Divider:                                    120
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             0
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 RISING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCH_inst
  OSC Type:                                         OSCH

                                   Page 12




Design:  top                                           Date:  03/27/17  22:49:53

OSC Summary (cont)
------------------
  STDBY Input:                                      NONE
  OSC Output:                              NODE     osc_clk
  OSC Nominal Frequency (MHz):                      16.63

ASIC Components
---------------

Instance Name: OSCH_inst
         Type: OSCH
Instance Name: subMean1/f1/fifo_submean_0_0
         Type: FIFO8KB
Instance Name: vertical_port/fifo_right_1_0
         Type: FIFO8KB
Instance Name: vertical_port/fifo_right_0_1
         Type: FIFO8KB
Instance Name: horizontal_port/fifo_left_0_0
         Type: FIFO8KB
Instance Name: my_pll/PLLInst_0
         Type: EHXPLLJ

GSR Usage
---------

GSR Component:
   The local reset signal 'un2_i_sys_rst_i_i_o2' of the design has been inferred
        as Global Set Reset (GSR). The reset signal used for GSR control is
        'un2_i_sys_rst_i_i_o2'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components on inferred reset domain with GSR Property disabled
--------------------------------------------------------------

     These components have the GSR property set to DISABLED and are on the
     inferred reset domain. The components will respond to the reset signal
     'un2_i_sys_rst_i_i_o2' via the local reset on the component and not the GSR
     component.

     Type and number of components of the type: 
   FIFO8KB = 1

     Type and instance name of component: 
   FIFO8KB : subMean1/f1/fifo_submean_0_0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 40 MB
        

                                   Page 13


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
