INFO: [VRFC 10-2263] Analyzing Verilog file "C:/AB/Coding/verilog/project/RISC_V_PROCESSOR/riscvpro/riscvpro.srcs/sources_1/new/msrv32_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msrv32_alu
INFO: [VRFC 10-2458] undeclared symbol adder_op2, assumed default net type wire [C:/AB/Coding/verilog/project/RISC_V_PROCESSOR/riscvpro/riscvpro.srcs/sources_1/new/msrv32_alu.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/AB/Coding/verilog/project/RISC_V_PROCESSOR/riscvpro/riscvpro.srcs/sim_1/new/msrv32_alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msrv32_alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/AB/Coding/verilog/project/RISC_V_PROCESSOR/riscvpro/riscvpro.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
