
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 1.85

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency counter[4]$_SDFFE_PN0P_/CLK ^
  -0.25 target latency pwm_p_reg[2]$_SDFF_PN0_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: pwm_n_reg[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v input15/A (sky130_fd_sc_hd__buf_2)
     6    0.03    0.08    0.16    0.36 v input15/X (sky130_fd_sc_hd__buf_2)
                                         net15 (net)
                  0.08    0.00    0.36 v _657_/C1 (sky130_fd_sc_hd__o311a_1)
     1    0.00    0.03    0.12    0.48 v _657_/X (sky130_fd_sc_hd__o311a_1)
                                         _009_ (net)
                  0.03    0.00    0.48 v pwm_n_reg[1]$_SDFF_PN0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.48   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.02    0.06    0.14    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.24 ^ pwm_n_reg[1]$_SDFF_PN0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.24   clock reconvergence pessimism
                         -0.05    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: deadtime[0] (input port clocked by core_clock)
Endpoint: pwm_n_reg[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v deadtime[0] (in)
                                         deadtime[0] (net)
                  0.00    0.00    0.20 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     4    0.02    0.10    0.13    0.33 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net1 (net)
                  0.10    0.00    0.33 v _750_/A (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.25    0.57 v _750_/COUT (sky130_fd_sc_hd__ha_1)
                                         _217_ (net)
                  0.07    0.00    0.57 v _723_/CIN (sky130_fd_sc_hd__fa_1)
     2    0.01    0.12    0.44    1.01 v _723_/COUT (sky130_fd_sc_hd__fa_1)
                                         _218_ (net)
                  0.12    0.00    1.01 v _545_/B_N (sky130_fd_sc_hd__nor2b_1)
     1    0.00    0.06    0.17    1.18 v _545_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _062_ (net)
                  0.06    0.00    1.18 v _546_/A2 (sky130_fd_sc_hd__o21a_1)
     2    0.01    0.06    0.19    1.37 v _546_/X (sky130_fd_sc_hd__o21a_1)
                                         _063_ (net)
                  0.06    0.00    1.37 v _547_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.19    0.18    1.56 ^ _547_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _064_ (net)
                  0.19    0.00    1.56 ^ _548_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.06    0.10    1.65 v _548_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _065_ (net)
                  0.06    0.00    1.65 v _549_/B (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.20    0.17    1.83 ^ _549_/Y (sky130_fd_sc_hd__nor2_1)
                                         _066_ (net)
                  0.20    0.00    1.83 ^ _550_/B (sky130_fd_sc_hd__xnor2_2)
     3    0.02    0.09    0.13    1.95 v _550_/Y (sky130_fd_sc_hd__xnor2_2)
                                         _273_ (net)
                  0.09    0.00    1.95 v _789_/B (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.30    2.26 ^ _789_/SUM (sky130_fd_sc_hd__ha_1)
                                         _387_ (net)
                  0.07    0.00    2.26 ^ _669_/D_N (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.11    0.47    2.73 v _669_/X (sky130_fd_sc_hd__or4b_1)
                                         _164_ (net)
                  0.11    0.00    2.73 v _687_/A2 (sky130_fd_sc_hd__a311o_1)
     1    0.00    0.05    0.33    3.06 v _687_/X (sky130_fd_sc_hd__a311o_1)
                                         _182_ (net)
                  0.05    0.00    3.06 v _688_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.01    0.23    0.24    3.30 ^ _688_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _010_ (net)
                  0.23    0.00    3.30 ^ pwm_n_reg[2]$_SDFF_PN0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.30   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.02    0.06    0.14    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    5.24 ^ pwm_n_reg[2]$_SDFF_PN0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.10    5.15   library setup time
                                  5.15   data required time
-----------------------------------------------------------------------------
                                  5.15   data required time
                                 -3.30   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: deadtime[0] (input port clocked by core_clock)
Endpoint: pwm_n_reg[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v deadtime[0] (in)
                                         deadtime[0] (net)
                  0.00    0.00    0.20 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     4    0.02    0.10    0.13    0.33 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net1 (net)
                  0.10    0.00    0.33 v _750_/A (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.25    0.57 v _750_/COUT (sky130_fd_sc_hd__ha_1)
                                         _217_ (net)
                  0.07    0.00    0.57 v _723_/CIN (sky130_fd_sc_hd__fa_1)
     2    0.01    0.12    0.44    1.01 v _723_/COUT (sky130_fd_sc_hd__fa_1)
                                         _218_ (net)
                  0.12    0.00    1.01 v _545_/B_N (sky130_fd_sc_hd__nor2b_1)
     1    0.00    0.06    0.17    1.18 v _545_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _062_ (net)
                  0.06    0.00    1.18 v _546_/A2 (sky130_fd_sc_hd__o21a_1)
     2    0.01    0.06    0.19    1.37 v _546_/X (sky130_fd_sc_hd__o21a_1)
                                         _063_ (net)
                  0.06    0.00    1.37 v _547_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.19    0.18    1.56 ^ _547_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _064_ (net)
                  0.19    0.00    1.56 ^ _548_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.06    0.10    1.65 v _548_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _065_ (net)
                  0.06    0.00    1.65 v _549_/B (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.20    0.17    1.83 ^ _549_/Y (sky130_fd_sc_hd__nor2_1)
                                         _066_ (net)
                  0.20    0.00    1.83 ^ _550_/B (sky130_fd_sc_hd__xnor2_2)
     3    0.02    0.09    0.13    1.95 v _550_/Y (sky130_fd_sc_hd__xnor2_2)
                                         _273_ (net)
                  0.09    0.00    1.95 v _789_/B (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.30    2.26 ^ _789_/SUM (sky130_fd_sc_hd__ha_1)
                                         _387_ (net)
                  0.07    0.00    2.26 ^ _669_/D_N (sky130_fd_sc_hd__or4b_1)
     2    0.01    0.11    0.47    2.73 v _669_/X (sky130_fd_sc_hd__or4b_1)
                                         _164_ (net)
                  0.11    0.00    2.73 v _687_/A2 (sky130_fd_sc_hd__a311o_1)
     1    0.00    0.05    0.33    3.06 v _687_/X (sky130_fd_sc_hd__a311o_1)
                                         _182_ (net)
                  0.05    0.00    3.06 v _688_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.01    0.23    0.24    3.30 ^ _688_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _010_ (net)
                  0.23    0.00    3.30 ^ pwm_n_reg[2]$_SDFF_PN0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.30   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.02    0.06    0.14    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    5.24 ^ pwm_n_reg[2]$_SDFF_PN0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.10    5.15   library setup time
                                  5.15   data required time
-----------------------------------------------------------------------------
                                  5.15   data required time
                                 -3.30   data arrival time
-----------------------------------------------------------------------------
                                  1.85   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.1265432834625244

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4964439868927002

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7528

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.01904328167438507

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9039

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pwm_n_reg[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.25 ^ counter[2]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.36    0.61 ^ counter[2]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.24    0.86 ^ _469_/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.99 v _470_/Y (sky130_fd_sc_hd__inv_1)
   0.21    1.20 v _785_/COUT (sky130_fd_sc_hd__ha_2)
   0.28    1.48 ^ _480_/Y (sky130_fd_sc_hd__a21oi_2)
   0.14    1.61 v _482_/Y (sky130_fd_sc_hd__o211ai_2)
   0.12    1.73 ^ _483_/Y (sky130_fd_sc_hd__o21ai_4)
   0.30    2.03 v _768_/SUM (sky130_fd_sc_hd__ha_1)
   0.18    2.20 v _641_/X (sky130_fd_sc_hd__and4_1)
   0.32    2.53 ^ _642_/Y (sky130_fd_sc_hd__a2111oi_0)
   0.14    2.67 v _643_/Y (sky130_fd_sc_hd__o21ai_0)
   0.15    2.82 v _644_/X (sky130_fd_sc_hd__o221a_1)
   0.23    3.06 ^ _655_/Y (sky130_fd_sc_hd__a211oi_1)
   0.19    3.25 ^ _657_/X (sky130_fd_sc_hd__o311a_1)
   0.00    3.25 ^ pwm_n_reg[1]$_SDFF_PN0_/D (sky130_fd_sc_hd__dfxtp_1)
           3.25   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.24 ^ pwm_n_reg[1]$_SDFF_PN0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    5.24   clock reconvergence pessimism
  -0.06    5.19   library setup time
           5.19   data required time
---------------------------------------------------------
           5.19   data required time
          -3.25   data arrival time
---------------------------------------------------------
           1.94   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[6]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.24 ^ counter[6]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.37    0.61 v counter[6]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_2)
   0.09    0.70 ^ _585_/Y (sky130_fd_sc_hd__o21ai_0)
   0.08    0.78 v _587_/Y (sky130_fd_sc_hd__a21boi_0)
   0.00    0.78 v counter[6]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_2)
           0.78   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.24 ^ counter[6]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.00    0.24   clock reconvergence pessimism
  -0.04    0.20   library hold time
           0.20   data required time
---------------------------------------------------------
           0.20   data required time
          -0.78   data arrival time
---------------------------------------------------------
           0.57   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2436

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2436

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.2984

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
1.8492

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
56.063546

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.17e-04   7.35e-06   1.17e-10   1.25e-04  20.8%
Combinational          1.70e-04   2.06e-04   1.60e-09   3.76e-04  62.8%
Clock                  5.64e-05   4.17e-05   2.28e-11   9.82e-05  16.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.44e-04   2.55e-04   1.74e-09   5.99e-04 100.0%
                          57.4%      42.6%       0.0%
