set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {cpj.vo cpj_v.sdo}}
	{{"Fast Model"} {cpj_fast.vo cpj_v_fast.sdo}}
}
