 
cpldfit:  version P.58f                             Xilinx Inc.
                                  Fitter Report
Design Name: TopLevel                            Date:  5-30-2015,  3:46PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
50 /72  ( 69%) 120 /360  ( 33%) 69 /216 ( 32%)   25 /72  ( 35%) 22 /34  ( 65%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          13/18       24/54       62/90       5/ 9
FB2          18/18*      20/54       35/90       8/ 9
FB3           2/18        2/54        2/90       5/ 9
FB4          17/18       23/54       21/90       4/ 7
             -----       -----       -----      -----    
             50/72       69/216     120/360     22/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clock' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    7           7    |  I/O              :    19      28
Output        :   14          14    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     22          22

** Power Data **

There are 50 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'TopLevel.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clock' based upon the LOC
   constraint 'P5'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 14 Outputs **

Signal                                                                                              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                                                                Pts   Inps          No.  Type    Use     Mode Rate State
ssdSegmentSelect<4>                                                                                 3     7     FB1_2   1    I/O     O       STD  FAST 
ssdSegmentSelect<5>                                                                                 4     7     FB1_5   2    I/O     O       STD  FAST 
ssdSegmentSelect<6>                                                                                 4     7     FB1_6   3    I/O     O       STD  FAST 
ssdSegmentSelect<7>                                                                                 2     9     FB1_8   4    I/O     O       STD  FAST 
ssdUnitSelect<3>                                                                                    1     3     FB2_2   35   I/O     O       STD  FAST 
ssdUnitSelect<2>                                                                                    1     3     FB2_5   36   I/O     O       STD  FAST 
ssdUnitSelect<1>                                                                                    1     3     FB2_6   37   I/O     O       STD  FAST 
ssdUnitSelect<0>                                                                                    1     3     FB2_8   38   I/O     O       STD  FAST 
ssdSegmentSelect<0>                                                                                 4     7     FB2_11  40   GTS/I/O O       STD  FAST 
ssdSegmentSelect<1>                                                                                 4     7     FB2_14  42   GTS/I/O O       STD  FAST 
ssdSegmentSelect<2>                                                                                 4     7     FB2_15  43   I/O     O       STD  FAST 
ssdSegmentSelect<3>                                                                                 5     7     FB2_17  44   I/O     O       STD  FAST 
ssdUnitSelect<5>                                                                                    2     3     FB4_15  33   I/O     O       STD  FAST 
ssdUnitSelect<4>                                                                                    1     3     FB4_17  34   I/O     O       STD  FAST 

** 36 Buried Nodes **

Signal                                                                                              Total Total Loc     Pwr  Reg Init
Name                                                                                                Pts   Inps          Mode State
totalTensSoFar<0>/totalTensSoFar<0>_CLKF                                                            1     3     FB1_1   STD  
c2/total_Madd__add0000_Mxor_Result<2>__xor0000/c2/total_Madd__add0000_Mxor_Result<2>__xor0000_D14_  2     5     FB1_3   STD  
c2/total_Madd__add0000_Mxor_Result<1>__xor0000/c2/total_Madd__add0000_Mxor_Result<1>__xor0000_D13_  2     5     FB1_4   STD  
totalTensSoFar<0>                                                                                   4     5     FB1_7   STD  RESET
totalTensSoFar<3>                                                                                   6     8     FB1_9   STD  RESET
totalTensSoFar<2>                                                                                   6     8     FB1_10  STD  RESET
c3/display_bcdValue<2>/c3/display_bcdValue<2>_D2                                                    10    15    FB1_12  STD  
c3/display_bcdValue<0>/c3/display_bcdValue<0>_D2                                                    13    16    FB1_14  STD  
c3/display_bcdValue<1>/c3/display_bcdValue<1>_D2                                                    5     15    FB1_15  STD  
c1/onesValue<0>_bdd1/c1/onesValue<0>_bdd1_D2                                                        1     6     FB2_1   STD  
c1/debouncers[5].c1/inBuffer<1>                                                                     1     1     FB2_3   STD  RESET
c1/debouncers[1].c1/inBuffer<2>                                                                     1     1     FB2_4   STD  RESET
c1/debouncers[1].c1/inBuffer<1>                                                                     1     1     FB2_7   STD  RESET
c1/debouncers[0].c1/inBuffer<2>                                                                     1     1     FB2_9   STD  RESET
c1/debouncers[0].c1/inBuffer<1>                                                                     1     1     FB2_10  STD  RESET
c1/debouncers[0].c1/inBuffer<0>                                                                     1     1     FB2_12  STD  RESET
c3/itemToUse<2>                                                                                     2     3     FB2_13  STD  RESET
c3/itemToUse<1>                                                                                     2     3     FB2_16  STD  RESET
$OpTx$INV$64                                                                                        3     9     FB2_18  STD  
c1/debouncers[5].c1/inBuffer<2>                                                                     1     1     FB3_17  STD  RESET
c1/debouncers[5].c1/inBuffer<0>                                                                     1     1     FB3_18  STD  RESET
c3/itemToUse<0>                                                                                     0     0     FB4_2   STD  RESET
c1/debouncers[4].c1/inBuffer<2>                                                                     1     1     FB4_3   STD  RESET
c1/debouncers[4].c1/inBuffer<1>                                                                     1     1     FB4_4   STD  RESET
c1/debouncers[4].c1/inBuffer<0>                                                                     1     1     FB4_5   STD  RESET
c1/debouncers[3].c1/inBuffer<2>                                                                     1     1     FB4_6   STD  RESET
c1/debouncers[3].c1/inBuffer<1>                                                                     1     1     FB4_7   STD  RESET
c1/debouncers[3].c1/inBuffer<0>                                                                     1     1     FB4_8   STD  RESET
c1/debouncers[2].c1/inBuffer<2>                                                                     1     1     FB4_9   STD  RESET
c1/debouncers[2].c1/inBuffer<1>                                                                     1     1     FB4_10  STD  RESET
c1/debouncers[2].c1/inBuffer<0>                                                                     1     1     FB4_11  STD  RESET
c1/debouncers[1].c1/inBuffer<0>                                                                     1     1     FB4_12  STD  RESET
c1/debouncedCoins<4>/c1/debouncedCoins<4>_D2                                                        1     3     FB4_13  STD  
c1/debouncedCoins<3>/c1/debouncedCoins<3>_D2                                                        1     3     FB4_14  STD  
$OpTx$FX_DC$68                                                                                      1     3     FB4_16  STD  
totalTensSoFar<1>                                                                                   5     7     FB4_18  STD  RESET

** 8 Inputs **

Signal                                                                                              Loc     Pin  Pin     Pin     
Name                                                                                                        No.  Type    Use     
clock                                                                                               FB1_9   5    GCK/I/O GCK
buttons<0>                                                                                          FB3_11  18   I/O     I
buttons<1>                                                                                          FB3_14  19   I/O     I
buttons<2>                                                                                          FB3_15  20   I/O     I
buttons<4>                                                                                          FB3_16  24   I/O     I
buttons<3>                                                                                          FB3_17  22   I/O     I
buttons<5>                                                                                          FB4_2   25   I/O     I
reset                                                                                               FB4_5   26   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               24/30
Number of signals used by logic mapping into function block:  24
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
totalTensSoFar<0>/totalTensSoFar<0>_CLKF
                      1       0     0   4     FB1_1         (b)     (b)
ssdSegmentSelect<4>   3       0     0   2     FB1_2   1     I/O     O
c2/total_Madd__add0000_Mxor_Result<2>__xor0000/c2/total_Madd__add0000_Mxor_Result<2>__xor0000_D14_
                      2       0     0   3     FB1_3         (b)     (b)
c2/total_Madd__add0000_Mxor_Result<1>__xor0000/c2/total_Madd__add0000_Mxor_Result<1>__xor0000_D13_
                      2       0     0   3     FB1_4         (b)     (b)
ssdSegmentSelect<5>   4       0     0   1     FB1_5   2     I/O     O
ssdSegmentSelect<6>   4       0     0   1     FB1_6   3     I/O     O
totalTensSoFar<0>     4       0     0   1     FB1_7         (b)     (b)
ssdSegmentSelect<7>   2       0   \/2   1     FB1_8   4     I/O     O
totalTensSoFar<3>     6       2<- \/1   0     FB1_9   5     GCK/I/O GCK
totalTensSoFar<2>     6       1<-   0   0     FB1_10        (b)     (b)
(unused)              0       0   \/5   0     FB1_11  6     GCK/I/O (b)
c3/display_bcdValue<2>/c3/display_bcdValue<2>_D2
                     10       5<-   0   0     FB1_12        (b)     (b)
(unused)              0       0   \/5   0     FB1_13        (b)     (b)
c3/display_bcdValue<0>/c3/display_bcdValue<0>_D2
                     13       8<-   0   0     FB1_14  7     GCK/I/O (b)
c3/display_bcdValue<1>/c3/display_bcdValue<1>_D2
                      5       3<- /\3   0     FB1_15  8     I/O     (b)
(unused)              0       0   /\3   2     FB1_16        (b)     (b)
(unused)              0       0     0   5     FB1_17  9     I/O     
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$68                                 9: c1/debouncers[1].c1/inBuffer<1>                                                                     17: c3/itemToUse<1> 
  2: $OpTx$INV$64                                  10: c1/debouncers[1].c1/inBuffer<2>                                                                     18: c3/itemToUse<2> 
  3: c1/debouncedCoins<3>/c1/debouncedCoins<3>_D2  11: c1/onesValue<0>_bdd1/c1/onesValue<0>_bdd1_D2                                                        19: reset 
  4: c1/debouncedCoins<4>/c1/debouncedCoins<4>_D2  12: c2/total_Madd__add0000_Mxor_Result<2>__xor0000/c2/total_Madd__add0000_Mxor_Result<2>__xor0000_D14_  20: totalTensSoFar<0> 
  5: c1/debouncers[0].c1/inBuffer<0>               13: c3/display_bcdValue<0>/c3/display_bcdValue<0>_D2                                                    21: totalTensSoFar<0>/totalTensSoFar<0>_CLKF 
  6: c1/debouncers[0].c1/inBuffer<1>               14: c3/display_bcdValue<1>/c3/display_bcdValue<1>_D2                                                    22: totalTensSoFar<1> 
  7: c1/debouncers[0].c1/inBuffer<2>               15: c3/display_bcdValue<2>/c3/display_bcdValue<2>_D2                                                    23: totalTensSoFar<2> 
  8: c1/debouncers[1].c1/inBuffer<0>               16: c3/itemToUse<0>                                                                                     24: totalTensSoFar<3> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
totalTensSoFar<0>/totalTensSoFar<0>_CLKF 
                     X.XX.................................... 3
ssdSegmentSelect<4>  ............XXXXXX.....X................ 7
c2/total_Madd__add0000_Mxor_Result<2>__xor0000/c2/total_Madd__add0000_Mxor_Result<2>__xor0000_D14_ 
                     XXXX..................X................. 5
c2/total_Madd__add0000_Mxor_Result<1>__xor0000/c2/total_Madd__add0000_Mxor_Result<1>__xor0000_D13_ 
                     XX.X................XX.................. 5
ssdSegmentSelect<5>  ............XXXXXX.....X................ 7
ssdSegmentSelect<6>  ............XXXXXX.....X................ 7
totalTensSoFar<0>    XXXX..............X..................... 5
ssdSegmentSelect<7>  ....XXXXXX.....XXX...................... 9
totalTensSoFar<3>    XXXX..............XX.XX................. 8
totalTensSoFar<2>    XXXX.......X......XX.X.................. 8
c3/display_bcdValue<2>/c3/display_bcdValue<2>_D2 
                     XXXXXXXXXXX....XXX....X................. 15
c3/display_bcdValue<0>/c3/display_bcdValue<0>_D2 
                     XXXXXXXXXXX....XXX.XX................... 16
c3/display_bcdValue<1>/c3/display_bcdValue<1>_D2 
                     XX.XXXXXXXX....XXX..XX.................. 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               20/34
Number of signals used by logic mapping into function block:  20
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
c1/onesValue<0>_bdd1/c1/onesValue<0>_bdd1_D2
                      1       0     0   4     FB2_1         (b)     (b)
ssdUnitSelect<3>      1       0     0   4     FB2_2   35    I/O     O
c1/debouncers[5].c1/inBuffer<1>
                      1       0     0   4     FB2_3         (b)     (b)
c1/debouncers[1].c1/inBuffer<2>
                      1       0     0   4     FB2_4         (b)     (b)
ssdUnitSelect<2>      1       0     0   4     FB2_5   36    I/O     O
ssdUnitSelect<1>      1       0     0   4     FB2_6   37    I/O     O
c1/debouncers[1].c1/inBuffer<1>
                      1       0     0   4     FB2_7         (b)     (b)
ssdUnitSelect<0>      1       0     0   4     FB2_8   38    I/O     O
c1/debouncers[0].c1/inBuffer<2>
                      1       0     0   4     FB2_9   39    GSR/I/O (b)
c1/debouncers[0].c1/inBuffer<1>
                      1       0     0   4     FB2_10        (b)     (b)
ssdSegmentSelect<0>   4       0     0   1     FB2_11  40    GTS/I/O O
c1/debouncers[0].c1/inBuffer<0>
                      1       0     0   4     FB2_12        (b)     (b)
c3/itemToUse<2>       2       0     0   3     FB2_13        (b)     (b)
ssdSegmentSelect<1>   4       0     0   1     FB2_14  42    GTS/I/O O
ssdSegmentSelect<2>   4       0     0   1     FB2_15  43    I/O     O
c3/itemToUse<1>       2       0     0   3     FB2_16        (b)     (b)
ssdSegmentSelect<3>   5       0     0   0     FB2_17  44    I/O     O
$OpTx$INV$64          3       0     0   2     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$68                                 8: c1/debouncers[1].c1/inBuffer<0>                   15: c3/display_bcdValue<1>/c3/display_bcdValue<1>_D2 
  2: buttons<0>                                     9: c1/debouncers[1].c1/inBuffer<1>                   16: c3/display_bcdValue<2>/c3/display_bcdValue<2>_D2 
  3: c1/debouncedCoins<3>/c1/debouncedCoins<3>_D2  10: c1/debouncers[1].c1/inBuffer<2>                   17: c3/itemToUse<0> 
  4: c1/debouncedCoins<4>/c1/debouncedCoins<4>_D2  11: c1/debouncers[5].c1/inBuffer<0>                   18: c3/itemToUse<1> 
  5: c1/debouncers[0].c1/inBuffer<0>               12: c1/debouncers[5].c1/inBuffer<1>                   19: c3/itemToUse<2> 
  6: c1/debouncers[0].c1/inBuffer<1>               13: c1/debouncers[5].c1/inBuffer<2>                   20: totalTensSoFar<3> 
  7: c1/debouncers[0].c1/inBuffer<2>               14: c3/display_bcdValue<0>/c3/display_bcdValue<0>_D2 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
c1/onesValue<0>_bdd1/c1/onesValue<0>_bdd1_D2 
                     X.XX......XXX........................... 6
ssdUnitSelect<3>     ................XXX..................... 3
c1/debouncers[5].c1/inBuffer<1> 
                     ..........X............................. 1
c1/debouncers[1].c1/inBuffer<2> 
                     ........X............................... 1
ssdUnitSelect<2>     ................XXX..................... 3
ssdUnitSelect<1>     ................XXX..................... 3
c1/debouncers[1].c1/inBuffer<1> 
                     .......X................................ 1
ssdUnitSelect<0>     ................XXX..................... 3
c1/debouncers[0].c1/inBuffer<2> 
                     .....X.................................. 1
c1/debouncers[0].c1/inBuffer<1> 
                     ....X................................... 1
ssdSegmentSelect<0>  .............XXXXXXX.................... 7
c1/debouncers[0].c1/inBuffer<0> 
                     .X...................................... 1
c3/itemToUse<2>      ................XXX..................... 3
ssdSegmentSelect<1>  .............XXXXXXX.................... 7
ssdSegmentSelect<2>  .............XXXXXXX.................... 7
c3/itemToUse<1>      ................XXX..................... 3
ssdSegmentSelect<3>  .............XXXXXXX.................... 7
$OpTx$INV$64         ....XXXXXXXXX........................... 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               2/52
Number of signals used by logic mapping into function block:  2
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     
(unused)              0       0     0   5     FB3_9   14    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     I
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     I
(unused)              0       0     0   5     FB3_15  20    I/O     I
(unused)              0       0     0   5     FB3_16  24    I/O     I
c1/debouncers[5].c1/inBuffer<2>
                      1       0     0   4     FB3_17  22    I/O     I
c1/debouncers[5].c1/inBuffer<0>
                      1       0     0   4     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: buttons<5>         2: c1/debouncers[5].c1/inBuffer<1> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
c1/debouncers[5].c1/inBuffer<2> 
                     .X...................................... 1
c1/debouncers[5].c1/inBuffer<0> 
                     X....................................... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               23/31
Number of signals used by logic mapping into function block:  23
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
c3/itemToUse<0>       0       0     0   5     FB4_2   25    I/O     I
c1/debouncers[4].c1/inBuffer<2>
                      1       0     0   4     FB4_3         (b)     (b)
c1/debouncers[4].c1/inBuffer<1>
                      1       0     0   4     FB4_4         (b)     (b)
c1/debouncers[4].c1/inBuffer<0>
                      1       0     0   4     FB4_5   26    I/O     I
c1/debouncers[3].c1/inBuffer<2>
                      1       0     0   4     FB4_6         (b)     (b)
c1/debouncers[3].c1/inBuffer<1>
                      1       0     0   4     FB4_7         (b)     (b)
c1/debouncers[3].c1/inBuffer<0>
                      1       0     0   4     FB4_8   27    I/O     (b)
c1/debouncers[2].c1/inBuffer<2>
                      1       0     0   4     FB4_9         (b)     (b)
c1/debouncers[2].c1/inBuffer<1>
                      1       0     0   4     FB4_10        (b)     (b)
c1/debouncers[2].c1/inBuffer<0>
                      1       0     0   4     FB4_11  28    I/O     (b)
c1/debouncers[1].c1/inBuffer<0>
                      1       0     0   4     FB4_12        (b)     (b)
c1/debouncedCoins<4>/c1/debouncedCoins<4>_D2
                      1       0     0   4     FB4_13        (b)     (b)
c1/debouncedCoins<3>/c1/debouncedCoins<3>_D2
                      1       0     0   4     FB4_14  29    I/O     (b)
ssdUnitSelect<5>      2       0     0   3     FB4_15  33    I/O     O
$OpTx$FX_DC$68        1       0     0   4     FB4_16        (b)     (b)
ssdUnitSelect<4>      1       0     0   4     FB4_17  34    I/O     O
totalTensSoFar<1>     5       0     0   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$68                                 9: c1/debouncers[2].c1/inBuffer<0>  17: c1/debouncers[4].c1/inBuffer<2> 
  2: $OpTx$INV$64                                  10: c1/debouncers[2].c1/inBuffer<1>  18: c2/total_Madd__add0000_Mxor_Result<1>__xor0000/c2/total_Madd__add0000_Mxor_Result<1>__xor0000_D13_ 
  3: buttons<1>                                    11: c1/debouncers[2].c1/inBuffer<2>  19: c3/itemToUse<0> 
  4: buttons<2>                                    12: c1/debouncers[3].c1/inBuffer<0>  20: c3/itemToUse<1> 
  5: buttons<3>                                    13: c1/debouncers[3].c1/inBuffer<1>  21: c3/itemToUse<2> 
  6: buttons<4>                                    14: c1/debouncers[3].c1/inBuffer<2>  22: reset 
  7: c1/debouncedCoins<3>/c1/debouncedCoins<3>_D2  15: c1/debouncers[4].c1/inBuffer<0>  23: totalTensSoFar<0> 
  8: c1/debouncedCoins<4>/c1/debouncedCoins<4>_D2  16: c1/debouncers[4].c1/inBuffer<1> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
c3/itemToUse<0>      ........................................ 0
c1/debouncers[4].c1/inBuffer<2> 
                     ...............X........................ 1
c1/debouncers[4].c1/inBuffer<1> 
                     ..............X......................... 1
c1/debouncers[4].c1/inBuffer<0> 
                     .....X.................................. 1
c1/debouncers[3].c1/inBuffer<2> 
                     ............X........................... 1
c1/debouncers[3].c1/inBuffer<1> 
                     ...........X............................ 1
c1/debouncers[3].c1/inBuffer<0> 
                     ....X................................... 1
c1/debouncers[2].c1/inBuffer<2> 
                     .........X.............................. 1
c1/debouncers[2].c1/inBuffer<1> 
                     ........X............................... 1
c1/debouncers[2].c1/inBuffer<0> 
                     ...X.................................... 1
c1/debouncers[1].c1/inBuffer<0> 
                     ..X..................................... 1
c1/debouncedCoins<4>/c1/debouncedCoins<4>_D2 
                     ..............XXX....................... 3
c1/debouncedCoins<3>/c1/debouncedCoins<3>_D2 
                     ...........XXX.......................... 3
ssdUnitSelect<5>     ..................XXX................... 3
$OpTx$FX_DC$68       ........XXX............................. 3
ssdUnitSelect<4>     ..................XXX................... 3
totalTensSoFar<1>    XX....XX.........X...XX................. 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$FX_DC$68 <= (c1/debouncers[2].c1/inBuffer(0) AND 
	c1/debouncers[2].c1/inBuffer(1) AND c1/debouncers[2].c1/inBuffer(2));


$OpTx$INV$64 <= ((c1/debouncers[0].c1/inBuffer(0) AND 
	c1/debouncers[0].c1/inBuffer(1) AND c1/debouncers[0].c1/inBuffer(2))
	OR (c1/debouncers[1].c1/inBuffer(0) AND 
	c1/debouncers[1].c1/inBuffer(1) AND c1/debouncers[1].c1/inBuffer(2))
	OR (c1/debouncers[5].c1/inBuffer(0) AND 
	c1/debouncers[5].c1/inBuffer(1) AND c1/debouncers[5].c1/inBuffer(2)));








c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 <= (c1/debouncers[3].c1/inBuffer(0) AND 
	c1/debouncers[3].c1/inBuffer(1) AND c1/debouncers[3].c1/inBuffer(2));


c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2 <= (c1/debouncers[4].c1/inBuffer(0) AND 
	c1/debouncers[4].c1/inBuffer(1) AND c1/debouncers[4].c1/inBuffer(2));

FDCPE_c1/debouncers[0].c1/inBuffer0: FDCPE port map (c1/debouncers[0].c1/inBuffer(0),NOT buttons(0),clock,'0','0');

FDCPE_c1/debouncers[0].c1/inBuffer1: FDCPE port map (c1/debouncers[0].c1/inBuffer(1),c1/debouncers[0].c1/inBuffer(0),clock,'0','0');

FDCPE_c1/debouncers[0].c1/inBuffer2: FDCPE port map (c1/debouncers[0].c1/inBuffer(2),c1/debouncers[0].c1/inBuffer(1),clock,'0','0');

FDCPE_c1/debouncers[1].c1/inBuffer0: FDCPE port map (c1/debouncers[1].c1/inBuffer(0),NOT buttons(1),clock,'0','0');

FDCPE_c1/debouncers[1].c1/inBuffer1: FDCPE port map (c1/debouncers[1].c1/inBuffer(1),c1/debouncers[1].c1/inBuffer(0),clock,'0','0');

FDCPE_c1/debouncers[1].c1/inBuffer2: FDCPE port map (c1/debouncers[1].c1/inBuffer(2),c1/debouncers[1].c1/inBuffer(1),clock,'0','0');

FDCPE_c1/debouncers[2].c1/inBuffer0: FDCPE port map (c1/debouncers[2].c1/inBuffer(0),NOT buttons(2),clock,'0','0');

FDCPE_c1/debouncers[2].c1/inBuffer1: FDCPE port map (c1/debouncers[2].c1/inBuffer(1),c1/debouncers[2].c1/inBuffer(0),clock,'0','0');

FDCPE_c1/debouncers[2].c1/inBuffer2: FDCPE port map (c1/debouncers[2].c1/inBuffer(2),c1/debouncers[2].c1/inBuffer(1),clock,'0','0');

FDCPE_c1/debouncers[3].c1/inBuffer0: FDCPE port map (c1/debouncers[3].c1/inBuffer(0),NOT buttons(3),clock,'0','0');

FDCPE_c1/debouncers[3].c1/inBuffer1: FDCPE port map (c1/debouncers[3].c1/inBuffer(1),c1/debouncers[3].c1/inBuffer(0),clock,'0','0');

FDCPE_c1/debouncers[3].c1/inBuffer2: FDCPE port map (c1/debouncers[3].c1/inBuffer(2),c1/debouncers[3].c1/inBuffer(1),clock,'0','0');

FDCPE_c1/debouncers[4].c1/inBuffer0: FDCPE port map (c1/debouncers[4].c1/inBuffer(0),NOT buttons(4),clock,'0','0');

FDCPE_c1/debouncers[4].c1/inBuffer1: FDCPE port map (c1/debouncers[4].c1/inBuffer(1),c1/debouncers[4].c1/inBuffer(0),clock,'0','0');

FDCPE_c1/debouncers[4].c1/inBuffer2: FDCPE port map (c1/debouncers[4].c1/inBuffer(2),c1/debouncers[4].c1/inBuffer(1),clock,'0','0');

FDCPE_c1/debouncers[5].c1/inBuffer0: FDCPE port map (c1/debouncers[5].c1/inBuffer(0),NOT buttons(5),clock,'0','0');

FDCPE_c1/debouncers[5].c1/inBuffer1: FDCPE port map (c1/debouncers[5].c1/inBuffer(1),c1/debouncers[5].c1/inBuffer(0),clock,'0','0');

FDCPE_c1/debouncers[5].c1/inBuffer2: FDCPE port map (c1/debouncers[5].c1/inBuffer(2),c1/debouncers[5].c1/inBuffer(1),clock,'0','0');


c1/onesValue(0)_bdd1/c1/onesValue(0)_bdd1_D2 <= (c1/debouncers[5].c1/inBuffer(0) AND 
	c1/debouncers[5].c1/inBuffer(1) AND c1/debouncers[5].c1/inBuffer(2) AND 
	NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND NOT $OpTx$FX_DC$68 AND 
	NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2);


c2/total_Madd__add0000_Mxor_Result(1)__xor0000/c2/total_Madd__add0000_Mxor_Result(1)__xor0000_D13_ <= (NOT $OpTx$FX_DC$68 AND 
	NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2 AND NOT $OpTx$INV$64 AND 
	NOT totalTensSoFar(0)/totalTensSoFar(0)_CLKF)
	 XOR 
c2/total_Madd__add0000_Mxor_Result(1)__xor0000/c2/total_Madd__add0000_Mxor_Result(1)__xor0000_D13_ <= totalTensSoFar(1);


c2/total_Madd__add0000_Mxor_Result(2)__xor0000/c2/total_Madd__add0000_Mxor_Result(2)__xor0000_D14_ <= (NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND 
	$OpTx$FX_DC$68 AND NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2 AND 
	NOT $OpTx$INV$64)
	 XOR 
c2/total_Madd__add0000_Mxor_Result(2)__xor0000/c2/total_Madd__add0000_Mxor_Result(2)__xor0000_D14_ <= totalTensSoFar(2);


c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2 <= ((c3/itemToUse(2))
	OR (c3/itemToUse(0) AND NOT c1/debouncers[1].c1/inBuffer(1) AND 
	NOT c1/onesValue(0)_bdd1/c1/onesValue(0)_bdd1_D2)
	OR (c3/itemToUse(0) AND NOT c1/debouncers[1].c1/inBuffer(2) AND 
	NOT c1/onesValue(0)_bdd1/c1/onesValue(0)_bdd1_D2)
	OR (NOT c3/itemToUse(0) AND NOT c3/itemToUse(1) AND 
	c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2)
	OR (NOT c3/itemToUse(0) AND NOT c3/itemToUse(1) AND $OpTx$INV$64)
	OR (c3/itemToUse(0) AND c1/debouncers[0].c1/inBuffer(0) AND 
	c1/debouncers[0].c1/inBuffer(1) AND c1/debouncers[0].c1/inBuffer(2))
	OR (NOT c3/itemToUse(0) AND NOT c3/itemToUse(1) AND 
	$OpTx$FX_DC$68 AND c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2)
	OR (NOT c3/itemToUse(0) AND NOT c3/itemToUse(1) AND 
	NOT $OpTx$FX_DC$68 AND totalTensSoFar(0)/totalTensSoFar(0)_CLKF)
	OR (c3/itemToUse(0) AND c1/debouncers[1].c1/inBuffer(0) AND 
	c1/debouncers[1].c1/inBuffer(1) AND c1/debouncers[1].c1/inBuffer(2) AND 
	c1/onesValue(0)_bdd1/c1/onesValue(0)_bdd1_D2)
	OR (NOT totalTensSoFar(0) AND c3/itemToUse(1))
	OR (c3/itemToUse(0) AND c3/itemToUse(1))
	OR (c3/itemToUse(0) AND NOT c1/debouncers[1].c1/inBuffer(0) AND 
	NOT c1/onesValue(0)_bdd1/c1/onesValue(0)_bdd1_D2)
	OR (c3/itemToUse(0) AND 
	NOT totalTensSoFar(0)/totalTensSoFar(0)_CLKF AND NOT c1/onesValue(0)_bdd1/c1/onesValue(0)_bdd1_D2));


c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 <= ((c3/itemToUse(0) AND NOT c3/itemToUse(2) AND 
	NOT c3/itemToUse(1) AND c1/debouncers[0].c1/inBuffer(0) AND 
	c1/debouncers[0].c1/inBuffer(1) AND NOT c1/debouncers[1].c1/inBuffer(0) AND 
	c1/debouncers[0].c1/inBuffer(2) AND totalTensSoFar(0)/totalTensSoFar(0)_CLKF AND 
	NOT c1/onesValue(0)_bdd1/c1/onesValue(0)_bdd1_D2)
	OR (c3/itemToUse(0) AND NOT c3/itemToUse(2) AND 
	NOT c3/itemToUse(1) AND c1/debouncers[0].c1/inBuffer(0) AND 
	c1/debouncers[0].c1/inBuffer(1) AND NOT c1/debouncers[1].c1/inBuffer(1) AND 
	c1/debouncers[0].c1/inBuffer(2) AND totalTensSoFar(0)/totalTensSoFar(0)_CLKF AND 
	NOT c1/onesValue(0)_bdd1/c1/onesValue(0)_bdd1_D2)
	OR (c3/itemToUse(0) AND NOT c3/itemToUse(2) AND 
	NOT c3/itemToUse(1) AND c1/debouncers[0].c1/inBuffer(0) AND 
	c1/debouncers[0].c1/inBuffer(1) AND c1/debouncers[0].c1/inBuffer(2) AND 
	NOT c1/debouncers[1].c1/inBuffer(2) AND totalTensSoFar(0)/totalTensSoFar(0)_CLKF AND 
	NOT c1/onesValue(0)_bdd1/c1/onesValue(0)_bdd1_D2)
	OR (totalTensSoFar(1) AND NOT c3/itemToUse(0) AND 
	NOT c3/itemToUse(2) AND c3/itemToUse(1))
	OR (NOT c3/itemToUse(0) AND NOT c3/itemToUse(2) AND 
	NOT c3/itemToUse(1) AND NOT $OpTx$FX_DC$68 AND 
	NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2 AND NOT $OpTx$INV$64 AND 
	NOT totalTensSoFar(0)/totalTensSoFar(0)_CLKF));


c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2 <= ((c3/itemToUse(2))
	OR (NOT c3/itemToUse(0) AND NOT c3/itemToUse(1) AND 
	NOT $OpTx$FX_DC$68)
	OR (NOT c3/itemToUse(0) AND NOT c3/itemToUse(1) AND 
	c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2)
	OR (NOT c3/itemToUse(0) AND NOT c3/itemToUse(1) AND $OpTx$INV$64)
	OR (c3/itemToUse(0) AND c1/debouncers[0].c1/inBuffer(0) AND 
	c1/debouncers[0].c1/inBuffer(1) AND c1/debouncers[0].c1/inBuffer(2))
	OR (c3/itemToUse(0) AND c1/debouncers[1].c1/inBuffer(0) AND 
	c1/debouncers[1].c1/inBuffer(1) AND c1/debouncers[1].c1/inBuffer(2))
	OR (NOT totalTensSoFar(2) AND c3/itemToUse(1))
	OR (c3/itemToUse(0) AND c3/itemToUse(1))
	OR (c3/itemToUse(0) AND 
	NOT c1/onesValue(0)_bdd1/c1/onesValue(0)_bdd1_D2)
	OR (NOT c3/itemToUse(0) AND NOT c3/itemToUse(1) AND 
	c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2));

FTCPE_c3/itemToUse0: FTCPE port map (c3/itemToUse(0),'1',clock,'0','0');

FDCPE_c3/itemToUse1: FDCPE port map (c3/itemToUse(1),c3/itemToUse_D(1),clock,'0','0');
c3/itemToUse_D(1) <= ((NOT c3/itemToUse(0) AND c3/itemToUse(1))
	OR (c3/itemToUse(0) AND NOT c3/itemToUse(2) AND 
	NOT c3/itemToUse(1)));

FDCPE_c3/itemToUse2: FDCPE port map (c3/itemToUse(2),c3/itemToUse_D(2),clock,'0','0');
c3/itemToUse_D(2) <= ((NOT c3/itemToUse(0) AND c3/itemToUse(2))
	OR (c3/itemToUse(0) AND NOT c3/itemToUse(2) AND 
	c3/itemToUse(1)));


ssdSegmentSelect(0) <= ((c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2)
	OR (c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2 AND 
	c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2)
	OR (NOT c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2 AND 
	NOT c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2)
	OR (totalTensSoFar(3) AND NOT c3/itemToUse(0) AND 
	NOT c3/itemToUse(2) AND c3/itemToUse(1)));


ssdSegmentSelect(1) <= ((c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2)
	OR (c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 AND 
	NOT c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2)
	OR (NOT c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 AND 
	c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2)
	OR (totalTensSoFar(3) AND NOT c3/itemToUse(0) AND 
	NOT c3/itemToUse(2) AND c3/itemToUse(1)));


ssdSegmentSelect(2) <= NOT (((NOT totalTensSoFar(3) AND 
	c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 AND c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2 AND 
	c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2)
	OR (c3/itemToUse(0) AND 
	c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 AND c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2 AND 
	c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2)
	OR (c3/itemToUse(2) AND 
	c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 AND c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2 AND 
	c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2)
	OR (NOT c3/itemToUse(1) AND 
	c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 AND c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2 AND 
	c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2)));


ssdSegmentSelect(3) <= ((c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 AND 
	c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2)
	OR (c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 AND 
	c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2)
	OR (c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2 AND 
	c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2)
	OR (NOT c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 AND 
	NOT c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2 AND NOT c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2)
	OR (totalTensSoFar(3) AND NOT c3/itemToUse(0) AND 
	NOT c3/itemToUse(2) AND c3/itemToUse(1)));


ssdSegmentSelect(4) <= NOT (((NOT c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2)
	OR (NOT c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 AND 
	NOT c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2)
	OR (totalTensSoFar(3) AND NOT c3/itemToUse(0) AND 
	NOT c3/itemToUse(2) AND c3/itemToUse(1) AND 
	c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2)));


ssdSegmentSelect(5) <= ((NOT c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 AND 
	NOT c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2)
	OR (NOT c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 AND 
	c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2)
	OR (NOT c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2 AND 
	c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2)
	OR (totalTensSoFar(3) AND NOT c3/itemToUse(0) AND 
	NOT c3/itemToUse(2) AND c3/itemToUse(1)));


ssdSegmentSelect(6) <= ((c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 AND 
	c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2)
	OR (c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 AND 
	c3/display_bcdValue(0)/c3/display_bcdValue(0)_D2)
	OR (NOT c3/display_bcdValue(1)/c3/display_bcdValue(1)_D2 AND 
	NOT c3/display_bcdValue(2)/c3/display_bcdValue(2)_D2)
	OR (totalTensSoFar(3) AND NOT c3/itemToUse(0) AND 
	NOT c3/itemToUse(2) AND c3/itemToUse(1)));


ssdSegmentSelect(7) <= ((c3/itemToUse(0) AND NOT c3/itemToUse(2) AND 
	NOT c3/itemToUse(1) AND c1/debouncers[0].c1/inBuffer(0) AND 
	c1/debouncers[0].c1/inBuffer(1) AND c1/debouncers[0].c1/inBuffer(2))
	OR (c3/itemToUse(0) AND NOT c3/itemToUse(2) AND 
	NOT c3/itemToUse(1) AND c1/debouncers[1].c1/inBuffer(0) AND 
	c1/debouncers[1].c1/inBuffer(1) AND c1/debouncers[1].c1/inBuffer(2)));


ssdUnitSelect(0) <= (NOT c3/itemToUse(0) AND NOT c3/itemToUse(2) AND 
	NOT c3/itemToUse(1));


ssdUnitSelect(1) <= (c3/itemToUse(0) AND NOT c3/itemToUse(2) AND 
	NOT c3/itemToUse(1));


ssdUnitSelect(2) <= (NOT c3/itemToUse(0) AND NOT c3/itemToUse(2) AND 
	c3/itemToUse(1));


ssdUnitSelect(3) <= (c3/itemToUse(0) AND NOT c3/itemToUse(2) AND 
	c3/itemToUse(1));


ssdUnitSelect(4) <= (NOT c3/itemToUse(0) AND c3/itemToUse(2) AND 
	NOT c3/itemToUse(1));


ssdUnitSelect(5) <= ((c3/itemToUse(0) AND c3/itemToUse(2))
	OR (c3/itemToUse(2) AND c3/itemToUse(1)));

FTCPE_totalTensSoFar0: FTCPE port map (totalTensSoFar(0),totalTensSoFar_T(0),totalTensSoFar_C(0),NOT reset,'0');
totalTensSoFar_T(0) <= ((NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND 
	$OpTx$FX_DC$68 AND NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2 AND 
	NOT $OpTx$INV$64)
	OR (NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND 
	NOT $OpTx$FX_DC$68 AND c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2 AND 
	NOT $OpTx$INV$64));
totalTensSoFar_C(0) <= NOT ((NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND 
	NOT $OpTx$FX_DC$68 AND NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2));


totalTensSoFar(0)/totalTensSoFar(0)_CLKF <= (NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND 
	NOT $OpTx$FX_DC$68 AND NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2);

FDCPE_totalTensSoFar1: FDCPE port map (totalTensSoFar(1),totalTensSoFar_D(1),totalTensSoFar_C(1),NOT reset,'0');
totalTensSoFar_D(1) <= c2/total_Madd__add0000_Mxor_Result(1)__xor0000/c2/total_Madd__add0000_Mxor_Result(1)__xor0000_D13_
	 XOR 
totalTensSoFar_D(1) <= ((totalTensSoFar(0) AND 
	NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND $OpTx$FX_DC$68 AND 
	NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2 AND NOT $OpTx$INV$64)
	OR (totalTensSoFar(0) AND 
	NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND NOT $OpTx$FX_DC$68 AND 
	c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2 AND NOT $OpTx$INV$64));
totalTensSoFar_C(1) <= NOT ((NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND 
	NOT $OpTx$FX_DC$68 AND NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2));

FDCPE_totalTensSoFar2: FDCPE port map (totalTensSoFar(2),totalTensSoFar_D(2),totalTensSoFar_C(2),NOT reset,'0');
totalTensSoFar_D(2) <= c2/total_Madd__add0000_Mxor_Result(2)__xor0000/c2/total_Madd__add0000_Mxor_Result(2)__xor0000_D14_
	 XOR 
totalTensSoFar_D(2) <= ((totalTensSoFar(1) AND totalTensSoFar(0) AND 
	NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND NOT $OpTx$FX_DC$68 AND 
	c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2 AND NOT $OpTx$INV$64)
	OR (totalTensSoFar(1) AND 
	c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND NOT $OpTx$FX_DC$68 AND 
	NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2 AND NOT $OpTx$INV$64)
	OR (totalTensSoFar(1) AND totalTensSoFar(0) AND 
	NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND $OpTx$FX_DC$68 AND 
	NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2 AND NOT $OpTx$INV$64));
totalTensSoFar_C(2) <= NOT ((NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND 
	NOT $OpTx$FX_DC$68 AND NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2));

FTCPE_totalTensSoFar3: FTCPE port map (totalTensSoFar(3),totalTensSoFar_T(3),totalTensSoFar_C(3),NOT reset,'0');
totalTensSoFar_T(3) <= ((totalTensSoFar(1) AND totalTensSoFar(2) AND 
	c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND NOT $OpTx$FX_DC$68 AND 
	NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2 AND NOT $OpTx$INV$64)
	OR (totalTensSoFar(1) AND totalTensSoFar(2) AND 
	totalTensSoFar(0) AND NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND 
	NOT $OpTx$FX_DC$68 AND c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2 AND 
	NOT $OpTx$INV$64)
	OR (totalTensSoFar(2) AND 
	NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND $OpTx$FX_DC$68 AND 
	NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2 AND NOT $OpTx$INV$64)
	OR (totalTensSoFar(1) AND totalTensSoFar(0) AND 
	NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND $OpTx$FX_DC$68 AND 
	NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2 AND NOT $OpTx$INV$64));
totalTensSoFar_C(3) <= NOT ((NOT c1/debouncedCoins(3)/c1/debouncedCoins(3)_D2 AND 
	NOT $OpTx$FX_DC$68 AND NOT c1/debouncedCoins(4)/c1/debouncedCoins(4)_D2));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 ssdSegmentSelect<4>              23 GND                           
  2 ssdSegmentSelect<5>              24 buttons<4>                    
  3 ssdSegmentSelect<6>              25 buttons<5>                    
  4 ssdSegmentSelect<7>              26 reset                         
  5 clock                            27 KPR                           
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 ssdUnitSelect<5>              
 12 KPR                              34 ssdUnitSelect<4>              
 13 KPR                              35 ssdUnitSelect<3>              
 14 KPR                              36 ssdUnitSelect<2>              
 15 TDI                              37 ssdUnitSelect<1>              
 16 TMS                              38 ssdUnitSelect<0>              
 17 TCK                              39 KPR                           
 18 buttons<0>                       40 ssdSegmentSelect<0>           
 19 buttons<1>                       41 VCC                           
 20 buttons<2>                       42 ssdSegmentSelect<1>           
 21 VCC                              43 ssdSegmentSelect<2>           
 22 buttons<3>                       44 ssdSegmentSelect<3>           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 90
