# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../fsm_single_clk.srcs/sources_1/imports/source_code/single_clk_fsm.v"
verilog xil_defaultlib  "../../../fsm_single_clk.srcs/sim_1/imports/source_code/test_bech_fsm.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
