Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Thu Jul  9 18:57:36 2020
| Host              : pedro-nvme running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_timing_summary -file ./results/post_route_timing_summary.rpt
| Design            : gng
| Device            : xczu3eg-sfva625
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.359        0.000                      0                  739        0.045        0.000                      0                  739        0.677        0.000                       0                   429  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.359        0.000                      0                  739        0.045        0.000                      0                  739        0.677        0.000                       0                   429  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 c1_reg[0]_i_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg/DSP_A_B_DATA_INST/A[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.961ns (54.602%)  route 0.799ns (45.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 2.544 - 2.500 ) 
    Source Clock Delay      (SCD):    0.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=436, unset)          0.080     0.080    clk
    RAMB18_X2Y23         RAMB18E2                                     r  c1_reg[0]_i_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[13])
                                                      0.961     1.041 r  c1_reg[0]_i_1/DOUTADOUT[13]
                         net (fo=1, routed)           0.799     1.840    u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg/A[13]
    DSP48E2_X1Y29        DSP_A_B_DATA                                 r  u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg/DSP_A_B_DATA_INST/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=436, unset)          0.044     2.544    u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg/CLK
    DSP48E2_X1Y29        DSP_A_B_DATA                                 r  u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     2.544    
                         clock uncertainty           -0.035     2.509    
    DSP48E2_X1Y29        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[13])
                                                     -0.310     2.199    u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          2.199    
                         arrival time                          -1.840    
  -------------------------------------------------------------------
                         slack                                  0.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_gng_ctg/z1_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_gng_ctg/z1_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=436, unset)          0.012     0.012    u_gng_ctg/clk
    SLICE_X23Y54         FDSE                                         r  u_gng_ctg/z1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_gng_ctg/z1_reg[29]/Q
                         net (fo=2, routed)           0.060     0.111    u_gng_ctg/z1_next[53]
    SLICE_X23Y53         FDRE                                         r  u_gng_ctg/z1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=436, unset)          0.019     0.019    u_gng_ctg/clk
    SLICE_X23Y53         FDRE                                         r  u_gng_ctg/z1_reg[53]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y53         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    u_gng_ctg/z1_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         2.500       0.950      RAMB18_X2Y22  c0_r4_reg[17]_srl4_i_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X19Y70  u_gng_interp/x_r2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.250       0.677      SLICE_X19Y70  u_gng_interp/x_r2_reg[0]_srl2/CLK



