// Seed: 180613109
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12, id_13;
  assign id_8 = id_11;
  uwire id_14, id_15;
  uwire id_16 = {1'b0}, id_17;
  generate
    wire id_18, id_19;
  endgenerate
  wire id_20;
  wire id_21;
  wire id_22, id_23, id_24, id_25;
  tri id_26, id_27, id_28, id_29;
  assign id_4 = 1;
  wire id_30;
  always begin : LABEL_0
    id_28 = 1;
  end
  wire id_31, id_32;
  assign id_18 = id_30;
  wire id_33, id_34;
  assign id_25 = id_24;
  wire id_35, id_36;
  assign id_29 = 1;
endmodule
macromodule module_1 (
    output wire id_0,
    input wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri id_5,
    output tri0 id_6,
    input wand id_7
    , id_14,
    input tri0 id_8,
    input wand id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri id_12
);
  wor id_15, id_16 = id_11;
  wire id_17, id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_14,
      id_14,
      id_18,
      id_14,
      id_17,
      id_18,
      id_17
  );
  assign modCall_1.type_39 = 0;
  wire id_19, id_20, id_21, id_22;
endmodule
