#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002a8bec01e00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002a8bec1b840 .scope package, "ternary_pkg" "ternary_pkg" 3 5;
 .timescale 0 0;
P_000002a8bec1b100 .param/l "TRIT27_ZERO" 1 3 156, C4<000000000000000000000000000000000000000000000000000000>;
P_000002a8bec1b138 .param/l "TRIT2_ZERO" 1 3 143, C4<0000>;
P_000002a8bec1b170 .param/l "TRIT8_ONE" 1 3 146, C4<0000000000000001>;
P_000002a8bec1b1a8 .param/l "TRIT8_TWO" 1 3 152, C4<0000000000000110>;
P_000002a8bec1b1e0 .param/l "TRIT8_ZERO" 1 3 137, C4<0000000000000000>;
P_000002a8bec1b218 .param/l "TRIT9_ZERO" 1 3 140, C4<000000000000000000>;
enum000002a8be7a95b0 .enum4 (2)
   "T_ZERO" 2'b00,
   "T_POS_ONE" 2'b01,
   "T_NEG_ONE" 2'b10,
   "T_INVALID" 2'b11
 ;
S_000002a8bec1bfc0 .scope autofunction.vec4.s54, "bin_to_ternary" "bin_to_ternary" 3 76, 3 76 0, S_000002a8bec1b840;
 .timescale 0 0;
; Variable bin_to_ternary is vec4 return value of scope S_000002a8bec1bfc0
v000002a8bec0f700_0 .var/2s "i", 31 0;
v000002a8bec0fe80_0 .var "result", 53 0;
v000002a8bec0fb60_0 .var/s "temp", 31 0;
v000002a8bec0fc00_0 .var/s "val", 31 0;
TD_ternary_pkg.bin_to_ternary ;
    %load/vec4 v000002a8bec0fc00_0;
    %store/vec4 v000002a8bec0fb60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8bec0f700_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002a8bec0f700_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002a8bec0fb60_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000002a8bec0f700_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000002a8bec0fe80_0, 4, 2;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000002a8bec0f700_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000002a8bec0fe80_0, 4, 2;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000002a8bec0f700_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000002a8bec0fe80_0, 4, 2;
    %load/vec4 v000002a8bec0fb60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a8bec0fb60_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v000002a8bec0fb60_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %store/vec4 v000002a8bec0fb60_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002a8bec0f700_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002a8bec0f700_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000002a8bec0fe80_0;
    %ret/vec4 0, 0, 54;  Assign to bin_to_ternary (store_vec4_to_lval)
    %disable/flow S_000002a8bec1bfc0;
    %end;
S_000002a8bec22440 .scope autofunction.vec4.s2, "int_to_trit" "int_to_trit" 3 126, 3 126 0, S_000002a8bec1b840;
 .timescale 0 0;
; Variable int_to_trit is vec4 return value of scope S_000002a8bec22440
v000002a8bec0fca0_0 .var/2s "v", 31 0;
TD_ternary_pkg.int_to_trit ;
    %load/vec4 v000002a8bec0fca0_0;
    %dup/vec4;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000002a8bec22440;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000002a8bec22440;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000002a8bec22440;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_000002a8bec22440;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %end;
S_000002a8bec228e0 .scope autofunction.vec4.s4, "t_add_trit" "t_add_trit" 3 51, 3 51 0, S_000002a8bec1b840;
 .timescale 0 0;
v000002a8bec08400_0 .var "a", 1 0;
v000002a8bec07b40_0 .var "b", 1 0;
v000002a8bec07780_0 .var "cin", 1 0;
v000002a8bec07fa0_0 .var "cout", 1 0;
v000002a8bec07be0_0 .var "result", 1 0;
v000002a8bec07dc0_0 .var/s "sum", 2 0;
; Variable t_add_trit is vec4 return value of scope S_000002a8bec228e0
TD_ternary_pkg.t_add_trit ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002a8bec08400_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002a8bec08400_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002a8bec07b40_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002a8bec07b40_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002a8bec07780_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002a8bec07780_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %store/vec4 v000002a8bec07dc0_0, 0, 3;
    %load/vec4 v000002a8bec07dc0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002a8bec07be0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002a8bec07fa0_0, 0, 2;
    %jmp T_2.19;
T_2.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a8bec07be0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a8bec07fa0_0, 0, 2;
    %jmp T_2.19;
T_2.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a8bec07be0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a8bec07fa0_0, 0, 2;
    %jmp T_2.19;
T_2.13 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a8bec07be0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a8bec07fa0_0, 0, 2;
    %jmp T_2.19;
T_2.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a8bec07be0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a8bec07fa0_0, 0, 2;
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a8bec07be0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a8bec07fa0_0, 0, 2;
    %jmp T_2.19;
T_2.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002a8bec07be0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a8bec07fa0_0, 0, 2;
    %jmp T_2.19;
T_2.17 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a8bec07be0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002a8bec07fa0_0, 0, 2;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %load/vec4 v000002a8bec07fa0_0;
    %load/vec4 v000002a8bec07be0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 4;  Assign to t_add_trit (store_vec4_to_lval)
    %disable/flow S_000002a8bec228e0;
    %end;
S_000002a8bec22a70 .scope autofunction.vec4.s2, "t_max" "t_max" 3 43, 3 43 0, S_000002a8bec1b840;
 .timescale 0 0;
v000002a8bec7fcc0_0 .var "a", 1 0;
v000002a8bec7f5e0_0 .var "b", 1 0;
; Variable t_max is vec4 return value of scope S_000002a8bec22a70
TD_ternary_pkg.t_max ;
    %load/vec4 v000002a8bec7fcc0_0;
    %cmpi/e 3, 0, 2;
    %jmp/1 T_3.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a8bec7f5e0_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_3.22;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000002a8bec22a70;
T_3.20 ;
    %load/vec4 v000002a8bec7fcc0_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_3.25, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a8bec7f5e0_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_3.25;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000002a8bec22a70;
T_3.23 ;
    %load/vec4 v000002a8bec7fcc0_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_3.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a8bec7f5e0_0;
    %cmpi/e 0, 0, 2;
    %flag_or 4, 8;
T_3.28;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000002a8bec22a70;
T_3.26 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_000002a8bec22a70;
    %end;
S_000002a8bebc2a80 .scope autofunction.vec4.s2, "t_min" "t_min" 3 35, 3 35 0, S_000002a8bec1b840;
 .timescale 0 0;
v000002a8bec7ea00_0 .var "a", 1 0;
v000002a8bec7fe00_0 .var "b", 1 0;
; Variable t_min is vec4 return value of scope S_000002a8bebc2a80
TD_ternary_pkg.t_min ;
    %load/vec4 v000002a8bec7ea00_0;
    %cmpi/e 3, 0, 2;
    %jmp/1 T_4.31, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a8bec7fe00_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_4.31;
    %jmp/0xz  T_4.29, 4;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000002a8bebc2a80;
T_4.29 ;
    %load/vec4 v000002a8bec7ea00_0;
    %cmpi/e 2, 0, 2;
    %jmp/1 T_4.34, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a8bec7fe00_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_4.34;
    %jmp/0xz  T_4.32, 4;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000002a8bebc2a80;
T_4.32 ;
    %load/vec4 v000002a8bec7ea00_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_4.37, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a8bec7fe00_0;
    %cmpi/e 0, 0, 2;
    %flag_or 4, 8;
T_4.37;
    %jmp/0xz  T_4.35, 4;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000002a8bebc2a80;
T_4.35 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_000002a8bebc2a80;
    %end;
S_000002a8bebc2c10 .scope autofunction.vec4.s2, "t_neg" "t_neg" 3 25, 3 25 0, S_000002a8bec1b840;
 .timescale 0 0;
v000002a8bec7f7c0_0 .var "a", 1 0;
; Variable t_neg is vec4 return value of scope S_000002a8bebc2c10
TD_ternary_pkg.t_neg ;
    %load/vec4 v000002a8bec7f7c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000002a8bebc2c10;
    %jmp T_5.42;
T_5.38 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000002a8bebc2c10;
    %jmp T_5.42;
T_5.39 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000002a8bebc2c10;
    %jmp T_5.42;
T_5.40 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_000002a8bebc2c10;
    %jmp T_5.42;
T_5.42 ;
    %pop/vec4 1;
    %end;
S_000002a8bebbdd40 .scope autofunction.vec4.u32, "ternary_to_bin" "ternary_to_bin" 3 97, 3 97 0, S_000002a8bec1b840;
 .timescale 0 0;
v000002a8bec7ff40_0 .var/2s "i", 31 0;
v000002a8bec7f360_0 .var/s "power3", 31 0;
v000002a8bec7f400_0 .var/s "result", 31 0;
; Variable ternary_to_bin is vec4 return value of scope S_000002a8bebbdd40
v000002a8bec7f860_0 .var "val", 53 0;
TD_ternary_pkg.ternary_to_bin ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8bec7f400_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002a8bec7f360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8bec7ff40_0, 0, 32;
T_6.43 ;
    %load/vec4 v000002a8bec7ff40_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_6.44, 5;
    %load/vec4 v000002a8bec7f860_0;
    %load/vec4 v000002a8bec7ff40_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.46, 6;
    %jmp T_6.48;
T_6.45 ;
    %load/vec4 v000002a8bec7f400_0;
    %load/vec4 v000002a8bec7f360_0;
    %sub;
    %store/vec4 v000002a8bec7f400_0, 0, 32;
    %jmp T_6.48;
T_6.46 ;
    %load/vec4 v000002a8bec7f400_0;
    %load/vec4 v000002a8bec7f360_0;
    %add;
    %store/vec4 v000002a8bec7f400_0, 0, 32;
    %jmp T_6.48;
T_6.48 ;
    %pop/vec4 1;
    %load/vec4 v000002a8bec7f360_0;
    %muli 3, 0, 32;
    %store/vec4 v000002a8bec7f360_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002a8bec7ff40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002a8bec7ff40_0, 0, 32;
    %jmp T_6.43;
T_6.44 ;
    %load/vec4 v000002a8bec7f400_0;
    %ret/vec4 0, 0, 32;  Assign to ternary_to_bin (store_vec4_to_lval)
    %disable/flow S_000002a8bebbdd40;
    %end;
S_000002a8bebbded0 .scope autofunction.vec2.u32, "trit_to_int" "trit_to_int" 3 116, 3 116 0, S_000002a8bec1b840;
 .timescale 0 0;
v000002a8bec7f220_0 .var "t", 1 0;
; Variable trit_to_int is bool return value of scope S_000002a8bebbded0
TD_ternary_pkg.trit_to_int ;
    %load/vec4 v000002a8bec7f220_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %pushi/vec4 99, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000002a8bebbded0;
    %jmp T_7.53;
T_7.49 ;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000002a8bebbded0;
    %jmp T_7.53;
T_7.50 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000002a8bebbded0;
    %jmp T_7.53;
T_7.51 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_000002a8bebbded0;
    %jmp T_7.53;
T_7.53 ;
    %pop/vec4 1;
    %end;
S_000002a8bec1bbe0 .scope module, "tb_ternary_adder_icarus" "tb_ternary_adder_icarus" 4 15;
 .timescale -9 -12;
P_000002a8bec12d40 .param/l "WIDTH" 1 4 18, +C4<00000000000000000000000000001000>;
v000002a8bec811e0_0 .var "a", 15 0;
v000002a8bec818c0_0 .var "b", 15 0;
v000002a8bec81b40_0 .var "cin", 1 0;
v000002a8bec825e0_0 .net "cout", 1 0, L_000002a8bec85980;  1 drivers
v000002a8bec81960_0 .var/i "fail_count", 31 0;
v000002a8bec81280_0 .var/i "pass_count", 31 0;
v000002a8bec813c0_0 .net "sum", 15 0, L_000002a8bec858e0;  1 drivers
S_000002a8bec80100 .scope task, "check_result" "check_result" 4 115, 4 115 0, S_000002a8bec1bbe0;
 .timescale -9 -12;
v000002a8bec7e3c0_0 .var/i "a_val", 31 0;
v000002a8bec7fa40_0 .var/i "actual", 31 0;
v000002a8bec7fae0_0 .var/i "b_val", 31 0;
v000002a8bec7e140_0 .var/i "expected", 31 0;
TD_tb_ternary_adder_icarus.check_result ;
    %alloc S_000002a8bec82c50;
    %load/vec4 v000002a8bec813c0_0;
    %store/vec4 v000002a8bec82540_0, 0, 16;
    %callf/vec4 TD_tb_ternary_adder_icarus.ternary_array_to_int, S_000002a8bec82c50;
    %free S_000002a8bec82c50;
    %store/vec4 v000002a8bec7fa40_0, 0, 32;
    %load/vec4 v000002a8bec825e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.54, 4;
    %load/vec4 v000002a8bec7fa40_0;
    %addi 6561, 0, 32;
    %store/vec4 v000002a8bec7fa40_0, 0, 32;
    %jmp T_8.55;
T_8.54 ;
    %load/vec4 v000002a8bec825e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.56, 4;
    %load/vec4 v000002a8bec7fa40_0;
    %subi 6561, 0, 32;
    %store/vec4 v000002a8bec7fa40_0, 0, 32;
T_8.56 ;
T_8.55 ;
    %load/vec4 v000002a8bec7fa40_0;
    %load/vec4 v000002a8bec7e140_0;
    %cmp/e;
    %jmp/0xz  T_8.58, 4;
    %vpi_call/w 4 128 "$display", "  %0d + %0d = %0d (expected %0d) - PASS", v000002a8bec7e3c0_0, v000002a8bec7fae0_0, v000002a8bec7fa40_0, v000002a8bec7e140_0 {0 0 0};
    %load/vec4 v000002a8bec81280_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a8bec81280_0, 0, 32;
    %jmp T_8.59;
T_8.58 ;
    %vpi_call/w 4 131 "$display", "  %0d + %0d = %0d (expected %0d) - FAIL ***", v000002a8bec7e3c0_0, v000002a8bec7fae0_0, v000002a8bec7fa40_0, v000002a8bec7e140_0 {0 0 0};
    %load/vec4 v000002a8bec81960_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a8bec81960_0, 0, 32;
T_8.59 ;
    %end;
S_000002a8bec80290 .scope module, "dut" "ternary_adder" 4 31, 5 7 0, S_000002a8bec1bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_000002a8bec12e40 .param/l "WIDTH" 0 5 10, +C4<00000000000000000000000000001000>;
L_000002a8bec0baf0 .functor BUFZ 2, v000002a8bec81b40_0, C4<00>, C4<00>, C4<00>;
v000002a8bec81c80_0 .net *"_ivl_61", 1 0, L_000002a8bec0baf0;  1 drivers
v000002a8bec80e20_0 .net "a", 15 0, v000002a8bec811e0_0;  1 drivers
v000002a8bec81500_0 .net "b", 15 0, v000002a8bec818c0_0;  1 drivers
v000002a8bec82360_0 .net "carry", 17 0, L_000002a8bec85ac0;  1 drivers
v000002a8bec82400_0 .net "cin", 1 0, v000002a8bec81b40_0;  1 drivers
v000002a8bec80ec0_0 .net "cout", 1 0, L_000002a8bec85980;  alias, 1 drivers
v000002a8bec810a0_0 .net "sum", 15 0, L_000002a8bec858e0;  alias, 1 drivers
L_000002a8bec81d20 .part v000002a8bec811e0_0, 0, 2;
L_000002a8bec85e80 .part v000002a8bec818c0_0, 0, 2;
L_000002a8bec85fc0 .part L_000002a8bec85ac0, 0, 2;
L_000002a8bec86060 .part v000002a8bec811e0_0, 2, 2;
L_000002a8bec86740 .part v000002a8bec818c0_0, 2, 2;
L_000002a8bec852a0 .part L_000002a8bec85ac0, 2, 2;
L_000002a8bec86420 .part v000002a8bec811e0_0, 4, 2;
L_000002a8bec85660 .part v000002a8bec818c0_0, 4, 2;
L_000002a8bec84bc0 .part L_000002a8bec85ac0, 4, 2;
L_000002a8bec85d40 .part v000002a8bec811e0_0, 6, 2;
L_000002a8bec84b20 .part v000002a8bec818c0_0, 6, 2;
L_000002a8bec849e0 .part L_000002a8bec85ac0, 6, 2;
L_000002a8bec857a0 .part v000002a8bec811e0_0, 8, 2;
L_000002a8bec862e0 .part v000002a8bec818c0_0, 8, 2;
L_000002a8bec86240 .part L_000002a8bec85ac0, 8, 2;
L_000002a8bec84f80 .part v000002a8bec811e0_0, 10, 2;
L_000002a8bec85840 .part v000002a8bec818c0_0, 10, 2;
L_000002a8bec84c60 .part L_000002a8bec85ac0, 10, 2;
L_000002a8bec85160 .part v000002a8bec811e0_0, 12, 2;
L_000002a8bec866a0 .part v000002a8bec818c0_0, 12, 2;
L_000002a8bec84da0 .part L_000002a8bec85ac0, 12, 2;
L_000002a8bec85480 .part v000002a8bec811e0_0, 14, 2;
L_000002a8bec85520 .part v000002a8bec818c0_0, 14, 2;
L_000002a8bec855c0 .part L_000002a8bec85ac0, 14, 2;
LS_000002a8bec858e0_0_0 .concat8 [ 2 2 2 2], L_000002a8bec816e0, L_000002a8bec86100, L_000002a8bec864c0, L_000002a8bec867e0;
LS_000002a8bec858e0_0_4 .concat8 [ 2 2 2 2], L_000002a8bec850c0, L_000002a8bec85f20, L_000002a8bec86600, L_000002a8bec85200;
L_000002a8bec858e0 .concat8 [ 8 8 0 0], LS_000002a8bec858e0_0_0, LS_000002a8bec858e0_0_4;
LS_000002a8bec85ac0_0_0 .concat8 [ 2 2 2 2], L_000002a8bec0baf0, L_000002a8bec81640, L_000002a8bec85700, L_000002a8bec84d00;
LS_000002a8bec85ac0_0_4 .concat8 [ 2 2 2 2], L_000002a8bec84a80, L_000002a8bec85c00, L_000002a8bec853e0, L_000002a8bec86560;
LS_000002a8bec85ac0_0_8 .concat8 [ 2 0 0 0], L_000002a8bec84ee0;
L_000002a8bec85ac0 .concat8 [ 8 8 2 0], LS_000002a8bec85ac0_0_0, LS_000002a8bec85ac0_0_4, LS_000002a8bec85ac0_0_8;
L_000002a8bec85980 .part L_000002a8bec85ac0, 16, 2;
S_000002a8bec80420 .scope generate, "gen_adders[0]" "gen_adders[0]" 5 25, 5 25 0, S_000002a8bec80290;
 .timescale 0 0;
P_000002a8bec12980 .param/l "i" 0 5 25, +C4<00>;
S_000002a8bec805b0 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000002a8bec80420;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000002a8bec7f680_0 .net "a", 1 0, L_000002a8bec81d20;  1 drivers
v000002a8bec7f900_0 .net "b", 1 0, L_000002a8bec85e80;  1 drivers
v000002a8bec7fea0_0 .net "cin", 1 0, L_000002a8bec85fc0;  1 drivers
v000002a8bec7ef00_0 .net "cout", 1 0, L_000002a8bec81640;  1 drivers
v000002a8bec7e1e0_0 .net "result", 3 0, L_000002a8bec815a0;  1 drivers
v000002a8bec7eb40_0 .net "sum", 1 0, L_000002a8bec816e0;  1 drivers
L_000002a8bec815a0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000002a8bec81d20, L_000002a8bec85e80, L_000002a8bec85fc0 (v000002a8bec08400_0, v000002a8bec07b40_0, v000002a8bec07780_0) S_000002a8bec228e0;
L_000002a8bec81640 .part L_000002a8bec815a0, 2, 2;
L_000002a8bec816e0 .part L_000002a8bec815a0, 0, 2;
S_000002a8bec80740 .scope generate, "gen_adders[1]" "gen_adders[1]" 5 25, 5 25 0, S_000002a8bec80290;
 .timescale 0 0;
P_000002a8bec12880 .param/l "i" 0 5 25, +C4<01>;
S_000002a8bec5db80 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000002a8bec80740;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000002a8bec7ebe0_0 .net "a", 1 0, L_000002a8bec86060;  1 drivers
v000002a8bec7edc0_0 .net "b", 1 0, L_000002a8bec86740;  1 drivers
v000002a8bec7ffe0_0 .net "cin", 1 0, L_000002a8bec852a0;  1 drivers
v000002a8bec7e460_0 .net "cout", 1 0, L_000002a8bec85700;  1 drivers
v000002a8bec7e780_0 .net "result", 3 0, L_000002a8bec84940;  1 drivers
v000002a8bec7fb80_0 .net "sum", 1 0, L_000002a8bec86100;  1 drivers
L_000002a8bec84940 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000002a8bec86060, L_000002a8bec86740, L_000002a8bec852a0 (v000002a8bec08400_0, v000002a8bec07b40_0, v000002a8bec07780_0) S_000002a8bec228e0;
L_000002a8bec85700 .part L_000002a8bec84940, 2, 2;
L_000002a8bec86100 .part L_000002a8bec84940, 0, 2;
S_000002a8bec5dd10 .scope generate, "gen_adders[2]" "gen_adders[2]" 5 25, 5 25 0, S_000002a8bec80290;
 .timescale 0 0;
P_000002a8bec12600 .param/l "i" 0 5 25, +C4<010>;
S_000002a8bec5d9f0 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000002a8bec5dd10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000002a8bec7e500_0 .net "a", 1 0, L_000002a8bec86420;  1 drivers
v000002a8bec7e5a0_0 .net "b", 1 0, L_000002a8bec85660;  1 drivers
v000002a8bec7ec80_0 .net "cin", 1 0, L_000002a8bec84bc0;  1 drivers
v000002a8bec7fc20_0 .net "cout", 1 0, L_000002a8bec84d00;  1 drivers
v000002a8bec7e640_0 .net "result", 3 0, L_000002a8bec861a0;  1 drivers
v000002a8bec7ee60_0 .net "sum", 1 0, L_000002a8bec864c0;  1 drivers
L_000002a8bec861a0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000002a8bec86420, L_000002a8bec85660, L_000002a8bec84bc0 (v000002a8bec08400_0, v000002a8bec07b40_0, v000002a8bec07780_0) S_000002a8bec228e0;
L_000002a8bec84d00 .part L_000002a8bec861a0, 2, 2;
L_000002a8bec864c0 .part L_000002a8bec861a0, 0, 2;
S_000002a8bec5d860 .scope generate, "gen_adders[3]" "gen_adders[3]" 5 25, 5 25 0, S_000002a8bec80290;
 .timescale 0 0;
P_000002a8bec12b40 .param/l "i" 0 5 25, +C4<011>;
S_000002a8bec5dea0 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000002a8bec5d860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000002a8bec7e820_0 .net "a", 1 0, L_000002a8bec85d40;  1 drivers
v000002a8bec7e8c0_0 .net "b", 1 0, L_000002a8bec84b20;  1 drivers
v000002a8bec7e960_0 .net "cin", 1 0, L_000002a8bec849e0;  1 drivers
v000002a8bec7ed20_0 .net "cout", 1 0, L_000002a8bec84a80;  1 drivers
v000002a8bec7efa0_0 .net "result", 3 0, L_000002a8bec85de0;  1 drivers
v000002a8bec7f180_0 .net "sum", 1 0, L_000002a8bec867e0;  1 drivers
L_000002a8bec85de0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000002a8bec85d40, L_000002a8bec84b20, L_000002a8bec849e0 (v000002a8bec08400_0, v000002a8bec07b40_0, v000002a8bec07780_0) S_000002a8bec228e0;
L_000002a8bec84a80 .part L_000002a8bec85de0, 2, 2;
L_000002a8bec867e0 .part L_000002a8bec85de0, 0, 2;
S_000002a8bec5d3b0 .scope generate, "gen_adders[4]" "gen_adders[4]" 5 25, 5 25 0, S_000002a8bec80290;
 .timescale 0 0;
P_000002a8bec12680 .param/l "i" 0 5 25, +C4<0100>;
S_000002a8bec5d6d0 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000002a8bec5d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000002a8bec7f040_0 .net "a", 1 0, L_000002a8bec857a0;  1 drivers
v000002a8bec7f0e0_0 .net "b", 1 0, L_000002a8bec862e0;  1 drivers
v000002a8bec7f2c0_0 .net "cin", 1 0, L_000002a8bec86240;  1 drivers
v000002a8bec7f4a0_0 .net "cout", 1 0, L_000002a8bec85c00;  1 drivers
v000002a8bec7f540_0 .net "result", 3 0, L_000002a8bec85340;  1 drivers
v000002a8bec7f720_0 .net "sum", 1 0, L_000002a8bec850c0;  1 drivers
L_000002a8bec85340 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000002a8bec857a0, L_000002a8bec862e0, L_000002a8bec86240 (v000002a8bec08400_0, v000002a8bec07b40_0, v000002a8bec07780_0) S_000002a8bec228e0;
L_000002a8bec85c00 .part L_000002a8bec85340, 2, 2;
L_000002a8bec850c0 .part L_000002a8bec85340, 0, 2;
S_000002a8bec5d090 .scope generate, "gen_adders[5]" "gen_adders[5]" 5 25, 5 25 0, S_000002a8bec80290;
 .timescale 0 0;
P_000002a8bec12700 .param/l "i" 0 5 25, +C4<0101>;
S_000002a8bec5d220 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000002a8bec5d090;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000002a8bec822c0_0 .net "a", 1 0, L_000002a8bec84f80;  1 drivers
v000002a8bec827c0_0 .net "b", 1 0, L_000002a8bec85840;  1 drivers
v000002a8bec81fa0_0 .net "cin", 1 0, L_000002a8bec84c60;  1 drivers
v000002a8bec82680_0 .net "cout", 1 0, L_000002a8bec853e0;  1 drivers
v000002a8bec81be0_0 .net "result", 3 0, L_000002a8bec86380;  1 drivers
v000002a8bec81aa0_0 .net "sum", 1 0, L_000002a8bec85f20;  1 drivers
L_000002a8bec86380 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000002a8bec84f80, L_000002a8bec85840, L_000002a8bec84c60 (v000002a8bec08400_0, v000002a8bec07b40_0, v000002a8bec07780_0) S_000002a8bec228e0;
L_000002a8bec853e0 .part L_000002a8bec86380, 2, 2;
L_000002a8bec85f20 .part L_000002a8bec86380, 0, 2;
S_000002a8bec5d540 .scope generate, "gen_adders[6]" "gen_adders[6]" 5 25, 5 25 0, S_000002a8bec80290;
 .timescale 0 0;
P_000002a8bec13200 .param/l "i" 0 5 25, +C4<0110>;
S_000002a8bec835b0 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000002a8bec5d540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000002a8bec82180_0 .net "a", 1 0, L_000002a8bec85160;  1 drivers
v000002a8bec80b00_0 .net "b", 1 0, L_000002a8bec866a0;  1 drivers
v000002a8bec80ce0_0 .net "cin", 1 0, L_000002a8bec84da0;  1 drivers
v000002a8bec81a00_0 .net "cout", 1 0, L_000002a8bec86560;  1 drivers
v000002a8bec82040_0 .net "result", 3 0, L_000002a8bec85020;  1 drivers
v000002a8bec809c0_0 .net "sum", 1 0, L_000002a8bec86600;  1 drivers
L_000002a8bec85020 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000002a8bec85160, L_000002a8bec866a0, L_000002a8bec84da0 (v000002a8bec08400_0, v000002a8bec07b40_0, v000002a8bec07780_0) S_000002a8bec228e0;
L_000002a8bec86560 .part L_000002a8bec85020, 2, 2;
L_000002a8bec86600 .part L_000002a8bec85020, 0, 2;
S_000002a8bec843c0 .scope generate, "gen_adders[7]" "gen_adders[7]" 5 25, 5 25 0, S_000002a8bec80290;
 .timescale 0 0;
P_000002a8bec12f80 .param/l "i" 0 5 25, +C4<0111>;
S_000002a8bec83740 .scope module, "u_btfa" "btfa" 5 26, 6 10 0, S_000002a8bec843c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v000002a8bec81820_0 .net "a", 1 0, L_000002a8bec85480;  1 drivers
v000002a8bec81e60_0 .net "b", 1 0, L_000002a8bec85520;  1 drivers
v000002a8bec820e0_0 .net "cin", 1 0, L_000002a8bec855c0;  1 drivers
v000002a8bec82720_0 .net "cout", 1 0, L_000002a8bec84ee0;  1 drivers
v000002a8bec82220_0 .net "result", 3 0, L_000002a8bec84e40;  1 drivers
v000002a8bec80920_0 .net "sum", 1 0, L_000002a8bec85200;  1 drivers
L_000002a8bec84e40 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_000002a8bec85480, L_000002a8bec85520, L_000002a8bec855c0 (v000002a8bec08400_0, v000002a8bec07b40_0, v000002a8bec07780_0) S_000002a8bec228e0;
L_000002a8bec84ee0 .part L_000002a8bec84e40, 2, 2;
L_000002a8bec85200 .part L_000002a8bec84e40, 0, 2;
S_000002a8bec84230 .scope task, "set_all_zero" "set_all_zero" 4 70, 4 70 0, S_000002a8bec1bbe0;
 .timescale -9 -12;
v000002a8bec824a0_0 .var "arr", 15 0;
v000002a8bec80c40_0 .var/i "idx", 31 0;
TD_tb_ternary_adder_icarus.set_all_zero ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8bec80c40_0, 0, 32;
T_9.60 ;
    %load/vec4 v000002a8bec80c40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.61, 5;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000002a8bec80c40_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000002a8bec824a0_0, 4, 2;
    %load/vec4 v000002a8bec80c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a8bec80c40_0, 0, 32;
    %jmp T_9.60;
T_9.61 ;
    %end;
S_000002a8bec84550 .scope task, "set_ternary_from_int" "set_ternary_from_int" 4 81, 4 81 0, S_000002a8bec1bbe0;
 .timescale -9 -12;
v000002a8bec80a60_0 .var "arr", 15 0;
v000002a8bec80d80_0 .var/i "idx", 31 0;
v000002a8bec80f60_0 .var/i "remainder", 31 0;
v000002a8bec81460_0 .var/i "temp", 31 0;
v000002a8bec81dc0_0 .var/i "val", 31 0;
TD_tb_ternary_adder_icarus.set_ternary_from_int ;
    %load/vec4 v000002a8bec81dc0_0;
    %store/vec4 v000002a8bec81460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8bec80d80_0, 0, 32;
T_10.62 ;
    %load/vec4 v000002a8bec80d80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.63, 5;
    %load/vec4 v000002a8bec81460_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.64, 5;
    %load/vec4 v000002a8bec81460_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %store/vec4 v000002a8bec80f60_0, 0, 32;
    %load/vec4 v000002a8bec80f60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.66, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000002a8bec80d80_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000002a8bec80a60_0, 4, 2;
    %jmp T_10.67;
T_10.66 ;
    %load/vec4 v000002a8bec80f60_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.68, 4;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000002a8bec80d80_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000002a8bec80a60_0, 4, 2;
    %jmp T_10.69;
T_10.68 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000002a8bec80d80_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000002a8bec80a60_0, 4, 2;
    %load/vec4 v000002a8bec81460_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a8bec81460_0, 0, 32;
T_10.69 ;
T_10.67 ;
    %load/vec4 v000002a8bec81460_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %store/vec4 v000002a8bec81460_0, 0, 32;
    %jmp T_10.65;
T_10.64 ;
    %load/vec4 v000002a8bec81460_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002a8bec81460_0, 0, 32;
    %load/vec4 v000002a8bec81460_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %store/vec4 v000002a8bec80f60_0, 0, 32;
    %load/vec4 v000002a8bec80f60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.70, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000002a8bec80d80_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000002a8bec80a60_0, 4, 2;
    %jmp T_10.71;
T_10.70 ;
    %load/vec4 v000002a8bec80f60_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.72, 4;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v000002a8bec80d80_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000002a8bec80a60_0, 4, 2;
    %jmp T_10.73;
T_10.72 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v000002a8bec80d80_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v000002a8bec80a60_0, 4, 2;
    %load/vec4 v000002a8bec81460_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a8bec81460_0, 0, 32;
T_10.73 ;
T_10.71 ;
    %load/vec4 v000002a8bec81460_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002a8bec81460_0, 0, 32;
T_10.65 ;
    %load/vec4 v000002a8bec80d80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a8bec80d80_0, 0, 32;
    %jmp T_10.62;
T_10.63 ;
    %end;
S_000002a8bec82c50 .scope autofunction.vec4.u32, "ternary_array_to_int" "ternary_array_to_int" 4 53, 4 53 0, S_000002a8bec1bbe0;
 .timescale -9 -12;
v000002a8bec82540_0 .var "arr", 15 0;
v000002a8bec81780_0 .var/i "idx", 31 0;
v000002a8bec81000_0 .var/i "power3", 31 0;
v000002a8bec80ba0_0 .var/i "result", 31 0;
; Variable ternary_array_to_int is vec4 return value of scope S_000002a8bec82c50
TD_tb_ternary_adder_icarus.ternary_array_to_int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8bec80ba0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002a8bec81000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8bec81780_0, 0, 32;
T_11.74 ;
    %load/vec4 v000002a8bec81780_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.75, 5;
    %load/vec4 v000002a8bec80ba0_0;
    %alloc S_000002a8bec82f70;
    %load/vec4 v000002a8bec82540_0;
    %load/vec4 v000002a8bec81780_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %store/vec4 v000002a8bec81140_0, 0, 2;
    %callf/vec4 TD_tb_ternary_adder_icarus.trit_to_int_local, S_000002a8bec82f70;
    %free S_000002a8bec82f70;
    %load/vec4 v000002a8bec81000_0;
    %mul;
    %add;
    %store/vec4 v000002a8bec80ba0_0, 0, 32;
    %load/vec4 v000002a8bec81000_0;
    %muli 3, 0, 32;
    %store/vec4 v000002a8bec81000_0, 0, 32;
    %load/vec4 v000002a8bec81780_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a8bec81780_0, 0, 32;
    %jmp T_11.74;
T_11.75 ;
    %load/vec4 v000002a8bec80ba0_0;
    %ret/vec4 0, 0, 32;  Assign to ternary_array_to_int (store_vec4_to_lval)
    %end;
S_000002a8bec82f70 .scope autofunction.vec4.u32, "trit_to_int_local" "trit_to_int_local" 4 40, 4 40 0, S_000002a8bec1bbe0;
 .timescale -9 -12;
v000002a8bec81140_0 .var "t", 1 0;
; Variable trit_to_int_local is vec4 return value of scope S_000002a8bec82f70
TD_tb_ternary_adder_icarus.trit_to_int_local ;
    %load/vec4 v000002a8bec81140_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.76, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.77, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.78, 6;
    %pushi/vec4 99, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int_local (store_vec4_to_lval)
    %jmp T_12.80;
T_12.76 ;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int_local (store_vec4_to_lval)
    %jmp T_12.80;
T_12.77 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int_local (store_vec4_to_lval)
    %jmp T_12.80;
T_12.78 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int_local (store_vec4_to_lval)
    %jmp T_12.80;
T_12.80 ;
    %pop/vec4 1;
    %end;
    .scope S_000002a8bec1bbe0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8bec81280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8bec81960_0, 0, 32;
    %vpi_call/w 4 142 "$display", "=== Ternary Adder Test (Icarus Compatible) ===" {0 0 0};
    %vpi_call/w 4 143 "$display", "WIDTH = %0d trits", P_000002a8bec12d40 {0 0 0};
    %vpi_call/w 4 144 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002a8bec81b40_0, 0, 2;
    %vpi_call/w 4 149 "$display", "Test 1: 0 + 0" {0 0 0};
    %fork TD_tb_ternary_adder_icarus.set_all_zero, S_000002a8bec84230;
    %join;
    %load/vec4 v000002a8bec824a0_0;
    %store/vec4 v000002a8bec811e0_0, 0, 16;
    %fork TD_tb_ternary_adder_icarus.set_all_zero, S_000002a8bec84230;
    %join;
    %load/vec4 v000002a8bec824a0_0;
    %store/vec4 v000002a8bec818c0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8bec7e3c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8bec7fae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a8bec7e140_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.check_result, S_000002a8bec80100;
    %join;
    %vpi_call/w 4 156 "$display", "Test 2: 1 + 1" {0 0 0};
    %fork TD_tb_ternary_adder_icarus.set_all_zero, S_000002a8bec84230;
    %join;
    %load/vec4 v000002a8bec824a0_0;
    %store/vec4 v000002a8bec811e0_0, 0, 16;
    %fork TD_tb_ternary_adder_icarus.set_all_zero, S_000002a8bec84230;
    %join;
    %load/vec4 v000002a8bec824a0_0;
    %store/vec4 v000002a8bec818c0_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a8bec811e0_0, 4, 2;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002a8bec818c0_0, 4, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002a8bec7e3c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002a8bec7fae0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002a8bec7e140_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.check_result, S_000002a8bec80100;
    %join;
    %vpi_call/w 4 165 "$display", "Test 3: 10 + 5" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002a8bec81dc0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000002a8bec84550;
    %join;
    %load/vec4 v000002a8bec80a60_0;
    %store/vec4 v000002a8bec811e0_0, 0, 16;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002a8bec81dc0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000002a8bec84550;
    %join;
    %load/vec4 v000002a8bec80a60_0;
    %store/vec4 v000002a8bec818c0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002a8bec7e3c0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002a8bec7fae0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000002a8bec7e140_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.check_result, S_000002a8bec80100;
    %join;
    %vpi_call/w 4 172 "$display", "Test 4: -5 + 10" {0 0 0};
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v000002a8bec81dc0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000002a8bec84550;
    %join;
    %load/vec4 v000002a8bec80a60_0;
    %store/vec4 v000002a8bec811e0_0, 0, 16;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002a8bec81dc0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000002a8bec84550;
    %join;
    %load/vec4 v000002a8bec80a60_0;
    %store/vec4 v000002a8bec818c0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v000002a8bec7e3c0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002a8bec7fae0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002a8bec7e140_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.check_result, S_000002a8bec80100;
    %join;
    %vpi_call/w 4 179 "$display", "Test 5: 100 + 100" {0 0 0};
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000002a8bec81dc0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000002a8bec84550;
    %join;
    %load/vec4 v000002a8bec80a60_0;
    %store/vec4 v000002a8bec811e0_0, 0, 16;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000002a8bec81dc0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000002a8bec84550;
    %join;
    %load/vec4 v000002a8bec80a60_0;
    %store/vec4 v000002a8bec818c0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000002a8bec7e3c0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000002a8bec7fae0_0, 0, 32;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v000002a8bec7e140_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.check_result, S_000002a8bec80100;
    %join;
    %vpi_call/w 4 186 "$display", "Test 6: -100 + -50" {0 0 0};
    %pushi/vec4 4294967196, 0, 32;
    %store/vec4 v000002a8bec81dc0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000002a8bec84550;
    %join;
    %load/vec4 v000002a8bec80a60_0;
    %store/vec4 v000002a8bec811e0_0, 0, 16;
    %pushi/vec4 4294967246, 0, 32;
    %store/vec4 v000002a8bec81dc0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000002a8bec84550;
    %join;
    %load/vec4 v000002a8bec80a60_0;
    %store/vec4 v000002a8bec818c0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 4294967196, 0, 32;
    %store/vec4 v000002a8bec7e3c0_0, 0, 32;
    %pushi/vec4 4294967246, 0, 32;
    %store/vec4 v000002a8bec7fae0_0, 0, 32;
    %pushi/vec4 4294967146, 0, 32;
    %store/vec4 v000002a8bec7e140_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.check_result, S_000002a8bec80100;
    %join;
    %vpi_call/w 4 193 "$display", "Test 7: Large positive addition" {0 0 0};
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v000002a8bec81dc0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000002a8bec84550;
    %join;
    %load/vec4 v000002a8bec80a60_0;
    %store/vec4 v000002a8bec811e0_0, 0, 16;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v000002a8bec81dc0_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.set_ternary_from_int, S_000002a8bec84550;
    %join;
    %load/vec4 v000002a8bec80a60_0;
    %store/vec4 v000002a8bec818c0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v000002a8bec7e3c0_0, 0, 32;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v000002a8bec7fae0_0, 0, 32;
    %pushi/vec4 1500, 0, 32;
    %store/vec4 v000002a8bec7e140_0, 0, 32;
    %fork TD_tb_ternary_adder_icarus.check_result, S_000002a8bec80100;
    %join;
    %vpi_call/w 4 199 "$display", "\000" {0 0 0};
    %vpi_call/w 4 200 "$display", "------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 201 "$display", "Results: %0d PASS, %0d FAIL", v000002a8bec81280_0, v000002a8bec81960_0 {0 0 0};
    %load/vec4 v000002a8bec81960_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call/w 4 204 "$display", "*** ALL TESTS PASSED ***" {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 4 206 "$display", "*** SOME TESTS FAILED ***" {0 0 0};
T_13.1 ;
    %vpi_call/w 4 208 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "rtl/ternary_pkg.sv";
    "tb/tb_ternary_adder_icarus.sv";
    "rtl/ternary_adder.sv";
    "rtl/btfa.sv";
