Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Nov 22 17:57:46 2025
| Host         : tlf51.see.ed.ac.uk running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file Input_Output_control_sets_placed.rpt
| Design       : Input_Output
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    18 |
| Minimum Number of register sites lost to control set restrictions |    45 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           11 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |             138 |           45 |
| Yes          | No                    | No                     |              34 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             337 |           84 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|     Clock Signal     |                     Enable Signal                     |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  Clk_IBUF_BUFG       | P_SM/Colour_reg[0]                                    | Master_SM/Colour_reg[3]                                    |                1 |              4 |
|  Clk_IBUF_BUFG       | P_SM/Colour_reg[0]                                    | Snake/Colour[7]_i_1_n_0                                    |                3 |              4 |
|  Clk_IBUF_BUFG       | Time_Control/Ones_Coloumn/E[0]                        | Reset_IBUF                                                 |                1 |              4 |
|  Clk_IBUF_BUFG       | Master_SM/Count_Value_reg[0][0]                       | Reset_IBUF                                                 |                1 |              4 |
|  Clk_IBUF_BUFG       | Snake/Var[5]_i_1_n_0                                  | Reset_IBUF                                                 |                2 |              6 |
|  Clk_IBUF_BUFG       |                                                       |                                                            |                6 |              7 |
|  Clk_IBUF_BUFG       | Nav_SM/Snake_State_Y_reg[0][6][0]                     | Reset_IBUF                                                 |                3 |              7 |
|  Clk_IBUF_BUFG       | Nav_SM/E[0]                                           | Reset_IBUF                                                 |                4 |              8 |
|  Clk_IBUF_BUFG       | Master_SM/E[0]                                        |                                                            |                3 |              8 |
|  Clk_Counter_BUFG[1] |                                                       | VGA_Control/VGA_CNTRL/CounterHorizontal/Colour_Out_reg[11] |                4 |              9 |
|  Clk_Counter_BUFG[1] | VGA_Control/VGA_CNTRL/CounterHorizontal/Count_799Trig |                                                            |                4 |             10 |
|  Clk_Counter_BUFG[1] |                                                       |                                                            |                5 |             13 |
|  Clk_IBUF_BUFG       | Snake/Reached_Target                                  | Reset_IBUF                                                 |                4 |             15 |
|  Clk_IBUF_BUFG       | VGA_Control/VGA_CNTRL/Frame_Count_reg[15]_0           |                                                            |                4 |             16 |
|  Clk_IBUF_BUFG       |                                                       | nolabel_line126/Bit17Counter/Count_Value[16]_i_1_n_0       |                4 |             16 |
|  Clk_Counter_BUFG[1] |                                                       | VGA_Control/VGA_CNTRL/CounterHorizontal/SR[0]              |                6 |             19 |
|  Clk_IBUF_BUFG       |                                                       | Reset_IBUF                                                 |               32 |             96 |
|  Clk_IBUF_BUFG       | Snake/Counter_1/E[0]                                  | Reset_IBUF                                                 |               65 |            285 |
+----------------------+-------------------------------------------------------+------------------------------------------------------------+------------------+----------------+


