<stg><name>bgsub_process</name>


<trans_list>

<trans id="670" from="1" to="2">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="2" to="3">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="3" to="4">
<condition id="247">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="4" to="5">
<condition id="248">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="4" to="37">
<condition id="296">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="4" to="3">
<condition id="444">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="5" to="6">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="6" to="7">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="7" to="8">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="8" to="9">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="9" to="10">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="10" to="11">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="11" to="12">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="12" to="13">
<condition id="259">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="12" to="14">
<condition id="258">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="13" to="14">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="14" to="15">
<condition id="262">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="14" to="27">
<condition id="278">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="15" to="16">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="16" to="17">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="17" to="18">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="18" to="19">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="19" to="20">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="20" to="21">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="21" to="22">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="22" to="23">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="23" to="24">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="24" to="25">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="25" to="26">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="26" to="12">
<condition id="277">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="26" to="27">
<condition id="275">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="27" to="28">
<condition id="280">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="27" to="35">
<condition id="279">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="28" to="29">
<condition id="282">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="28" to="35">
<condition id="281">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="29" to="30">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="30" to="31">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="31" to="32">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="32" to="33">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="33" to="34">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="34" to="35">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="35" to="28">
<condition id="291">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="35" to="36">
<condition id="292">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="36" to="4">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="37" to="38">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="38" to="39">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="39" to="40">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="40" to="41">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="41" to="42">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="42" to="43">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="43" to="44">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="44" to="45">
<condition id="307">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="44" to="110">
<condition id="306">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="45" to="46">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="46" to="47">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="47" to="48">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="48" to="49">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="49" to="50">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="50" to="51">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="51" to="52">
<condition id="316">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="51" to="110">
<condition id="315">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="52" to="53">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="53" to="54">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="54" to="55">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="55" to="56">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="56" to="57">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="57" to="58">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="58" to="59">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="59" to="60">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="60" to="61">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="61" to="62">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="62" to="44">
<condition id="330">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="62" to="63">
<condition id="328">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="63" to="64">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="64" to="65">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="65" to="66">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="66" to="67">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="67" to="68">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="68" to="69">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="69" to="70">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="70" to="71">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="71" to="72">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="72" to="73">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="73" to="74">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="74" to="75">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="75" to="76">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="76" to="77">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="77" to="78">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="78" to="79">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="79" to="80">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="80" to="81">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="81" to="82">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="82" to="83">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="83" to="84">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="84" to="85">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="85" to="86">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="86" to="87">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="87" to="88">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="88" to="89">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="89" to="90">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="90" to="91">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="91" to="92">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="92" to="93">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="93" to="94">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="94" to="95">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="95" to="96">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="96" to="97">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="97" to="98">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="98" to="99">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="99" to="100">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="100" to="101">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="101" to="102">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="102" to="103">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="103" to="104">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="104" to="105">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="105" to="106">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="106" to="107">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="107" to="108">
<condition id="376">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="107" to="110">
<condition id="377">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="108" to="109">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="109" to="110">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="110" to="111">
<condition id="381">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="tmp_29" val="0"/>
<literal name="tmp_26" val="1"/>
<literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="110" to="112">
<condition id="386">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="tmp_94" val="0"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_94" val="0"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp_94" val="0"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
<literal name="tmp_94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="110" to="119">
<condition id="385">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="111" to="107">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="112" to="113">
<condition id="388">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="112" to="130">
<condition id="387">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="113" to="114">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="114" to="115">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="115" to="116">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="116" to="117">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="117" to="118">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="118" to="112">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="119" to="120">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="120" to="121">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="121" to="122">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="122" to="123">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="123" to="124">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="124" to="125">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="125" to="126">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="126" to="127">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="127" to="128">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="128" to="129">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="129" to="130">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="130" to="131">
<condition id="409">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="131" to="132">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="132" to="133">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="133" to="134">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="134" to="135">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="135" to="136">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="136" to="137">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="137" to="138">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="138" to="139">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="139" to="140">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="140" to="141">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="141" to="142">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="142" to="143">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="143" to="144">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="144" to="145">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="145" to="146">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="146" to="147">
<condition id="427">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="146" to="4">
<condition id="442">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="147" to="148">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="148" to="149">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="149" to="150">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="150" to="151">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="151" to="152">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="152" to="153">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="153" to="154">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="154" to="155">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="155" to="156">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="156" to="157">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="157" to="146">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %learningRate_read = call float @_ssdm_op_Read.ap_auto.float(float %learningRate)

]]></node>
<StgValue><ssdm name="learningRate_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32">
<![CDATA[
:1  %learningRate_to_int = bitcast float %learningRate_read to i32

]]></node>
<StgValue><ssdm name="learningRate_to_int"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %learningRate_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="23" op_0_bw="32">
<![CDATA[
:3  %tmp_2 = trunc i32 %learningRate_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %notlhs = icmp ne i8 %tmp, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %notrhs = icmp eq i23 %tmp_2, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %tmp_3 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_4 = fcmp ogt float %learningRate_read, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_5 = and i1 %tmp_3, %tmp_4

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %mptr_0_rec = phi i13 [ 0, %0 ], [ %mptr_3_rec, %.loopexit42 ]

]]></node>
<StgValue><ssdm name="mptr_0_rec"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %y = phi i2 [ 0, %0 ], [ %y_1, %.loopexit42 ]

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond1 = icmp eq i2 %y, -2

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %y_1 = add i2 %y, 1

]]></node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %22, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_6 = trunc i2 %y to i1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="6">
<![CDATA[
:1  %tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i1.i1.i6(i1 %tmp_6, i1 false, i1 %tmp_6, i6 0)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="10" op_0_bw="9">
<![CDATA[
:2  %tmp_2_cast = zext i9 %tmp_1 to i10

]]></node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_5, label %.preheader46, label %.preheader41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader41:0  %mptr_2_rec = phi i12 [ %p_rec, %.loopexit ], [ 0, %2 ]

]]></node>
<StgValue><ssdm name="mptr_2_rec"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader41:1  %x_1 = phi i9 [ %x_2, %.loopexit ], [ 0, %2 ]

]]></node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader41:2  %exitcond = icmp eq i9 %x_1, -192

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader41:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader41:4  %x_2 = add i9 %x_1, 1

]]></node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader41:5  br i1 %exitcond, label %.loopexit42, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="10" op_0_bw="9">
<![CDATA[
:0  %tmp_4_cast = zext i9 %x_1 to i10

]]></node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %sum2 = add i10 %tmp_2_cast, %tmp_4_cast

]]></node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="10">
<![CDATA[
:2  %sum2_cast = zext i10 %sum2 to i64

]]></node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %frame_in_addr_1 = getelementptr [640 x i8]* %frame_in, i64 0, i64 %sum2_cast

]]></node>
<StgValue><ssdm name="frame_in_addr_1"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="10">
<![CDATA[
:4  %frame_in_load_1 = load i8* %frame_in_addr_1, align 1

]]></node>
<StgValue><ssdm name="frame_in_load_1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader46:0  %mptr_1_rec = phi i12 [ %p_rec1, %15 ], [ 0, %2 ]

]]></node>
<StgValue><ssdm name="mptr_1_rec"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader46:1  %x = phi i9 [ %x_3, %15 ], [ 0, %2 ]

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader46:2  %exitcond2 = icmp eq i9 %x, -192

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader46:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader46:4  %x_3 = add i9 %x, 1

]]></node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader46:5  br i1 %exitcond2, label %.loopexit42, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="10" op_0_bw="9">
<![CDATA[
:0  %tmp_3_cast = zext i9 %x to i10

]]></node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %sum = add i10 %tmp_2_cast, %tmp_3_cast

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="10">
<![CDATA[
:2  %sum_cast = zext i10 %sum to i64

]]></node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %frame_in_addr = getelementptr [640 x i8]* %frame_in, i64 0, i64 %sum_cast

]]></node>
<StgValue><ssdm name="frame_in_addr"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="8" op_0_bw="10">
<![CDATA[
:4  %frame_in_load = load i8* %frame_in_addr, align 1

]]></node>
<StgValue><ssdm name="frame_in_load"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit42:0  %mptr_3_rec = add i13 %mptr_0_rec, 2560

]]></node>
<StgValue><ssdm name="mptr_3_rec"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="0" op_0_bw="0">
<![CDATA[
.loopexit42:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="203" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="10">
<![CDATA[
:4  %frame_in_load_1 = load i8* %frame_in_addr_1, align 1

]]></node>
<StgValue><ssdm name="frame_in_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="8">
<![CDATA[
:5  %pix_s = zext i8 %frame_in_load_1 to i32

]]></node>
<StgValue><ssdm name="pix_s"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32">
<![CDATA[
:6  %pix_1 = sitofp i32 %pix_s to float

]]></node>
<StgValue><ssdm name="pix_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="206" st_id="7" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32">
<![CDATA[
:6  %pix_1 = sitofp i32 %pix_s to float

]]></node>
<StgValue><ssdm name="pix_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="207" st_id="8" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32">
<![CDATA[
:6  %pix_1 = sitofp i32 %pix_s to float

]]></node>
<StgValue><ssdm name="pix_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="208" st_id="9" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32">
<![CDATA[
:6  %pix_1 = sitofp i32 %pix_s to float

]]></node>
<StgValue><ssdm name="pix_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="209" st_id="10" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32">
<![CDATA[
:6  %pix_1 = sitofp i32 %pix_s to float

]]></node>
<StgValue><ssdm name="pix_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="210" st_id="11" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32">
<![CDATA[
:6  %pix_1 = sitofp i32 %pix_s to float

]]></node>
<StgValue><ssdm name="pix_1"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="13" op_0_bw="12">
<![CDATA[
:7  %mptr_2_rec_cast = zext i12 %mptr_2_rec to i13

]]></node>
<StgValue><ssdm name="mptr_2_rec_cast"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8  %mptr_2_sum = add i13 %mptr_0_rec, %mptr_2_rec_cast

]]></node>
<StgValue><ssdm name="mptr_2_sum"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %kHit_4 = phi i2 [ 0, %16 ], [ %k_4, %19 ]

]]></node>
<StgValue><ssdm name="kHit_4"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="3" op_0_bw="2">
<![CDATA[
:1  %kHit_4_cast = zext i2 %kHit_4 to i3

]]></node>
<StgValue><ssdm name="kHit_4_cast"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
:2  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %kHit_4, i32 1)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %k_4 = add i2 %kHit_4, 1

]]></node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_9, label %.loopexit7.loopexit, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_30 = trunc i2 %kHit_4 to i1

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:1  %tmp_s = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_30, i2 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_31 = or i3 %tmp_s, 1

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_32 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %mptr_2_sum, i32 3, i32 12)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4  %sum3 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_32, i3 %tmp_31)

]]></node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="64" op_0_bw="13">
<![CDATA[
:5  %sum3_cast = zext i13 %sum3 to i64

]]></node>
<StgValue><ssdm name="sum3_cast"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %bgmodel_addr_1 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum3_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_1"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="13">
<![CDATA[
:7  %bgmodel_load = load float* %bgmodel_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmodel_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="228" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="13">
<![CDATA[
:7  %bgmodel_load = load float* %bgmodel_addr_1, align 4

]]></node>
<StgValue><ssdm name="bgmodel_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32">
<![CDATA[
:8  %bgmodel_load_to_int = bitcast float %bgmodel_load to i32

]]></node>
<StgValue><ssdm name="bgmodel_load_to_int"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bgmodel_load_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="23" op_0_bw="32">
<![CDATA[
:10  %tmp_36 = trunc i32 %bgmodel_load_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %notlhs2 = icmp ne i8 %tmp_34, -1

]]></node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:12  %notrhs2 = icmp eq i23 %tmp_36, 0

]]></node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_37 = or i1 %notrhs2, %notlhs2

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_39 = fcmp olt float %bgmodel_load, 0x3E80000000000000

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_40 = and i1 %tmp_37, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %tmp_40, label %.loopexit7.loopexit, label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %tmp_58 = or i3 %tmp_s, 2

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1  %sum6 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_32, i3 %tmp_58)

]]></node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="13">
<![CDATA[
:2  %sum6_cast = zext i13 %sum6 to i64

]]></node>
<StgValue><ssdm name="sum6_cast"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bgmodel_addr_4 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum6_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_4"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="13">
<![CDATA[
:4  %mu_1 = load float* %bgmodel_addr_4, align 4

]]></node>
<StgValue><ssdm name="mu_1"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0">
<![CDATA[
.loopexit7.loopexit:0  br label %.loopexit7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="244" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="13">
<![CDATA[
:4  %mu_1 = load float* %bgmodel_addr_4, align 4

]]></node>
<StgValue><ssdm name="mu_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="245" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %diff_1 = fsub float %pix_1, %mu_1

]]></node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="246" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %diff_1 = fsub float %pix_1, %mu_1

]]></node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="247" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %diff_1 = fsub float %pix_1, %mu_1

]]></node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="248" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %diff_1 = fsub float %pix_1, %mu_1

]]></node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %tmp_59 = or i3 %tmp_s, 3

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:6  %sum7 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_32, i3 %tmp_59)

]]></node>
<StgValue><ssdm name="sum7"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="13">
<![CDATA[
:7  %sum7_cast = zext i13 %sum7 to i64

]]></node>
<StgValue><ssdm name="sum7_cast"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %bgmodel_addr_5 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum7_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_5"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="13">
<![CDATA[
:9  %var_1 = load float* %bgmodel_addr_5, align 4

]]></node>
<StgValue><ssdm name="var_1"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %diff_1 = fsub float %pix_1, %mu_1

]]></node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="255" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="13">
<![CDATA[
:9  %var_1 = load float* %bgmodel_addr_5, align 4

]]></node>
<StgValue><ssdm name="var_1"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %d2_1 = fmul float %diff_1, %diff_1

]]></node>
<StgValue><ssdm name="d2_1"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_15 = fmul float %var_1, 6.250000e+00

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="258" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %d2_1 = fmul float %diff_1, %diff_1

]]></node>
<StgValue><ssdm name="d2_1"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_15 = fmul float %var_1, 6.250000e+00

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="260" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %d2_1 = fmul float %diff_1, %diff_1

]]></node>
<StgValue><ssdm name="d2_1"/></StgValue>
</operation>

<operation id="261" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_15 = fmul float %var_1, 6.250000e+00

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="262" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %d2_1 = fmul float %diff_1, %diff_1

]]></node>
<StgValue><ssdm name="d2_1"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_15 = fmul float %var_1, 6.250000e+00

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="264" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32">
<![CDATA[
:13  %d2_1_to_int = bitcast float %d2_1 to i32

]]></node>
<StgValue><ssdm name="d2_1_to_int"/></StgValue>
</operation>

<operation id="265" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %d2_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="266" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="23" op_0_bw="32">
<![CDATA[
:15  %tmp_61 = trunc i32 %d2_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="267" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32">
<![CDATA[
:16  %tmp_15_to_int = bitcast float %tmp_15 to i32

]]></node>
<StgValue><ssdm name="tmp_15_to_int"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_15_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="23" op_0_bw="32">
<![CDATA[
:18  %tmp_63 = trunc i32 %tmp_15_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="270" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %notlhs5 = icmp ne i8 %tmp_60, -1

]]></node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="271" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:20  %notrhs5 = icmp eq i23 %tmp_61, 0

]]></node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="272" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_64 = or i1 %notrhs5, %notlhs5

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %notlhs6 = icmp ne i8 %tmp_62, -1

]]></node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:23  %notrhs6 = icmp eq i23 %tmp_63, 0

]]></node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="275" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %tmp_65 = or i1 %notrhs6, %notlhs6

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %tmp_66 = and i1 %tmp_64, %tmp_65

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="277" st_id="25" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_67 = fcmp olt float %d2_1, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %tmp_68 = and i1 %tmp_66, %tmp_67

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="279" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:28  br i1 %tmp_68, label %.loopexit7, label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="280" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit7:0  %kHit2 = phi i3 [ -1, %.loopexit7.loopexit ], [ %kHit_4_cast, %19 ]

]]></node>
<StgValue><ssdm name="kHit2"/></StgValue>
</operation>

<operation id="281" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit7:1  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %kHit2, i32 2)

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="282" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit7:2  br i1 %tmp_74, label %.loopexit, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="283" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %k_5 = phi i2 [ %k_11, %20 ], [ 0, %.loopexit7 ]

]]></node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="284" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %wsum8 = phi float [ %wsum_8, %20 ], [ 0.000000e+00, %.loopexit7 ]

]]></node>
<StgValue><ssdm name="wsum8"/></StgValue>
</operation>

<operation id="285" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader:2  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %k_5, i32 1)

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="286" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %k_11 = add i2 %k_5, 1

]]></node>
<StgValue><ssdm name="k_11"/></StgValue>
</operation>

<operation id="288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %tmp_76, label %.loopexit, label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_95 = trunc i2 %k_5 to i1

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="290" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:1  %tmp_38 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_95, i2 0)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_81 = or i3 %tmp_38, 1

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="292" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_82 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %mptr_2_sum, i32 3, i32 12)

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4  %sum9 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_82, i3 %tmp_81)

]]></node>
<StgValue><ssdm name="sum9"/></StgValue>
</operation>

<operation id="294" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="64" op_0_bw="13">
<![CDATA[
:5  %sum9_cast = zext i13 %sum9 to i64

]]></node>
<StgValue><ssdm name="sum9_cast"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %bgmodel_addr_7 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum9_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_7"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="13">
<![CDATA[
:7  %bgmodel_load_6 = load float* %bgmodel_addr_7, align 4

]]></node>
<StgValue><ssdm name="bgmodel_load_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="297" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="13">
<![CDATA[
:7  %bgmodel_load_6 = load float* %bgmodel_addr_7, align 4

]]></node>
<StgValue><ssdm name="bgmodel_load_6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="298" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %wsum_8 = fadd float %wsum8, %bgmodel_load_6

]]></node>
<StgValue><ssdm name="wsum_8"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="299" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %wsum_8 = fadd float %wsum8, %bgmodel_load_6

]]></node>
<StgValue><ssdm name="wsum_8"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="300" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %wsum_8 = fadd float %wsum8, %bgmodel_load_6

]]></node>
<StgValue><ssdm name="wsum_8"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="301" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %wsum_8 = fadd float %wsum8, %bgmodel_load_6

]]></node>
<StgValue><ssdm name="wsum_8"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="302" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %wsum_8 = fadd float %wsum8, %bgmodel_load_6

]]></node>
<StgValue><ssdm name="wsum_8"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="303" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32">
<![CDATA[
:9  %wsum_8_to_int = bitcast float %wsum_8 to i32

]]></node>
<StgValue><ssdm name="wsum_8_to_int"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %wsum_8_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="23" op_0_bw="32">
<![CDATA[
:11  %tmp_96 = trunc i32 %wsum_8_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %notlhs8 = icmp ne i8 %tmp_83, -1

]]></node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:13  %notrhs9 = icmp eq i23 %tmp_96, 0

]]></node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_85 = or i1 %notrhs9, %notlhs8

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_86 = fcmp ogt float %wsum_8, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="310" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %tmp_87 = and i1 %tmp_85, %tmp_86

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="311" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %tmp_87, label %21, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="3" op_0_bw="2">
<![CDATA[
:0  %kForeground_cast = zext i2 %k_11 to i3

]]></node>
<StgValue><ssdm name="kForeground_cast"/></StgValue>
</operation>

<operation id="313" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_74" val="0"/>
<literal name="tmp_76" val="0"/>
<literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:7  %p_rec = add i12 %mptr_2_rec, 8

]]></node>
<StgValue><ssdm name="p_rec"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="315" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3">
<![CDATA[
.loopexit:0  %kForeground3_1 = phi i3 [ %kForeground_cast, %21 ], [ -1, %.loopexit7 ], [ -1, %.preheader ]

]]></node>
<StgValue><ssdm name="kForeground3_1"/></StgValue>
</operation>

<operation id="316" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.loopexit:1  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %kHit2, i32 2)

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="317" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:2  %slt1 = icmp slt i3 %kHit2, %kForeground3_1

]]></node>
<StgValue><ssdm name="slt1"/></StgValue>
</operation>

<operation id="318" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:3  %rev1 = xor i1 %slt1, true

]]></node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="319" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:4  %tmp_43 = or i1 %tmp_109, %rev1

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="320" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:5  %frame_out_addr = getelementptr [640 x i1]* %frame_out, i64 0, i64 %sum2_cast

]]></node>
<StgValue><ssdm name="frame_out_addr"/></StgValue>
</operation>

<operation id="321" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
.loopexit:6  store i1 %tmp_43, i1* %frame_out_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:8  br label %.preheader41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="323" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="8" op_0_bw="10">
<![CDATA[
:4  %frame_in_load = load i8* %frame_in_addr, align 1

]]></node>
<StgValue><ssdm name="frame_in_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="324" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="8">
<![CDATA[
:5  %pix1 = zext i8 %frame_in_load to i32

]]></node>
<StgValue><ssdm name="pix1"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32">
<![CDATA[
:6  %pix = sitofp i32 %pix1 to float

]]></node>
<StgValue><ssdm name="pix"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="326" st_id="39" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32">
<![CDATA[
:6  %pix = sitofp i32 %pix1 to float

]]></node>
<StgValue><ssdm name="pix"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="327" st_id="40" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32">
<![CDATA[
:6  %pix = sitofp i32 %pix1 to float

]]></node>
<StgValue><ssdm name="pix"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="328" st_id="41" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32">
<![CDATA[
:6  %pix = sitofp i32 %pix1 to float

]]></node>
<StgValue><ssdm name="pix"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="329" st_id="42" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32">
<![CDATA[
:6  %pix = sitofp i32 %pix1 to float

]]></node>
<StgValue><ssdm name="pix"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="330" st_id="43" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32">
<![CDATA[
:6  %pix = sitofp i32 %pix1 to float

]]></node>
<StgValue><ssdm name="pix"/></StgValue>
</operation>

<operation id="331" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="13" op_0_bw="12">
<![CDATA[
:7  %mptr_1_rec_cast = zext i12 %mptr_1_rec to i13

]]></node>
<StgValue><ssdm name="mptr_1_rec_cast"/></StgValue>
</operation>

<operation id="332" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8  %mptr_1_sum = add i13 %mptr_0_rec, %mptr_1_rec_cast

]]></node>
<StgValue><ssdm name="mptr_1_sum"/></StgValue>
</operation>

<operation id="333" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="14" op_0_bw="13">
<![CDATA[
:9  %mptr_1_sum_cast = zext i13 %mptr_1_sum to i14

]]></node>
<StgValue><ssdm name="mptr_1_sum_cast"/></StgValue>
</operation>

<operation id="334" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="335" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %k = phi i2 [ 0, %3 ], [ %k_2, %6 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="336" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %wsum = phi float [ 0.000000e+00, %3 ], [ %wsum_5, %6 ]

]]></node>
<StgValue><ssdm name="wsum"/></StgValue>
</operation>

<operation id="337" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
:2  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %k, i32 1)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="338" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %k_2 = add i2 %k, 1

]]></node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="340" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_7, label %.loopexit11, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_14 = trunc i2 %k to i1

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="342" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:1  %tmp_8 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_14, i2 0)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="343" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_10 = or i3 %tmp_8, 1

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="344" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_12 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %mptr_1_sum, i32 3, i32 12)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="345" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4  %sum1 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_12, i3 %tmp_10)

]]></node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="346" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="13">
<![CDATA[
:5  %sum1_cast = zext i13 %sum1 to i64

]]></node>
<StgValue><ssdm name="sum1_cast"/></StgValue>
</operation>

<operation id="347" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %bgmodel_addr = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum1_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr"/></StgValue>
</operation>

<operation id="348" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="13">
<![CDATA[
:7  %w = load float* %bgmodel_addr, align 4

]]></node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="349" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="13">
<![CDATA[
:7  %w = load float* %bgmodel_addr, align 4

]]></node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="350" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %wsum_5 = fadd float %wsum, %w

]]></node>
<StgValue><ssdm name="wsum_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="351" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %wsum_5 = fadd float %wsum, %w

]]></node>
<StgValue><ssdm name="wsum_5"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="352" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %wsum_5 = fadd float %wsum, %w

]]></node>
<StgValue><ssdm name="wsum_5"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="353" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %wsum_5 = fadd float %wsum, %w

]]></node>
<StgValue><ssdm name="wsum_5"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="354" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %wsum_5 = fadd float %wsum, %w

]]></node>
<StgValue><ssdm name="wsum_5"/></StgValue>
</operation>

<operation id="355" st_id="50" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_24 = fcmp olt float %w, 0x3E80000000000000

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="356" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32">
<![CDATA[
:9  %w_to_int = bitcast float %w to i32

]]></node>
<StgValue><ssdm name="w_to_int"/></StgValue>
</operation>

<operation id="357" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="358" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="23" op_0_bw="32">
<![CDATA[
:11  %tmp_27 = trunc i32 %w_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="359" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %notlhs1 = icmp ne i8 %tmp_13, -1

]]></node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="360" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:13  %notrhs1 = icmp eq i23 %tmp_27, 0

]]></node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="361" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_16 = or i1 %notrhs1, %notlhs1

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="362" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %tmp_29 = and i1 %tmp_16, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="363" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %tmp_29, label %.loopexit11, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %tmp_41 = or i3 %tmp_8, 2

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="365" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:1  %sum4 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_12, i3 %tmp_41)

]]></node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="366" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="64" op_0_bw="13">
<![CDATA[
:2  %sum4_cast = zext i13 %sum4 to i64

]]></node>
<StgValue><ssdm name="sum4_cast"/></StgValue>
</operation>

<operation id="367" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bgmodel_addr_2 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum4_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_2"/></StgValue>
</operation>

<operation id="368" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="13">
<![CDATA[
:4  %mu = load float* %bgmodel_addr_2, align 4

]]></node>
<StgValue><ssdm name="mu"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="369" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="13">
<![CDATA[
:4  %mu = load float* %bgmodel_addr_2, align 4

]]></node>
<StgValue><ssdm name="mu"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="370" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %diff = fsub float %pix, %mu

]]></node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="371" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %diff = fsub float %pix, %mu

]]></node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="372" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %diff = fsub float %pix, %mu

]]></node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="373" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %diff = fsub float %pix, %mu

]]></node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="374" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %tmp_42 = or i3 %tmp_8, 3

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="375" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:6  %sum5 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_12, i3 %tmp_42)

]]></node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="376" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="64" op_0_bw="13">
<![CDATA[
:7  %sum5_cast = zext i13 %sum5 to i64

]]></node>
<StgValue><ssdm name="sum5_cast"/></StgValue>
</operation>

<operation id="377" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %bgmodel_addr_3 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum5_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_3"/></StgValue>
</operation>

<operation id="378" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="13">
<![CDATA[
:9  %var = load float* %bgmodel_addr_3, align 4

]]></node>
<StgValue><ssdm name="var"/></StgValue>
</operation>

<operation id="379" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %diff = fsub float %pix, %mu

]]></node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="380" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="13">
<![CDATA[
:9  %var = load float* %bgmodel_addr_3, align 4

]]></node>
<StgValue><ssdm name="var"/></StgValue>
</operation>

<operation id="381" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %d2 = fmul float %diff, %diff

]]></node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="382" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11 = fmul float %var, 6.250000e+00

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="383" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %d2 = fmul float %diff, %diff

]]></node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="384" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11 = fmul float %var, 6.250000e+00

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="385" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %d2 = fmul float %diff, %diff

]]></node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="386" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11 = fmul float %var, 6.250000e+00

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="387" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %d2 = fmul float %diff, %diff

]]></node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="388" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11 = fmul float %var, 6.250000e+00

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="389" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32">
<![CDATA[
:13  %d2_to_int = bitcast float %d2 to i32

]]></node>
<StgValue><ssdm name="d2_to_int"/></StgValue>
</operation>

<operation id="390" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %d2_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="391" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="23" op_0_bw="32">
<![CDATA[
:15  %tmp_47 = trunc i32 %d2_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="392" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32">
<![CDATA[
:16  %tmp_11_to_int = bitcast float %tmp_11 to i32

]]></node>
<StgValue><ssdm name="tmp_11_to_int"/></StgValue>
</operation>

<operation id="393" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_11_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="394" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="23" op_0_bw="32">
<![CDATA[
:18  %tmp_52 = trunc i32 %tmp_11_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="395" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %notlhs3 = icmp ne i8 %tmp_45, -1

]]></node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="396" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:20  %notrhs3 = icmp eq i23 %tmp_47, 0

]]></node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="397" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_53 = or i1 %notrhs3, %notlhs3

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="398" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %notlhs4 = icmp ne i8 %tmp_49, -1

]]></node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="399" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:23  %notrhs4 = icmp eq i23 %tmp_52, 0

]]></node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="400" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %tmp_54 = or i1 %notrhs4, %notlhs4

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="401" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %tmp_55 = and i1 %tmp_53, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="402" st_id="62" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_56 = fcmp olt float %d2, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="403" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %tmp_57 = and i1 %tmp_55, %tmp_56

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="404" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:28  br i1 %tmp_57, label %7, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="62" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_17 = fsub float 1.000000e+00, %w

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="406" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_19 = fmul float %diff, %learningRate_read

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="407" st_id="62" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_21 = fsub float %d2, %var

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="408" st_id="63" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_17 = fsub float 1.000000e+00, %w

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="409" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_19 = fmul float %diff, %learningRate_read

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="410" st_id="63" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_21 = fsub float %d2, %var

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="411" st_id="64" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_17 = fsub float 1.000000e+00, %w

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="412" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_19 = fmul float %diff, %learningRate_read

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="413" st_id="64" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_21 = fsub float %d2, %var

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="414" st_id="65" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_17 = fsub float 1.000000e+00, %w

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="415" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_19 = fmul float %diff, %learningRate_read

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="416" st_id="65" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_21 = fsub float %d2, %var

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="417" st_id="66" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_17 = fsub float 1.000000e+00, %w

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="418" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_20 = fadd float %mu, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="419" st_id="66" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_21 = fsub float %d2, %var

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="420" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %dw = fmul float %tmp_17, %learningRate_read

]]></node>
<StgValue><ssdm name="dw"/></StgValue>
</operation>

<operation id="421" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_20 = fadd float %mu, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="422" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_22 = fmul float %tmp_21, %learningRate_read

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="423" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %dw = fmul float %tmp_17, %learningRate_read

]]></node>
<StgValue><ssdm name="dw"/></StgValue>
</operation>

<operation id="424" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_20 = fadd float %mu, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="425" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_22 = fmul float %tmp_21, %learningRate_read

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="426" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %dw = fmul float %tmp_17, %learningRate_read

]]></node>
<StgValue><ssdm name="dw"/></StgValue>
</operation>

<operation id="427" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_20 = fadd float %mu, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="428" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_22 = fmul float %tmp_21, %learningRate_read

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="429" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %dw = fmul float %tmp_17, %learningRate_read

]]></node>
<StgValue><ssdm name="dw"/></StgValue>
</operation>

<operation id="430" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_20 = fadd float %mu, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="431" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_22 = fmul float %tmp_21, %learningRate_read

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="432" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_18 = fadd float %w, %dw

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="433" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_23 = fadd float %var, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="434" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_18 = fadd float %w, %dw

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="435" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_23 = fadd float %var, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="436" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_18 = fadd float %w, %dw

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="437" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_23 = fadd float %var, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="438" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_18 = fadd float %w, %dw

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="439" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_23 = fadd float %var, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="440" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_18 = fadd float %w, %dw

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="441" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_23 = fadd float %var, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="442" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:4  store float %tmp_18, float* %bgmodel_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="76" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_72 = fcmp olt float %tmp_23, 2.250000e+02

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="444" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:7  store float %tmp_20, float* %bgmodel_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_23_to_int = bitcast float %tmp_23 to i32

]]></node>
<StgValue><ssdm name="tmp_23_to_int"/></StgValue>
</operation>

<operation id="446" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_23_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="447" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="23" op_0_bw="32">
<![CDATA[
:13  %tmp_70 = trunc i32 %tmp_23_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="448" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %notlhs7 = icmp ne i8 %tmp_69, -1

]]></node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="449" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:15  %notrhs7 = icmp eq i23 %tmp_70, 0

]]></node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="450" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %tmp_71 = or i1 %notrhs7, %notlhs7

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="451" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp_73 = and i1 %tmp_71, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="452" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %var_2 = select i1 %tmp_73, float 2.250000e+02, float %tmp_23

]]></node>
<StgValue><ssdm name="var_2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="453" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:20  store float %var_2, float* %bgmodel_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="78" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="455" st_id="79" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="456" st_id="80" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="457" st_id="81" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="458" st_id="82" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="459" st_id="83" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="460" st_id="84" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="461" st_id="85" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="462" st_id="86" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="463" st_id="87" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="464" st_id="88" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="465" st_id="89" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="466" st_id="90" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="467" st_id="91" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="468" st_id="92" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="469" st_id="93" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="470" st_id="94" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="471" st_id="95" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="472" st_id="96" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="473" st_id="97" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="474" st_id="98" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="475" st_id="99" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="476" st_id="100" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="477" st_id="101" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="478" st_id="102" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %wsum_6 = fsub float %wsum_5, %w

]]></node>
<StgValue><ssdm name="wsum_6"/></StgValue>
</operation>

<operation id="479" st_id="102" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="480" st_id="103" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %wsum_6 = fsub float %wsum_5, %w

]]></node>
<StgValue><ssdm name="wsum_6"/></StgValue>
</operation>

<operation id="481" st_id="103" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="482" st_id="104" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %wsum_6 = fsub float %wsum_5, %w

]]></node>
<StgValue><ssdm name="wsum_6"/></StgValue>
</operation>

<operation id="483" st_id="104" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="484" st_id="105" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %wsum_6 = fsub float %wsum_5, %w

]]></node>
<StgValue><ssdm name="wsum_6"/></StgValue>
</operation>

<operation id="485" st_id="105" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_25 = fdiv float %w, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="486" st_id="106" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %wsum_6 = fsub float %wsum_5, %w

]]></node>
<StgValue><ssdm name="wsum_6"/></StgValue>
</operation>

<operation id="487" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="1" op_3_bw="2">
<![CDATA[
:23  %sum8 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i1.i2(i10 %tmp_12, i1 %tmp_14, i2 0)

]]></node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="488" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="64" op_0_bw="13">
<![CDATA[
:24  %sum8_cast = zext i13 %sum8 to i64

]]></node>
<StgValue><ssdm name="sum8_cast"/></StgValue>
</operation>

<operation id="489" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %bgmodel_addr_6 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum8_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_6"/></StgValue>
</operation>

<operation id="490" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:26  store float %tmp_25, float* %bgmodel_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:27  %sum11 = or i13 %mptr_1_sum, 1

]]></node>
<StgValue><ssdm name="sum11"/></StgValue>
</operation>

<operation id="492" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="13">
<![CDATA[
:28  %sum11_cast = zext i13 %sum11 to i64

]]></node>
<StgValue><ssdm name="sum11_cast"/></StgValue>
</operation>

<operation id="493" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %bgmodel_addr_9 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum11_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_9"/></StgValue>
</operation>

<operation id="494" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="0">
<![CDATA[
:30  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="495" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %kHit = phi i2 [ %k, %7 ], [ %k1, %10 ]

]]></node>
<StgValue><ssdm name="kHit"/></StgValue>
</operation>

<operation id="496" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %k1 = add i2 -1, %kHit

]]></node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="497" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="1" op_0_bw="2">
<![CDATA[
:2  %tmp_75 = trunc i2 %k1 to i1

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="498" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %tmp_26 = icmp eq i2 %kHit, 1

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="499" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_26, label %9, label %.loopexit11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_77 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %mptr_1_sum, i32 1, i32 12)

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="501" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
:3  %sum10 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_77, i1 %tmp_75)

]]></node>
<StgValue><ssdm name="sum10"/></StgValue>
</operation>

<operation id="502" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="64" op_0_bw="13">
<![CDATA[
:4  %sum10_cast = zext i13 %sum10 to i64

]]></node>
<StgValue><ssdm name="sum10_cast"/></StgValue>
</operation>

<operation id="503" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bgmodel_addr_8 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum10_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_8"/></StgValue>
</operation>

<operation id="504" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="13">
<![CDATA[
:6  %p_tmp = load float* %bgmodel_addr_8, align 4

]]></node>
<StgValue><ssdm name="p_tmp"/></StgValue>
</operation>

<operation id="505" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="13">
<![CDATA[
:7  %bgmodel_load_12 = load float* %bgmodel_addr_9, align 4

]]></node>
<StgValue><ssdm name="bgmodel_load_12"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="506" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="13">
<![CDATA[
:6  %p_tmp = load float* %bgmodel_addr_8, align 4

]]></node>
<StgValue><ssdm name="p_tmp"/></StgValue>
</operation>

<operation id="507" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="13">
<![CDATA[
:7  %bgmodel_load_12 = load float* %bgmodel_addr_9, align 4

]]></node>
<StgValue><ssdm name="bgmodel_load_12"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="508" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32">
<![CDATA[
:8  %p_a_read_assign_to_int = bitcast float %p_tmp to i32

]]></node>
<StgValue><ssdm name="p_a_read_assign_to_int"/></StgValue>
</operation>

<operation id="509" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_a_read_assign_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="510" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="23" op_0_bw="32">
<![CDATA[
:10  %tmp_79 = trunc i32 %p_a_read_assign_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="511" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32">
<![CDATA[
:11  %p_b_read_assign_to_int = bitcast float %bgmodel_load_12 to i32

]]></node>
<StgValue><ssdm name="p_b_read_assign_to_int"/></StgValue>
</operation>

<operation id="512" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_b_read_assign_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="513" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="23" op_0_bw="32">
<![CDATA[
:13  %tmp_84 = trunc i32 %p_b_read_assign_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="514" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %notlhs9 = icmp ne i8 %tmp_78, -1

]]></node>
<StgValue><ssdm name="notlhs9"/></StgValue>
</operation>

<operation id="515" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:15  %notrhs8 = icmp eq i23 %tmp_79, 0

]]></node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="516" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %tmp_88 = or i1 %notrhs8, %notlhs9

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="517" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %notlhs10 = icmp ne i8 %tmp_80, -1

]]></node>
<StgValue><ssdm name="notlhs10"/></StgValue>
</operation>

<operation id="518" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:18  %notrhs10 = icmp eq i23 %tmp_84, 0

]]></node>
<StgValue><ssdm name="notrhs10"/></StgValue>
</operation>

<operation id="519" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %tmp_89 = or i1 %notrhs10, %notlhs10

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="520" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %tmp_90 = and i1 %tmp_88, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="521" st_id="109" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_91 = fcmp oge float %p_tmp, %bgmodel_load_12

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="522" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %tmp_92 = and i1 %tmp_90, %tmp_91

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="523" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="tmp_29" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1804)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="524" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="tmp_29" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1, i32 1, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="tmp_29" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %tmp_92, label %.loopexit11, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
<literal name="tmp_29" val="0"/>
<literal name="tmp_26" val="1"/>
<literal name="tmp_92" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:0  store float %bgmodel_load_12, float* %bgmodel_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit11:0  %wsum_1 = phi float [ %wsum_6, %8 ], [ %wsum_6, %9 ], [ %wsum_5, %5 ], [ %wsum, %4 ]

]]></node>
<StgValue><ssdm name="wsum_1"/></StgValue>
</operation>

<operation id="528" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit11:1  %kHit1 = phi i2 [ 1, %9 ], [ %kHit, %8 ], [ -1, %4 ], [ -1, %5 ]

]]></node>
<StgValue><ssdm name="kHit1"/></StgValue>
</operation>

<operation id="529" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="2">
<![CDATA[
.loopexit11:2  %k_cast4 = zext i2 %k to i32

]]></node>
<StgValue><ssdm name="k_cast4"/></StgValue>
</operation>

<operation id="530" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="1" op_0_bw="2">
<![CDATA[
.loopexit11:3  %tmp_93 = trunc i2 %k to i1

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="531" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.loopexit11:4  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %kHit1, i32 1)

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="532" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit11:5  br i1 %tmp_94, label %11, label %.preheader43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
:0  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %k, i32 1)

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="534" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %k_10 = or i1 %tmp_97, %tmp_93

]]></node>
<StgValue><ssdm name="k_10"/></StgValue>
</operation>

<operation id="535" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:3  %tmp_33 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %k_10, i2 0)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="536" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %tmp_98 = or i3 %tmp_33, 1

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="537" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_99 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %mptr_1_sum, i32 3, i32 12)

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="538" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:6  %sum12 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_99, i3 %tmp_98)

]]></node>
<StgValue><ssdm name="sum12"/></StgValue>
</operation>

<operation id="539" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="64" op_0_bw="13">
<![CDATA[
:7  %sum12_cast = zext i13 %sum12 to i64

]]></node>
<StgValue><ssdm name="sum12_cast"/></StgValue>
</operation>

<operation id="540" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %bgmodel_addr_10 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum12_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_10"/></StgValue>
</operation>

<operation id="541" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="tmp_92" val="1"/>
<literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="13">
<![CDATA[
:9  %bgmodel_load_7 = load float* %bgmodel_addr_10, align 4

]]></node>
<StgValue><ssdm name="bgmodel_load_7"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="542" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:1  store float %p_tmp, float* %bgmodel_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1804, i32 %tmp_28)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="544" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="545" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader43:0  %k_1 = phi i32 [ %k_8, %12 ], [ %k_cast4, %.loopexit11 ]

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="546" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader43:1  %wsum_2 = phi float [ %wsum_9, %12 ], [ %wsum_1, %.loopexit11 ]

]]></node>
<StgValue><ssdm name="wsum_2"/></StgValue>
</operation>

<operation id="547" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader43:2  %exitcond4 = icmp eq i32 %k_1, 2

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="548" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader43:3  br i1 %exitcond4, label %.loopexit44, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="12" op_0_bw="32">
<![CDATA[
:2  %tmp_105 = trunc i32 %k_1 to i12

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="550" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
:3  %tmp_46 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_105, i2 0)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="551" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %tmp_64_cast = or i14 %tmp_46, 1

]]></node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="552" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %sum16 = add i14 %mptr_1_sum_cast, %tmp_64_cast

]]></node>
<StgValue><ssdm name="sum16"/></StgValue>
</operation>

<operation id="553" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="64" op_0_bw="14">
<![CDATA[
:6  %sum16_cast = zext i14 %sum16 to i64

]]></node>
<StgValue><ssdm name="sum16_cast"/></StgValue>
</operation>

<operation id="554" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %bgmodel_addr_14 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum16_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_14"/></StgValue>
</operation>

<operation id="555" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="13">
<![CDATA[
:8  %bgmodel_load_9 = load float* %bgmodel_addr_14, align 4

]]></node>
<StgValue><ssdm name="bgmodel_load_9"/></StgValue>
</operation>

<operation id="556" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %k_8 = add nsw i32 1, %k_1

]]></node>
<StgValue><ssdm name="k_8"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="557" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="13">
<![CDATA[
:8  %bgmodel_load_9 = load float* %bgmodel_addr_14, align 4

]]></node>
<StgValue><ssdm name="bgmodel_load_9"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="558" st_id="114" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %wsum_9 = fadd float %wsum_2, %bgmodel_load_9

]]></node>
<StgValue><ssdm name="wsum_9"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="559" st_id="115" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %wsum_9 = fadd float %wsum_2, %bgmodel_load_9

]]></node>
<StgValue><ssdm name="wsum_9"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="560" st_id="116" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %wsum_9 = fadd float %wsum_2, %bgmodel_load_9

]]></node>
<StgValue><ssdm name="wsum_9"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="561" st_id="117" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %wsum_9 = fadd float %wsum_2, %bgmodel_load_9

]]></node>
<StgValue><ssdm name="wsum_9"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="562" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1806)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="563" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 2, i32 2, [1 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="118" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %wsum_9 = fadd float %wsum_2, %bgmodel_load_9

]]></node>
<StgValue><ssdm name="wsum_9"/></StgValue>
</operation>

<operation id="565" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1806, i32 %tmp_44)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="566" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="567" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="13">
<![CDATA[
:9  %bgmodel_load_7 = load float* %bgmodel_addr_10, align 4

]]></node>
<StgValue><ssdm name="bgmodel_load_7"/></StgValue>
</operation>

<operation id="568" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:12  store float 0x3FA99999A0000000, float* %bgmodel_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="569" st_id="120" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_35 = fsub float 0x3FA99999A0000000, %bgmodel_load_7

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="570" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:13  %tmp_100 = or i3 %tmp_33, 2

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="571" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:14  %sum13 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_99, i3 %tmp_100)

]]></node>
<StgValue><ssdm name="sum13"/></StgValue>
</operation>

<operation id="572" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="64" op_0_bw="13">
<![CDATA[
:15  %sum13_cast = zext i13 %sum13 to i64

]]></node>
<StgValue><ssdm name="sum13_cast"/></StgValue>
</operation>

<operation id="573" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %bgmodel_addr_11 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum13_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_11"/></StgValue>
</operation>

<operation id="574" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:17  store float %pix, float* %bgmodel_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="575" st_id="121" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_35 = fsub float 0x3FA99999A0000000, %bgmodel_load_7

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="576" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:18  %tmp_101 = or i3 %tmp_33, 3

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="577" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:19  %sum14 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_99, i3 %tmp_101)

]]></node>
<StgValue><ssdm name="sum14"/></StgValue>
</operation>

<operation id="578" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="64" op_0_bw="13">
<![CDATA[
:20  %sum14_cast = zext i13 %sum14 to i64

]]></node>
<StgValue><ssdm name="sum14_cast"/></StgValue>
</operation>

<operation id="579" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %bgmodel_addr_12 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum14_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_12"/></StgValue>
</operation>

<operation id="580" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:22  store float 9.000000e+02, float* %bgmodel_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="581" st_id="122" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_35 = fsub float 0x3FA99999A0000000, %bgmodel_load_7

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="582" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="1" op_3_bw="2">
<![CDATA[
:23  %sum15 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i1.i2(i10 %tmp_99, i1 %k_10, i2 0)

]]></node>
<StgValue><ssdm name="sum15"/></StgValue>
</operation>

<operation id="583" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="64" op_0_bw="13">
<![CDATA[
:24  %sum15_cast = zext i13 %sum15 to i64

]]></node>
<StgValue><ssdm name="sum15_cast"/></StgValue>
</operation>

<operation id="584" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %bgmodel_addr_13 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum15_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_13"/></StgValue>
</operation>

<operation id="585" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:26  store float 0x3F5B4E81C0000000, float* %bgmodel_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="586" st_id="123" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_35 = fsub float 0x3FA99999A0000000, %bgmodel_load_7

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="587" st_id="124" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_35 = fsub float 0x3FA99999A0000000, %bgmodel_load_7

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="588" st_id="125" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %wsum_7 = fadd float %wsum_1, %tmp_35

]]></node>
<StgValue><ssdm name="wsum_7"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="589" st_id="126" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %wsum_7 = fadd float %wsum_1, %tmp_35

]]></node>
<StgValue><ssdm name="wsum_7"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="590" st_id="127" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %wsum_7 = fadd float %wsum_1, %tmp_35

]]></node>
<StgValue><ssdm name="wsum_7"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="591" st_id="128" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %wsum_7 = fadd float %wsum_1, %tmp_35

]]></node>
<StgValue><ssdm name="wsum_7"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="592" st_id="129" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %wsum_7 = fadd float %wsum_1, %tmp_35

]]></node>
<StgValue><ssdm name="wsum_7"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="593" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="2" op_0_bw="1">
<![CDATA[
:2  %k_10_cast1 = zext i1 %k_10 to i2

]]></node>
<StgValue><ssdm name="k_10_cast1"/></StgValue>
</operation>

<operation id="594" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %.loopexit44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit44:0  %wsum_3 = phi float [ %wsum_7, %11 ], [ %wsum_2, %.preheader43 ]

]]></node>
<StgValue><ssdm name="wsum_3"/></StgValue>
</operation>

<operation id="596" st_id="130" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="597" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit44:1  %kHit_1 = phi i2 [ %k_10_cast1, %11 ], [ %kHit1, %.preheader43 ]

]]></node>
<StgValue><ssdm name="kHit_1"/></StgValue>
</operation>

<operation id="598" st_id="131" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="599" st_id="132" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="600" st_id="133" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="601" st_id="134" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="602" st_id="135" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="603" st_id="136" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="604" st_id="137" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="605" st_id="138" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="606" st_id="139" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="607" st_id="140" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="608" st_id="141" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="609" st_id="142" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="610" st_id="143" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="611" st_id="144" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="612" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="2">
<![CDATA[
.loopexit44:2  %kHit_1_cast = sext i2 %kHit_1 to i32

]]></node>
<StgValue><ssdm name="kHit_1_cast"/></StgValue>
</operation>

<operation id="613" st_id="145" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

]]></node>
<StgValue><ssdm name="wscale"/></StgValue>
</operation>

<operation id="614" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="0" op_0_bw="0">
<![CDATA[
.loopexit44:4  br label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="615" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %k_9 = phi i2 [ 0, %.loopexit44 ], [ %kForeground_1, %14 ]

]]></node>
<StgValue><ssdm name="k_9"/></StgValue>
</operation>

<operation id="616" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %wsum_4 = phi float [ 0.000000e+00, %.loopexit44 ], [ %wsum_10, %14 ]

]]></node>
<StgValue><ssdm name="wsum_4"/></StgValue>
</operation>

<operation id="617" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %kForeground1 = phi i32 [ -1, %.loopexit44 ], [ %p_kForeground, %14 ]

]]></node>
<StgValue><ssdm name="kForeground1"/></StgValue>
</operation>

<operation id="618" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond3 = icmp eq i2 %k_9, -2

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="619" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %kForeground_1 = add i2 %k_9, 1

]]></node>
<StgValue><ssdm name="kForeground_1"/></StgValue>
</operation>

<operation id="621" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond3, label %15, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_110 = trunc i2 %k_9 to i1

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="623" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:1  %tmp_48 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_110, i2 0)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="624" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_102 = or i3 %tmp_48, 1

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="625" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_103 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %mptr_1_sum, i32 3, i32 12)

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="626" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:4  %sum17 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_103, i3 %tmp_102)

]]></node>
<StgValue><ssdm name="sum17"/></StgValue>
</operation>

<operation id="627" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="64" op_0_bw="13">
<![CDATA[
:5  %sum17_cast = zext i13 %sum17 to i64

]]></node>
<StgValue><ssdm name="sum17_cast"/></StgValue>
</operation>

<operation id="628" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %bgmodel_addr_15 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum17_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_15"/></StgValue>
</operation>

<operation id="629" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="13">
<![CDATA[
:7  %bgmodel_load_10 = load float* %bgmodel_addr_15, align 4

]]></node>
<StgValue><ssdm name="bgmodel_load_10"/></StgValue>
</operation>

<operation id="630" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %slt = icmp slt i32 %kHit_1_cast, %kForeground1

]]></node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="631" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %rev = xor i1 %slt, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="632" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %frame_out_addr_1 = getelementptr [640 x i1]* %frame_out, i64 0, i64 %sum_cast

]]></node>
<StgValue><ssdm name="frame_out_addr_1"/></StgValue>
</operation>

<operation id="633" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
:3  store i1 %rev, i1* %frame_out_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %p_rec1 = add i12 %mptr_1_rec, 8

]]></node>
<StgValue><ssdm name="p_rec1"/></StgValue>
</operation>

<operation id="635" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="636" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="13">
<![CDATA[
:7  %bgmodel_load_10 = load float* %bgmodel_addr_15, align 4

]]></node>
<StgValue><ssdm name="bgmodel_load_10"/></StgValue>
</operation>

<operation id="637" st_id="147" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_50 = fmul float %bgmodel_load_10, %wscale

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="638" st_id="148" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_50 = fmul float %bgmodel_load_10, %wscale

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="639" st_id="149" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_50 = fmul float %bgmodel_load_10, %wscale

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="640" st_id="150" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_50 = fmul float %bgmodel_load_10, %wscale

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="641" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:9  store float %tmp_50, float* %bgmodel_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="642" st_id="151" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %wsum_10 = fadd float %wsum_4, %tmp_50

]]></node>
<StgValue><ssdm name="wsum_10"/></StgValue>
</operation>

<operation id="643" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="1" op_3_bw="2">
<![CDATA[
:11  %sum18 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i1.i2(i10 %tmp_103, i1 %tmp_110, i2 0)

]]></node>
<StgValue><ssdm name="sum18"/></StgValue>
</operation>

<operation id="644" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="64" op_0_bw="13">
<![CDATA[
:12  %sum18_cast = zext i13 %sum18 to i64

]]></node>
<StgValue><ssdm name="sum18_cast"/></StgValue>
</operation>

<operation id="645" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %bgmodel_addr_16 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum18_cast

]]></node>
<StgValue><ssdm name="bgmodel_addr_16"/></StgValue>
</operation>

<operation id="646" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="13">
<![CDATA[
:14  %bgmodel_load_11 = load float* %bgmodel_addr_16, align 4

]]></node>
<StgValue><ssdm name="bgmodel_load_11"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="647" st_id="152" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %wsum_10 = fadd float %wsum_4, %tmp_50

]]></node>
<StgValue><ssdm name="wsum_10"/></StgValue>
</operation>

<operation id="648" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="13">
<![CDATA[
:14  %bgmodel_load_11 = load float* %bgmodel_addr_16, align 4

]]></node>
<StgValue><ssdm name="bgmodel_load_11"/></StgValue>
</operation>

<operation id="649" st_id="152" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_51 = fmul float %bgmodel_load_11, %wscale

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="650" st_id="153" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %wsum_10 = fadd float %wsum_4, %tmp_50

]]></node>
<StgValue><ssdm name="wsum_10"/></StgValue>
</operation>

<operation id="651" st_id="153" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_51 = fmul float %bgmodel_load_11, %wscale

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="652" st_id="154" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %wsum_10 = fadd float %wsum_4, %tmp_50

]]></node>
<StgValue><ssdm name="wsum_10"/></StgValue>
</operation>

<operation id="653" st_id="154" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_51 = fmul float %bgmodel_load_11, %wscale

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="654" st_id="155" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %wsum_10 = fadd float %wsum_4, %tmp_50

]]></node>
<StgValue><ssdm name="wsum_10"/></StgValue>
</operation>

<operation id="655" st_id="155" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_51 = fmul float %bgmodel_load_11, %wscale

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="656" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:16  store float %tmp_51, float* %bgmodel_addr_16, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="657" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32">
<![CDATA[
:17  %wsum_10_to_int = bitcast float %wsum_10 to i32

]]></node>
<StgValue><ssdm name="wsum_10_to_int"/></StgValue>
</operation>

<operation id="658" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %tmp_104 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %wsum_10_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="659" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="23" op_0_bw="32">
<![CDATA[
:19  %tmp_111 = trunc i32 %wsum_10_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="660" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20  %notlhs11 = icmp ne i8 %tmp_104, -1

]]></node>
<StgValue><ssdm name="notlhs11"/></StgValue>
</operation>

<operation id="661" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:21  %notrhs11 = icmp eq i23 %tmp_111, 0

]]></node>
<StgValue><ssdm name="notrhs11"/></StgValue>
</operation>

<operation id="662" st_id="156" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %tmp_106 = or i1 %notrhs11, %notlhs11

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="663" st_id="156" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_107 = fcmp ogt float %wsum_10, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="664" st_id="156" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %tmp_108 = and i1 %tmp_106, %tmp_107

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="665" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %kForeground1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="666" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %or_cond = and i1 %tmp_108, %tmp_112

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="667" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="2">
<![CDATA[
:27  %kForeground_1_cast = zext i2 %kForeground_1 to i32

]]></node>
<StgValue><ssdm name="kForeground_1_cast"/></StgValue>
</operation>

<operation id="668" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %p_kForeground = select i1 %or_cond, i32 %kForeground_1_cast, i32 %kForeground1

]]></node>
<StgValue><ssdm name="p_kForeground"/></StgValue>
</operation>

<operation id="669" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="0" op_0_bw="0">
<![CDATA[
:29  br label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
