<html>
<body>
<pre>
<h1>µVision Build Log</h1>
<h2>Project:</h2>
C:\Documents and Settings\Administrator\My Documents\GitHub\Mist\controller\demo_04032013_811\demo.uvproj
Project File Date:  03/04/2013

<h2>Output:</h2>
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2628 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2648 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2652 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2652 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
demo.axf: Error: L6218E: Undefined symbol adhocOff (referred from demo.o).
Target not created
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
demo.axf: Error: L6218E: Undefined symbol adhocOff (referred from demo.o).
Target not created
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
demo.c(95): warning:  #223-D: function "adhocOff" declared implicitly
demo.c(136): error:  #247: function "WiFly_Adhoc_Off" has already been defined
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
Target not created
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
demo.c(95): warning:  #223-D: function "adhocOff" declared implicitly
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
demo.axf: Error: L6218E: Undefined symbol adhocOff (referred from demo.o).
Target not created
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2700 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2700 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2700 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
demo.c(130): warning:  #174-D: expression has no effect
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2700 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 1 Warning(s).
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
demo.c(132): warning:  #174-D: expression has no effect
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2720 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 1 Warning(s).
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2728 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2728 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2744 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2768 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2768 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2768 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2776 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2808 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2808 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2800 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
demo.c(106): error:  #268: declaration may not appear after executable statement in block
demo.c(107): warning:  #1134-D: literal treated as "long long"
demo.c(107): error:  #18: expected a ")"
demo.c(123): warning:  #12-D: parsing restarts here after previous syntax error
demo.c(123): error:  #127: expected a statement
demo.c(67): warning:  #177-D: variable "s" was declared but never referenced
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
Target not created
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
demo.c(106): error:  #268: declaration may not appear after executable statement in block
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
Target not created
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2816 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2800 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2816 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2820 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2820 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2816 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2816 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2816 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2816 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2816 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2784 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2788 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2784 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Connection failed!, error code=&d
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Rebuild target 'demo'
creating preprocessor file for demo.c...
compiling demo.c...
assembling startup_rvmdk.S...
creating preprocessor file for zone.c...
compiling zone.c...
linking...
Program Size: Code=2784 RO-data=188 RW-data=8 ZI-data=272  
User command #1: fromelf --bin --output .\demo.bin .\demo.axf
"demo.axf" - 0 Error(s), 0 Warning(s).
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
Load "C:\\Documents and Settings\\Administrator\\My Documents\\GitHub\\Mist\\controller\\demo_04032013_811\\demo.AXF" 
Warning: OSC to JTAG clock ratio violation - JTAG clock has been automatically adjusted to comply.
Connecting: Mode=JTAG, Speed=600000Hz
Erase Done.
Programming Done.
Verify OK.
