{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707616927429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707616927437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 10:02:07 2024 " "Processing started: Sun Feb 11 10:02:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707616927437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616927437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task1 -c task1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off task1 -c task1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616927438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707616928837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707616928837 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios.qsys " "Elaborating Platform Designer system entity \"nios.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707616938453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:22 Progress: Loading task1/nios.qsys " "2024.02.11.10:02:22 Progress: Loading task1/nios.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616942406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:23 Progress: Reading input file " "2024.02.11.10:02:23 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616943623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:23 Progress: Adding button \[altera_avalon_pio 18.1\] " "2024.02.11.10:02:23 Progress: Adding button \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616943718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:23 Progress: Parameterizing module button " "2024.02.11.10:02:23 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616943822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:23 Progress: Adding clk \[clock_source 18.1\] " "2024.02.11.10:02:23 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616943824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Parameterizing module clk " "2024.02.11.10:02:24 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2024.02.11.10:02:24 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Parameterizing module cpu " "2024.02.11.10:02:24 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Adding hex0 \[altera_avalon_pio 18.1\] " "2024.02.11.10:02:24 Progress: Adding hex0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Parameterizing module hex0 " "2024.02.11.10:02:24 Progress: Parameterizing module hex0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Adding hex1 \[altera_avalon_pio 18.1\] " "2024.02.11.10:02:24 Progress: Adding hex1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Parameterizing module hex1 " "2024.02.11.10:02:24 Progress: Parameterizing module hex1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Adding hex2 \[altera_avalon_pio 18.1\] " "2024.02.11.10:02:24 Progress: Adding hex2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Parameterizing module hex2 " "2024.02.11.10:02:24 Progress: Parameterizing module hex2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Adding hex3 \[altera_avalon_pio 18.1\] " "2024.02.11.10:02:24 Progress: Adding hex3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Parameterizing module hex3 " "2024.02.11.10:02:24 Progress: Parameterizing module hex3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Adding hex4 \[altera_avalon_pio 18.1\] " "2024.02.11.10:02:24 Progress: Adding hex4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Parameterizing module hex4 " "2024.02.11.10:02:24 Progress: Parameterizing module hex4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Adding hex5 \[altera_avalon_pio 18.1\] " "2024.02.11.10:02:24 Progress: Adding hex5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Parameterizing module hex5 " "2024.02.11.10:02:24 Progress: Parameterizing module hex5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.02.11.10:02:24 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Parameterizing module jtag_uart " "2024.02.11.10:02:24 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Adding led \[altera_avalon_pio 18.1\] " "2024.02.11.10:02:24 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Parameterizing module led " "2024.02.11.10:02:24 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2024.02.11.10:02:24 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Parameterizing module onchip_memory " "2024.02.11.10:02:24 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Adding switch \[altera_avalon_pio 18.1\] " "2024.02.11.10:02:24 Progress: Adding switch \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Parameterizing module switch " "2024.02.11.10:02:24 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:24 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2024.02.11.10:02:24 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616944711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:25 Progress: Parameterizing module sysid_qsys_0 " "2024.02.11.10:02:25 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616945022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:25 Progress: Building connections " "2024.02.11.10:02:25 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616945022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:25 Progress: Parameterizing connections " "2024.02.11.10:02:25 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616945059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:25 Progress: Validating " "2024.02.11.10:02:25 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616945062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.11.10:02:26 Progress: Done reading input file " "2024.02.11.10:02:26 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616946648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616949449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616949449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616949449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616949450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616949450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Generating nios \"nios\" for QUARTUS_SYNTH " "Nios: Generating nios \"nios\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616950290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'nios_button' " "Button: Starting RTL generation for module 'nios_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616962466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_button --dir=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0002_button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0002_button_gen//nios_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_button --dir=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0002_button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0002_button_gen//nios_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616962467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'nios_button' " "Button: Done RTL generation for module 'nios_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616962773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"nios\" instantiated altera_avalon_pio \"button\" " "Button: \"nios\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616962779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nios\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616964823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Starting RTL generation for module 'nios_hex0' " "Hex0: Starting RTL generation for module 'nios_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616964830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_hex0 --dir=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0003_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0003_hex0_gen//nios_hex0_component_configuration.pl  --do_build_sim=0  \] " "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_hex0 --dir=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0003_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0003_hex0_gen//nios_hex0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616964830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Done RTL generation for module 'nios_hex0' " "Hex0: Done RTL generation for module 'nios_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616965115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: \"nios\" instantiated altera_avalon_pio \"hex0\" " "Hex0: \"nios\" instantiated altera_avalon_pio \"hex0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616965119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616965125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart --dir=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0004_jtag_uart_gen//nios_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart --dir=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0004_jtag_uart_gen//nios_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616965125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616965494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616965509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'nios_led' " "Led: Starting RTL generation for module 'nios_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616965517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_led --dir=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0005_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0005_led_gen//nios_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_led --dir=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0005_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0005_led_gen//nios_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616965517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'nios_led' " "Led: Done RTL generation for module 'nios_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616965798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"nios\" instantiated altera_avalon_pio \"led\" " "Led: \"nios\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616965803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'nios_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'nios_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616965808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory --dir=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0006_onchip_memory_gen//nios_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory --dir=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0006_onchip_memory_gen//nios_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616965809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'nios_onchip_memory' " "Onchip_memory: Done RTL generation for module 'nios_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616966121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616966125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Starting RTL generation for module 'nios_switch' " "Switch: Starting RTL generation for module 'nios_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616966131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_switch --dir=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0007_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0007_switch_gen//nios_switch_component_configuration.pl  --do_build_sim=0  \] " "Switch:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_switch --dir=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0007_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0007_switch_gen//nios_switch_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616966131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Done RTL generation for module 'nios_switch' " "Switch: Done RTL generation for module 'nios_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616966409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: \"nios\" instantiated altera_avalon_pio \"switch\" " "Switch: \"nios\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616966420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"nios\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"nios\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616966427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616984231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616985261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616986289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616987314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616988336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616989362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616990388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616991431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616992461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616993493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616994519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616995545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707616996564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617011082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617011088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617011094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617011113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_cpu_cpu --dir=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0011_cpu_gen//nios_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_cpu_cpu --dir=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/ZHENGS~1/AppData/Local/Temp/alt9764_7543825443381378927.dir/0011_cpu_gen//nios_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617011113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.11 10:03:31 (*) Starting Nios II generation " "Cpu: # 2024.02.11 10:03:31 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.11 10:03:31 (*)   Checking for plaintext license. " "Cpu: # 2024.02.11 10:03:31 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.11 10:03:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.02.11 10:03:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.11 10:03:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.02.11 10:03:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.11 10:03:32 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.02.11 10:03:32 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.11 10:03:32 (*)   Plaintext license not found. " "Cpu: # 2024.02.11 10:03:32 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.11 10:03:32 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.02.11 10:03:32 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.11 10:03:32 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.02.11 10:03:32 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.11 10:03:32 (*)   Creating all objects for CPU " "Cpu: # 2024.02.11 10:03:32 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.11 10:03:33 (*)   Generating RTL from CPU objects " "Cpu: # 2024.02.11 10:03:33 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.11 10:03:33 (*)   Creating plain-text RTL " "Cpu: # 2024.02.11 10:03:33 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.11 10:03:34 (*) Done Nios II generation " "Cpu: # 2024.02.11 10:03:34 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_cpu_cpu' " "Cpu: Done RTL generation for module 'nios_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617014442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617016428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617016435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Done \"nios\" with 31 modules, 43 files " "Nios: Done \"nios\" with 31 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617016435 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios.qsys " "Finished elaborating Platform Designer system entity \"nios.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707617017390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/informationprocessing/infoproc-lab-solution/lab2/src/golden_top/de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /informationprocessing/infoproc-lab-solution/lab2/src/golden_top/de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "db/ip/nios/nios.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017532 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios/submodules/altera_merlin_master_agent.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios/submodules/altera_merlin_master_translator.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios/submodules/altera_reset_synchronizer.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_button " "Found entity 1: nios_button" {  } { { "db/ip/nios/submodules/nios_button.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu " "Found entity 1: nios_cpu" {  } { { "db/ip/nios/submodules/nios_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios/submodules/nios_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_cpu_register_bank_a_module " "Found entity 1: nios_cpu_cpu_register_bank_a_module" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_cpu_register_bank_b_module " "Found entity 2: nios_cpu_cpu_register_bank_b_module" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_cpu_cpu_nios2_oci_break " "Found entity 4: nios_cpu_cpu_nios2_oci_break" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_cpu_cpu_nios2_oci_im " "Found entity 15: nios_cpu_cpu_nios2_oci_im" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_cpu_cpu_nios2_ocimem " "Found entity 19: nios_cpu_cpu_nios2_ocimem" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_cpu_cpu_nios2_oci " "Found entity 20: nios_cpu_cpu_nios2_oci" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_cpu_cpu " "Found entity 21: nios_cpu_cpu" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/nios/submodules/nios_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_cpu_debug_slave_tck " "Found entity 1: nios_cpu_cpu_debug_slave_tck" {  } { { "db/ip/nios/submodules/nios_cpu_cpu_debug_slave_tck.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/nios/submodules/nios_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_cpu_test_bench " "Found entity 1: nios_cpu_cpu_test_bench" {  } { { "db/ip/nios/submodules/nios_cpu_cpu_test_bench.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hex0 " "Found entity 1: nios_hex0" {  } { { "db/ip/nios/submodules/nios_hex0.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "db/ip/nios/submodules/nios_irq_mapper.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_sim_scfifo_w " "Found entity 1: nios_jtag_uart_sim_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017709 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_uart_scfifo_w " "Found entity 2: nios_jtag_uart_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017709 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_uart_sim_scfifo_r " "Found entity 3: nios_jtag_uart_sim_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017709 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_uart_scfifo_r " "Found entity 4: nios_jtag_uart_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017709 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag_uart " "Found entity 5: nios_jtag_uart" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led " "Found entity 1: nios_led" {  } { { "db/ip/nios/submodules/nios_led.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707617017795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707617017795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017796 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707617017799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707617017799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017800 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_001 " "Found entity 2: nios_mm_interconnect_0_router_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707617017802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707617017802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017803 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707617017805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707617017805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017806 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_004 " "Found entity 2: nios_mm_interconnect_0_router_004" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory " "Found entity 1: nios_onchip_memory" {  } { { "db/ip/nios/submodules/nios_onchip_memory.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_switch " "Found entity 1: nios_switch" {  } { { "db/ip/nios/submodules/nios_switch.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sysid_qsys_0 " "Found entity 1: nios_sysid_qsys_0" {  } { { "db/ip/nios/submodules/nios_sysid_qsys_0.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707617017855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617017855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707617017961 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(14) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(14) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(15) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(15) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_LITE_Golden_Top.v(27) " "Output port \"HEX0\" at DE10_LITE_Golden_Top.v(27) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_LITE_Golden_Top.v(28) " "Output port \"HEX1\" at DE10_LITE_Golden_Top.v(28) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_LITE_Golden_Top.v(29) " "Output port \"HEX2\" at DE10_LITE_Golden_Top.v(29) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_LITE_Golden_Top.v(30) " "Output port \"HEX3\" at DE10_LITE_Golden_Top.v(30) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_LITE_Golden_Top.v(31) " "Output port \"HEX4\" at DE10_LITE_Golden_Top.v(31) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017969 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_LITE_Golden_Top.v(32) " "Output port \"HEX5\" at DE10_LITE_Golden_Top.v(32) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_LITE_Golden_Top.v(38) " "Output port \"LEDR\" at DE10_LITE_Golden_Top.v(38) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(44) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(44) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(45) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(45) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(47) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(16) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(16) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(17) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(17) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(18) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(18) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(19) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(19) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(21) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(21) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(22) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(22) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(23) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(23) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(24) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(24) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(46) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(48) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(53) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707617017970 "|DE10_LITE_Golden_Top"}
{ "Warning" "WSGN_EMPTY_SHELL" "DE10_LITE_Golden_Top " "Entity \"DE10_LITE_Golden_Top\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1707617017975 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707617018372 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1707617018372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707617018434 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707617018434 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios 19 " "Ignored 19 assignments for entity \"nios\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_button 23 " "Ignored 23 assignments for entity \"nios_button\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_cpu 149 " "Ignored 149 assignments for entity \"nios_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_cpu_cpu 179 " "Ignored 179 assignments for entity \"nios_cpu_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_hex0 22 " "Ignored 22 assignments for entity \"nios_hex0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_irq_mapper 14 " "Ignored 14 assignments for entity \"nios_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_jtag_uart 24 " "Ignored 24 assignments for entity \"nios_jtag_uart\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_led 22 " "Ignored 22 assignments for entity \"nios_led\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"nios_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"nios_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"nios_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"nios_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"nios_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018497 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"nios_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018498 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"nios_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018498 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"nios_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018498 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"nios_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018498 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_router_004 36 " "Ignored 36 assignments for entity \"nios_mm_interconnect_0_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018498 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"nios_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018498 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"nios_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018498 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"nios_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018498 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_onchip_memory 34 " "Ignored 34 assignments for entity \"nios_onchip_memory\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018498 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_switch 23 " "Ignored 23 assignments for entity \"nios_switch\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018498 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"nios_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707617018498 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/output_files/task1_top.map.smsg " "Generated suppressed messages file D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/output_files/task1_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617018554 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707617018728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707617018728 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707617018795 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1707617018795 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707617018796 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707617018796 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1707617018796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707617018796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 245 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 245 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707617018825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 10:03:38 2024 " "Processing ended: Sun Feb 11 10:03:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707617018825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707617018825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707617018825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707617018825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1707617020396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707617020404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 10:03:39 2024 " "Processing started: Sun Feb 11 10:03:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707617020404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707617020404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off task1 -c task1_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off task1 -c task1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707617020404 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707617020776 ""}
{ "Info" "0" "" "Project  = task1" {  } {  } 0 0 "Project  = task1" 0 0 "Fitter" 0 0 1707617020776 ""}
{ "Info" "0" "" "Revision = task1_top" {  } {  } 0 0 "Revision = task1_top" 0 0 "Fitter" 0 0 1707617020777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707617020856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707617020857 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "task1_top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"task1_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707617020870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707617020922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707617020922 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707617021139 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707617021173 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707617022181 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707617022181 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707617022181 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707617022181 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707617022181 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707617022181 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707617022181 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707617022181 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707617022181 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707617022181 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707617022181 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707617022181 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707617022199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707617022199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707617022199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707617022199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707617022199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707617022199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707617022199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707617022199 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1707617022199 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707617022203 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707617022203 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707617022203 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1707617022203 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707617022208 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/informationprocessing/infoproc-lab-solution/lab2/task1/db/ip/nios/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/informationprocessing/infoproc-lab-solution/lab2/task1/db/ip/nios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707617023186 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/informationprocessing/infoproc-lab-solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc " "Reading SDC File: 'd:/informationprocessing/infoproc-lab-solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707617023187 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 46 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_break:the_nios_cpu_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_cpu_cpu.sdc(46): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_break:the_nios_cpu_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707617023188 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 46 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at nios_cpu_cpu.sdc(46): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707617023188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_cpu_cpu_jtag_sr*\]" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617023188 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023188 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 47 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_cpu_cpu.sdc(47): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707617023189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 47 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at nios_cpu_cpu.sdc(47): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707617023189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_cpu_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_cpu_cpu_jtag_sr\[33\]\]" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617023189 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 48 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_cpu_cpu.sdc(48): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707617023189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 48 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at nios_cpu_cpu.sdc(48): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707617023189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_cpu_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_cpu_cpu_jtag_sr\[0\]\]" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617023190 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023190 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 49 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_cpu_cpu.sdc(49): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707617023190 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 49 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at nios_cpu_cpu.sdc(49): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707617023190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_cpu_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_cpu_cpu_jtag_sr\[34\]\]" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617023190 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023190 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 50 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_ocimem:the_nios_cpu_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_cpu_cpu.sdc(50): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_ocimem:the_nios_cpu_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707617023190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_cpu_cpu_jtag_sr*\]" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617023190 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 51 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_cpu_cpu.sdc(51): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707617023191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 51 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_sysclk:the_nios_cpu_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_cpu_cpu.sdc(51): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_sysclk:the_nios_cpu_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707617023192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_cpu_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_cpu_cpu_jtag_sr*    -to *\$nios_cpu_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_cpu_cpu_jtag_sr*    -to *\$nios_cpu_cpu_jtag_sysclk_path\|*jdo*" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617023192 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_cpu_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_cpu_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707617023192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 52 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_sysclk:the_nios_cpu_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_cpu_cpu.sdc(52): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_sysclk:the_nios_cpu_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707617023193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at nios_cpu_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_cpu_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_cpu_cpu_jtag_sysclk_path\|ir*" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617023193 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_cpu_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_cpu_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707617023193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 53 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_cpu_cpu.sdc(53): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707617023194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at nios_cpu_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_cpu_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_cpu_cpu_oci_debug_path\|monitor_go" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617023194 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_cpu_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707617023194 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1707617023195 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1707617023195 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1707617023195 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1707617023196 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1707617023196 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1707617023197 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707617023203 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707617023203 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707617023203 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707617023204 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707617023205 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707617023206 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707617023206 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707617023206 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707617023206 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1707617023206 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707617023206 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707617023340 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1707617023355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707617024662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707617024721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707617024744 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707617024820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707617024820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707617025962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y33 X10_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43" {  } { { "loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43"} { { 12 { 0 ""} 0 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707617027035 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707617027035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707617027134 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1707617027134 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707617027134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707617027136 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707617027299 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707617027307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707617027814 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707617027814 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707617028976 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707617030623 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "88 MAX 10 " "88 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707617030968 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1707617030968 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "71 " "Following 71 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "../src/Golden_Top/DE10_LITE_Golden_Top.v" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707617030974 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1707617030974 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/output_files/task1_top.fit.smsg " "Generated suppressed messages file D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/output_files/task1_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707617031065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5763 " "Peak virtual memory: 5763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707617031462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 10:03:51 2024 " "Processing ended: Sun Feb 11 10:03:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707617031462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707617031462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707617031462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707617031462 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1707617032704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707617032712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 10:03:52 2024 " "Processing started: Sun Feb 11 10:03:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707617032712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1707617032712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off task1 -c task1_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off task1 -c task1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1707617032712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1707617033214 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1707617034786 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1707617034992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707617035852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 10:03:55 2024 " "Processing ended: Sun Feb 11 10:03:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707617035852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707617035852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707617035852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1707617035852 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1707617036479 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1707617037390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707617037398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 10:03:56 2024 " "Processing started: Sun Feb 11 10:03:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707617037398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707617037398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta task1 -c task1_top " "Command: quartus_sta task1 -c task1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707617037398 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707617037742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707617038712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707617038712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707617038761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707617038761 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/informationprocessing/infoproc-lab-solution/lab2/task1/db/ip/nios/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/informationprocessing/infoproc-lab-solution/lab2/task1/db/ip/nios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1707617038998 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/informationprocessing/infoproc-lab-solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc " "Reading SDC File: 'd:/informationprocessing/infoproc-lab-solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1707617039000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 46 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_break:the_nios_cpu_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_cpu_cpu.sdc(46): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_break:the_nios_cpu_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 46 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at nios_cpu_cpu.sdc(46): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_cpu_cpu_jtag_sr*\]" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617039004 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 47 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_cpu_cpu.sdc(47): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 47 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at nios_cpu_cpu.sdc(47): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_cpu_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_cpu_cpu_jtag_sr\[33\]\]" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617039005 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 48 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_cpu_cpu.sdc(48): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 48 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at nios_cpu_cpu.sdc(48): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_cpu_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_cpu_cpu_jtag_sr\[0\]\]" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617039005 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 49 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_cpu_cpu.sdc(49): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 49 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at nios_cpu_cpu.sdc(49): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_cpu_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_cpu_cpu_jtag_sr\[34\]\]" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617039006 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 50 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_ocimem:the_nios_cpu_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_cpu_cpu.sdc(50): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_ocimem:the_nios_cpu_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_cpu_cpu_jtag_sr*\]" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617039006 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_cpu_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 51 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_cpu_cpu.sdc(51): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_tck:the_nios_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 51 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_sysclk:the_nios_cpu_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_cpu_cpu.sdc(51): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_sysclk:the_nios_cpu_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_cpu_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_cpu_cpu_jtag_sr*    -to *\$nios_cpu_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_cpu_cpu_jtag_sr*    -to *\$nios_cpu_cpu_jtag_sysclk_path\|*jdo*" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617039007 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_cpu_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_cpu_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 52 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_sysclk:the_nios_cpu_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_cpu_cpu.sdc(52): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_cpu_debug_slave_sysclk:the_nios_cpu_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at nios_cpu_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_cpu_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_cpu_cpu_jtag_sysclk_path\|ir*" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617039008 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039008 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_cpu_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_cpu_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_cpu_cpu.sdc 53 *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_cpu_cpu.sdc(53): *nios_cpu_cpu:*\|nios_cpu_cpu_nios2_oci:the_nios_cpu_cpu_nios2_oci\|nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at nios_cpu_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_cpu_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_cpu_cpu_oci_debug_path\|monitor_go" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707617039009 ""}  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_cpu_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_cpu_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" "" { Text "D:/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1707617039009 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707617039011 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1707617039011 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1707617039011 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1707617039011 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1707617039011 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707617039012 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1707617039020 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707617039021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617039023 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1707617039038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617039040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617039047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617039049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617039055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617039057 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707617039064 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707617039084 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707617040368 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707617040529 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1707617040529 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1707617040529 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1707617040530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617040531 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617040540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617040542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617040549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617040551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617040558 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707617040560 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707617040699 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1707617040700 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1707617040700 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1707617040700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617040702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617040708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617040709 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617040715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707617040716 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707617042305 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707617042305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 35 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707617042383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 10:04:02 2024 " "Processing ended: Sun Feb 11 10:04:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707617042383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707617042383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707617042383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707617042383 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 318 s " "Quartus Prime Full Compilation was successful. 0 errors, 318 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707617043044 ""}
