[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  17059       tick       2179571        967789        902768       2179571 
      2  17059       tick       4494536       2145440       2124618       4494536 
      3  17059       tick       4498514       2145990       2126458       4498514 
      4  17059       tick       4496878       2145389       2123368       4496878 
      5  17059       tick       4491998       2142504       2120132       4491998 
      6  17059       tick       4491420       2143048       2127435       4491420 
      7  17059       tick       4498031       2145536       2127009       4498031 
      8  17059       tick       4501248       2148160       2129713       4501248 
      9  17059       tick       4493666       2143535       2126849       4493666 
     10  17059       tick       4477281       2135730       2117652       4477281 
     11  17059       tick       4493363       2144365       2127985       4493363 
     12  17059       tick       4318656       2059876       2043874       4318656 
     13  17059       tick       4659403       2223702       2203547       4659403 
     14  17059       tick       4503612       2150149       2129296       4503612 
     15  17059       tick       4494083       2144555       2129155       4494083 
     16  17059       tick       4490185       2142093       2126534       4490185 
     17  17059       tick       4490248       2142767       2124202       4490248 
     18  17059       tick       4492696       2144386       2126130       4492696 
     19  17059       tick       4494032       2143987       2127595       4494032 
     20  17059       tick       4489119       2143828       2127037       4489119 
     21  17059       exit         11243          5302          4915         11243 
