#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May  9 12:57:33 2025
# Process ID: 22444
# Current directory: C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.runs/synth_1
# Command line: vivado.exe -log nanoprocessor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nanoprocessor.tcl
# Log file: C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.runs/synth_1/nanoprocessor.vds
# Journal file: C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source nanoprocessor.tcl -notrace
Command: synth_design -top nanoprocessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23200 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 435.098 ; gain = 95.336
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nanoprocessor' [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd:15]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/dinur/Project/Processor_Clock/Processor_Clock.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Processor_Clock_0' of component 'Slow_Clk' [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/dinur/Project/Processor_Clock/Processor_Clock.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/dinur/Project/Processor_Clock/Processor_Clock.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'RegisterBank' declared at 'C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:5' bound to instance 'Register_bank' of component 'RegisterBank' [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd:163]
INFO: [Synth 8-638] synthesizing module 'RegisterBank' [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:20]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_first' of component 'Decoder_3_to_8' [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/dinur/Project/InstructionDecoder/InstructionDecoder.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/dinur/Project/InstructionDecoder/InstructionDecoder.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (2#1) [C:/Users/dinur/Project/InstructionDecoder/InstructionDecoder.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/dinur/Project/InstructionDecoder/InstructionDecoder.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (3#1) [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/Reg.vhd:4' bound to instance 'Reg_0' of component 'Reg' [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/Reg.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg' (4#1) [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/Reg.vhd:12]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/Reg.vhd:4' bound to instance 'Reg_1' of component 'Reg' [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:56]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/Reg.vhd:4' bound to instance 'Reg_2' of component 'Reg' [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:65]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/Reg.vhd:4' bound to instance 'Reg_3' of component 'Reg' [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:74]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/Reg.vhd:4' bound to instance 'Reg_4' of component 'Reg' [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:82]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/Reg.vhd:4' bound to instance 'Reg_5' of component 'Reg' [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:91]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/Reg.vhd:4' bound to instance 'Reg_6' of component 'Reg' [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:100]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/Reg.vhd:4' bound to instance 'Reg_7' of component 'Reg' [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank' (5#1) [C:/Users/dinur/Project/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:20]
INFO: [Synth 8-3491] module 'EightWay4Bit_MUX' declared at 'C:/Users/dinur/Project/EightWay4Bit_MUX/EightWay4Bit_MUX.srcs/sources_1/new/EightWay4Bit_MUX.vhd:4' bound to instance 'EightWay4Bit_MUX_0' of component 'EightWay4Bit_MUX' [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd:178]
INFO: [Synth 8-638] synthesizing module 'EightWay4Bit_MUX' [C:/Users/dinur/Project/EightWay4Bit_MUX/EightWay4Bit_MUX.srcs/sources_1/new/EightWay4Bit_MUX.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/dinur/Project/EightWay4Bit_MUX/EightWay4Bit_MUX.srcs/sources_1/new/EightWay4Bit_MUX.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'EightWay4Bit_MUX' (6#1) [C:/Users/dinur/Project/EightWay4Bit_MUX/EightWay4Bit_MUX.srcs/sources_1/new/EightWay4Bit_MUX.vhd:12]
INFO: [Synth 8-3491] module 'EightWay4Bit_MUX' declared at 'C:/Users/dinur/Project/EightWay4Bit_MUX/EightWay4Bit_MUX.srcs/sources_1/new/EightWay4Bit_MUX.vhd:4' bound to instance 'EightWay4Bit_MUX_1' of component 'EightWay4Bit_MUX' [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd:191]
INFO: [Synth 8-3491] module 'TwoWay4Bit_Mux' declared at 'C:/Users/dinur/Project/TwoWay4Bit_MUX/TwoWay4Bit_MUX.srcs/sources_1/new/TwoWay4Bit_Mux.vhd:4' bound to instance 'twoway4bit' of component 'TwoWay4Bit_Mux' [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd:206]
INFO: [Synth 8-638] synthesizing module 'TwoWay4Bit_Mux' [C:/Users/dinur/Project/TwoWay4Bit_MUX/TwoWay4Bit_MUX.srcs/sources_1/new/TwoWay4Bit_Mux.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'TwoWay4Bit_Mux' (7#1) [C:/Users/dinur/Project/TwoWay4Bit_MUX/TwoWay4Bit_MUX.srcs/sources_1/new/TwoWay4Bit_Mux.vhd:11]
INFO: [Synth 8-3491] module 'ASU' declared at 'C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/new/ASU.vhd:4' bound to instance 'asu_0' of component 'ASU' [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd:212]
INFO: [Synth 8-638] synthesizing module 'ASU' [C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/new/ASU.vhd:13]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/imports/new/RCA_4.vhd:5' bound to instance 'RCA_4_0' of component 'RCA_4' [C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/new/ASU.vhd:44]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/imports/new/RCA_4.vhd:23]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_0' of component 'FA' [C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/imports/new/RCA_4.vhd:39]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/FA.vhd:45]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/HA.vhd:37' bound to instance 'HA_0' of component 'HA' [C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/FA.vhd:58]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/HA.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'HA' (8#1) [C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/HA.vhd:44]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/HA.vhd:37' bound to instance 'HA_1' of component 'HA' [C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/FA.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'FA' (9#1) [C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/FA.vhd:45]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_1' of component 'FA' [C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/imports/new/RCA_4.vhd:47]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_2' of component 'FA' [C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/imports/new/RCA_4.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_3' of component 'FA' [C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/imports/new/RCA_4.vhd:63]
WARNING: [Synth 8-3848] Net C_out in module/entity RCA_4 does not have driver. [C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/imports/new/RCA_4.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (10#1) [C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/imports/new/RCA_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ASU' (11#1) [C:/Users/dinur/Project/AddSub Unit/AddSub Unit.srcs/sources_1/new/ASU.vhd:13]
INFO: [Synth 8-3491] module 'InstructionDecoder' declared at 'C:/Users/dinur/Project/InstructionDecoder/InstructionDecoder.srcs/sources_1/new/InstructionDecoder.vhd:5' bound to instance 'instruction_decoder' of component 'InstructionDecoder' [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd:220]
INFO: [Synth 8-638] synthesizing module 'InstructionDecoder' [C:/Users/dinur/Project/InstructionDecoder/InstructionDecoder.srcs/sources_1/new/InstructionDecoder.vhd:18]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/dinur/Project/InstructionDecoder/InstructionDecoder.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/dinur/Project/InstructionDecoder/InstructionDecoder.srcs/sources_1/new/InstructionDecoder.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecoder' (12#1) [C:/Users/dinur/Project/InstructionDecoder/InstructionDecoder.srcs/sources_1/new/InstructionDecoder.vhd:18]
INFO: [Synth 8-3491] module 'LUT_8_12' declared at 'C:/Users/dinur/Project/ProgramROM/ProgramROM.srcs/sources_1/imports/new/LUT_16_7.vhd:7' bound to instance 'lut_0' of component 'LUT_8_12' [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd:232]
INFO: [Synth 8-638] synthesizing module 'LUT_8_12' [C:/Users/dinur/Project/ProgramROM/ProgramROM.srcs/sources_1/imports/new/LUT_16_7.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'LUT_8_12' (13#1) [C:/Users/dinur/Project/ProgramROM/ProgramROM.srcs/sources_1/imports/new/LUT_16_7.vhd:12]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/dinur/Project/PC/PC.srcs/sources_1/new/PC.vhd:6' bound to instance 'pc_0' of component 'PC' [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd:236]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/dinur/Project/PC/PC.srcs/sources_1/new/PC.vhd:13]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/dinur/Project/PC/PC.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/dinur/Project/PC/PC.srcs/sources_1/new/PC.vhd:26]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/dinur/Project/PC/PC.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (14#1) [C:/Users/dinur/Project/PC/PC.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/dinur/Project/PC/PC.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/dinur/Project/PC/PC.srcs/sources_1/new/PC.vhd:31]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/dinur/Project/PC/PC.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/dinur/Project/PC/PC.srcs/sources_1/new/PC.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'PC' (15#1) [C:/Users/dinur/Project/PC/PC.srcs/sources_1/new/PC.vhd:13]
INFO: [Synth 8-3491] module 'ThreeBA' declared at 'C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/new/ThreeBA.vhd:5' bound to instance 'threeba_0' of component 'ThreeBA' [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd:242]
INFO: [Synth 8-638] synthesizing module 'ThreeBA' [C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/new/ThreeBA.vhd:10]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/new/RCA_3.vhd:37' bound to instance 'RCA_3_0' of component 'RCA_3' [C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/new/ThreeBA.vhd:32]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/new/RCA_3.vhd:54]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_0' of component 'FA' [C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/new/RCA_3.vhd:69]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_1' of component 'FA' [C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/new/RCA_3.vhd:77]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_2' of component 'FA' [C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/new/RCA_3.vhd:85]
WARNING: [Synth 8-3848] Net C_out in module/entity RCA_3 does not have driver. [C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/new/RCA_3.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (16#1) [C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/new/RCA_3.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ThreeBA' (17#1) [C:/Users/dinur/Project/3BitAdder/3BitAdder.srcs/sources_1/new/ThreeBA.vhd:10]
INFO: [Synth 8-3491] module 'TwoWay3Bit_MUX' declared at 'C:/Users/dinur/Project/TwoWay3Bit_MUX/TwoWay3Bit_MUX.srcs/sources_1/new/TwoWay3Bit_MUX.vhd:7' bound to instance 'twoway3bit_mux_0' of component 'TwoWay3Bit_MUX' [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd:246]
INFO: [Synth 8-638] synthesizing module 'TwoWay3Bit_MUX' [C:/Users/dinur/Project/TwoWay3Bit_MUX/TwoWay3Bit_MUX.srcs/sources_1/new/TwoWay3Bit_MUX.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'TwoWay3Bit_MUX' (18#1) [C:/Users/dinur/Project/TwoWay3Bit_MUX/TwoWay3Bit_MUX.srcs/sources_1/new/TwoWay3Bit_MUX.vhd:14]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/dinur/Project/Seven_Segment_Display/Seven_Segment_Display.srcs/sources_1/imports/new/LUT_16_7.vhd:35' bound to instance 'seven_segment' of component 'LUT_16_7' [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd:254]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/dinur/Project/Seven_Segment_Display/Seven_Segment_Display.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (19#1) [C:/Users/dinur/Project/Seven_Segment_Display/Seven_Segment_Display.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'nanoprocessor' (20#1) [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/nanoprocessor.vhd:15]
WARNING: [Synth 8-3917] design nanoprocessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design nanoprocessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design nanoprocessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design nanoprocessor has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design RCA_3 has unconnected port C_out
WARNING: [Synth 8-3331] design RCA_3 has unconnected port C_in
WARNING: [Synth 8-3331] design RCA_4 has unconnected port C_out
WARNING: [Synth 8-3331] design RCA_4 has unconnected port C_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 491.008 ; gain = 151.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 491.008 ; gain = 151.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 491.008 ; gain = 151.246
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new/NanoprocessorCons.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'sys_clk_pin' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new/NanoprocessorCons.xdc:4]
create_clock: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 811.695 ; gain = 9.711
CRITICAL WARNING: [Designutils 20-1307] Command '[get_ports NanoClock]' is not supported in the xdc constraint file. [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new/NanoprocessorCons.xdc:5]
Finished Parsing XDC File [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new/NanoprocessorCons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.srcs/constrs_1/new/NanoprocessorCons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nanoprocessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nanoprocessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 811.715 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 811.715 ; gain = 471.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 811.715 ; gain = 471.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 811.715 ; gain = 471.953
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "program_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 811.715 ; gain = 471.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module TwoWay4Bit_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module RCA_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module ASU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module LUT_8_12 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TwoWay3Bit_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element pc_0/D_FF0/Qbar_reg was removed.  [C:/Users/dinur/Project/PC/PC.srcs/sources_1/imports/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element pc_0/D_FF1/Qbar_reg was removed.  [C:/Users/dinur/Project/PC/PC.srcs/sources_1/imports/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element pc_0/D_FF2/Qbar_reg was removed.  [C:/Users/dinur/Project/PC/PC.srcs/sources_1/imports/new/D_FF.vhd:49]
INFO: [Synth 8-5545] ROM "Processor_Clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Processor_Clock_0/Clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design nanoprocessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design nanoprocessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design nanoprocessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design nanoprocessor has port Anode[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'Register_bank/Reg_0/Y_reg[3]' (FDRE) to 'Register_bank/Reg_0/Y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_bank/Reg_0/Y_reg[2]' (FDRE) to 'Register_bank/Reg_0/Y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_bank/Reg_0/Y_reg[1]' (FDRE) to 'Register_bank/Reg_0/Y_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_bank/Reg_0/Y_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Register_bank/Reg_0/Y_reg[0]) is unused and will be removed from module nanoprocessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 811.715 ; gain = 471.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 813.594 ; gain = 473.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 813.816 ; gain = 474.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Register_bank/Reg_4/Y_reg[1]' (FDRE) to 'Register_bank/Reg_6/Y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_bank/Reg_1/Y_reg[1]' (FDRE) to 'Register_bank/Reg_6/Y_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_bank/Reg_5/Y_reg[1]' (FDRE) to 'Register_bank/Reg_6/Y_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_bank/Reg_6/Y_reg[1] )
INFO: [Synth 8-3886] merging instance 'Register_bank/Reg_4/Y_reg[0]' (FDRE) to 'Register_bank/Reg_6/Y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_bank/Reg_1/Y_reg[0]' (FDRE) to 'Register_bank/Reg_6/Y_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_bank/Reg_5/Y_reg[0]' (FDRE) to 'Register_bank/Reg_6/Y_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_bank/Reg_6/Y_reg[0] )
INFO: [Synth 8-3886] merging instance 'Register_bank/Reg_4/Y_reg[2]' (FDRE) to 'Register_bank/Reg_6/Y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Register_bank/Reg_1/Y_reg[2]' (FDRE) to 'Register_bank/Reg_6/Y_reg[2]'
INFO: [Synth 8-3886] merging instance 'Register_bank/Reg_5/Y_reg[2]' (FDRE) to 'Register_bank/Reg_6/Y_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_bank/Reg_6/Y_reg[2] )
INFO: [Synth 8-3886] merging instance 'Register_bank/Reg_4/Y_reg[3]' (FDRE) to 'Register_bank/Reg_6/Y_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register_bank/Reg_1/Y_reg[3]' (FDRE) to 'Register_bank/Reg_6/Y_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register_bank/Reg_5/Y_reg[3]' (FDRE) to 'Register_bank/Reg_6/Y_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_bank/Reg_6/Y_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Register_bank/Reg_6/Y_reg[1]) is unused and will be removed from module nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Register_bank/Reg_6/Y_reg[0]) is unused and will be removed from module nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Register_bank/Reg_6/Y_reg[2]) is unused and will be removed from module nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Register_bank/Reg_6/Y_reg[3]) is unused and will be removed from module nanoprocessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 835.156 ; gain = 495.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:44 . Memory (MB): peak = 835.156 ; gain = 495.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:44 . Memory (MB): peak = 835.156 ; gain = 495.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:44 . Memory (MB): peak = 835.156 ; gain = 495.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:44 . Memory (MB): peak = 835.156 ; gain = 495.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:44 . Memory (MB): peak = 835.156 ; gain = 495.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:44 . Memory (MB): peak = 835.156 ; gain = 495.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |     2|
|4     |LUT3   |     6|
|5     |LUT4   |    19|
|6     |LUT5   |    11|
|7     |LUT6   |    10|
|8     |FDRE   |    49|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------------+------+
|      |Instance            |Module       |Cells |
+------+--------------------+-------------+------+
|1     |top                 |             |   125|
|2     |  Processor_Clock_0 |Slow_Clk     |    54|
|3     |  Register_bank     |RegisterBank |    28|
|4     |    Reg_2           |Reg          |    13|
|5     |    Reg_3           |Reg_2        |     4|
|6     |    Reg_7           |Reg_3        |    11|
|7     |  pc_0              |PC           |    23|
|8     |    D_FF0           |D_FF         |    17|
|9     |    D_FF1           |D_FF_0       |     3|
|10    |    D_FF2           |D_FF_1       |     3|
+------+--------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:44 . Memory (MB): peak = 835.156 ; gain = 495.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 835.156 ; gain = 174.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 835.156 ; gain = 495.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 835.156 ; gain = 507.957
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/dinur/Project/Nanoprocessor/Nanoprocessor.runs/synth_1/nanoprocessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nanoprocessor_utilization_synth.rpt -pb nanoprocessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 835.156 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May  9 12:58:35 2025...
