<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Soundlie: Hardware Descriptive Code: rtl Architecture  Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Soundlie: Hardware Descriptive Code
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">Sound Effects for the Street Musician</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="../../classes.html"><span>Design&#160;Units</span></a></li>
      <li><a href="../../inherits.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../da/d67/classiu3.html">iu3</a></li><li class="navelem"><a class="el" href="../../dd/d39/classiu3_1_1rtl.html">rtl</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Subtypes">Subtypes</a> &#124;
<a href="#Types">Types</a> &#124;
<a href="#Functions">Functions</a> &#124;
<a href="#Procedures">Procedures</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">rtl Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Functions"></a>
Functions</h2></td></tr>
 <tr class="memitem:a9e6378eb58d58e83dd9af00bfbde44c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e6378eb58d58e83dd9af00bfbde44c0"></a>
<b><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a9e6378eb58d58e83dd9af00bfbde44c0">dbgexc</a><b> ( </b><br/>
<b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">registers</span></b><br/>
<b><span class="vhdlchar">dbgi: </span><span class="stringliteral">in </span><span class="vhdlchar">l3_debug_in_type</span></b><br/>
<b><span class="vhdlchar">trap: </span><span class="stringliteral">in </span><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
<b><span class="vhdlchar">tt: </span><span class="stringliteral">in </span><span class="vhdlchar">std_logic_vector (7   downto   0)</span></b><br/>
<b> )</b></td></tr>
<tr class="memitem:add95eb9a38c24c3dbf48d086d2a64569"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add95eb9a38c24c3dbf48d086d2a64569"></a>
<b><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#add95eb9a38c24c3dbf48d086d2a64569">dbgerr</a><b> ( </b><br/>
<b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">registers</span></b><br/>
<b><span class="vhdlchar">dbgi: </span><span class="stringliteral">in </span><span class="vhdlchar">l3_debug_in_type</span></b><br/>
<b><span class="vhdlchar">tt: </span><span class="stringliteral">in </span><span class="vhdlchar">std_logic_vector (7   downto   0)</span></b><br/>
<b> )</b></td></tr>
<tr class="memitem:afd518e7b36e6d747afa3ad40a78c98d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd518e7b36e6d747afa3ad40a78c98d5"></a>
<b><b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#afd518e7b36e6d747afa3ad40a78c98d5">asr17_gen</a><b> ( </b><b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">in registers</span></b><b> )</b></td></tr>
<tr class="memitem:a70506b762998731ceb597c48ba0938a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70506b762998731ceb597c48ba0938a0"></a>
<b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a70506b762998731ceb597c48ba0938a0">xnpc_res</a><b> ( </b><b> )</b></td></tr>
<tr class="memitem:a006706c4fdae28dab2847e899282ca2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a006706c4fdae28dab2847e899282ca2f"></a>
<b><b><span class="vhdlchar">special_register_type</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a006706c4fdae28dab2847e899282ca2f">special_register_res</a><b> ( </b><b> )</b></td></tr>
<tr class="memitem:a62d1944f927974678be499c8ed357cd6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62d1944f927974678be499c8ed357cd6"></a>
<b><b><span class="vhdlchar">write_reg_type</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a62d1944f927974678be499c8ed357cd6">write_reg_res</a><b> ( </b><b> )</b></td></tr>
<tr class="memitem:aa231f6470a1852df54b035071ba6b43d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa231f6470a1852df54b035071ba6b43d"></a>
<b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aa231f6470a1852df54b035071ba6b43d">branch_address</a><b> ( </b><b><span class="vhdlchar">inst: </span><span class="stringliteral">in </span><span class="vhdlchar">word</span></b><b> , <span class="vhdlchar">pc: </span><span class="stringliteral">in </span><span class="vhdlchar">pctype</span></b><b> )</b></td></tr>
<tr class="memitem:a0049828c7f42ec02875bcac358796871"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0049828c7f42ec02875bcac358796871"></a>
<b><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a0049828c7f42ec02875bcac358796871">branch_true</a><b> ( </b><b><span class="vhdlchar">icc: </span><span class="stringliteral">in </span><span class="vhdlchar">std_logic_vector (3   downto   0)</span></b><b> , <span class="vhdlchar">inst: </span><span class="stringliteral">in </span><span class="vhdlchar">word</span></b><b> )</b></td></tr>
<tr class="memitem:a54d8a452c9cdf65513cd602de76c49f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54d8a452c9cdf65513cd602de76c49f6"></a>
<b><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a54d8a452c9cdf65513cd602de76c49f6">wphit</a><b> ( </b><br/>
<b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">registers</span></b><br/>
<b><span class="vhdlchar">wpr: </span><span class="stringliteral">in </span><span class="vhdlchar">watchpoint_registers</span></b><br/>
<b><span class="vhdlchar">debug: </span><span class="stringliteral">in </span><span class="vhdlchar">l3_debug_in_type</span></b><br/>
<b> )</b></td></tr>
<tr class="memitem:ac685729b7781443e7e033b9a362bdf5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac685729b7781443e7e033b9a362bdf5e"></a>
<b><b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ac685729b7781443e7e033b9a362bdf5e">shift3</a><b> ( </b><br/>
<b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">registers</span></b><br/>
<b><span class="vhdlchar">aluin1: </span><span class="stringliteral">in </span><span class="vhdlchar">word</span></b><br/>
<b><span class="vhdlchar">aluin2: </span><span class="stringliteral">in </span><span class="vhdlchar">word</span></b><br/>
<b> )</b></td></tr>
<tr class="memitem:a882c905f641a53ffa059774eab797b0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a882c905f641a53ffa059774eab797b0f"></a>
<b><b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a882c905f641a53ffa059774eab797b0f">shift2</a><b> ( </b><br/>
<b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">registers</span></b><br/>
<b><span class="vhdlchar">aluin1: </span><span class="stringliteral">in </span><span class="vhdlchar">word</span></b><br/>
<b><span class="vhdlchar">aluin2: </span><span class="stringliteral">in </span><span class="vhdlchar">word</span></b><br/>
<b> )</b></td></tr>
<tr class="memitem:a138c807351cb2ee11a0d4de24d34a941"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a138c807351cb2ee11a0d4de24d34a941"></a>
<b><b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a138c807351cb2ee11a0d4de24d34a941">shift</a><b> ( </b><br/>
<b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">registers</span></b><br/>
<b><span class="vhdlchar">aluin1: </span><span class="stringliteral">in </span><span class="vhdlchar">word</span></b><br/>
<b><span class="vhdlchar">aluin2: </span><span class="stringliteral">in </span><span class="vhdlchar">word</span></b><br/>
<b><span class="vhdlchar">shiftcnt: </span><span class="stringliteral">in </span><span class="vhdlchar">std_logic_vector (4   downto   0)</span></b><br/>
<b><span class="vhdlchar">sari: </span><span class="stringliteral">in </span><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
<b> )</b></td></tr>
<tr class="memitem:a6f6850c232491bb928ea0dbd01e9dee5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f6850c232491bb928ea0dbd01e9dee5"></a>
<b><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a6f6850c232491bb928ea0dbd01e9dee5">icc_valid</a><b> ( </b><b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">registers</span></b><b> )</b></td></tr>
<tr class="memitem:a994a0b8746d066cb2e5360aa594449e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a994a0b8746d066cb2e5360aa594449e7"></a>
<b><b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a994a0b8746d066cb2e5360aa594449e7">imm_data</a><b> ( </b><b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">registers</span></b><b> , <span class="vhdlchar">insn: </span><span class="stringliteral">in </span><span class="vhdlchar">word</span></b><b> )</b></td></tr>
<tr class="memitem:ade676559e03a62533f3baa49de73a34d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade676559e03a62533f3baa49de73a34d"></a>
<b><b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ade676559e03a62533f3baa49de73a34d">get_spr</a><b> ( </b><b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">registers</span></b><b> )</b></td></tr>
<tr class="memitem:af5807b456d1c935c68c9881e99aac31f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5807b456d1c935c68c9881e99aac31f"></a>
<b><b><span class="comment">boolean</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#af5807b456d1c935c68c9881e99aac31f">imm_select</a><b> ( </b><b><span class="vhdlchar">inst: </span><span class="stringliteral">in </span><span class="vhdlchar">word</span></b><b> )</b></td></tr>
<tr class="memitem:a2df00fd7ec4926032cc802a9fdaf9597"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2df00fd7ec4926032cc802a9fdaf9597"></a>
<b><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a2df00fd7ec4926032cc802a9fdaf9597">ra_inull_gen</a><b> ( </b><b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">registers</span></b><b> , <span class="vhdlchar">v: </span><span class="stringliteral">in </span><span class="vhdlchar">registers</span></b><b> )</b></td></tr>
<tr class="memitem:a3ccaae6d00b39fcc6a92810a9f2dd96d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ccaae6d00b39fcc6a92810a9f2dd96d"></a>
<b><b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a3ccaae6d00b39fcc6a92810a9f2dd96d">st_align</a><b> ( </b><b><span class="vhdlchar">size: </span><span class="stringliteral">in </span><span class="vhdlchar">std_logic_vector (1   downto   0)</span></b><b> , <span class="vhdlchar">bpdata: </span><span class="stringliteral">in </span><span class="vhdlchar">word</span></b><b> )</b></td></tr>
<tr class="memitem:a54350907fbe0ac973ec40b46b82da4d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54350907fbe0ac973ec40b46b82da4d6"></a>
<b><b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a54350907fbe0ac973ec40b46b82da4d6">ld_align</a><b> ( </b><br/>
<b><span class="vhdlchar">data: </span><span class="stringliteral">in </span><span class="vhdlchar">dcdtype</span></b><br/>
<b><span class="vhdlchar">set: </span><span class="stringliteral">in </span><span class="vhdlchar">std_logic_vector (DSETMSB   downto   0)</span></b><br/>
<b><span class="vhdlchar">size: </span><span class="stringliteral">in </span><span class="vhdlchar">std_logic_vector (1   downto   0)</span></b><br/>
<b><span class="vhdlchar">laddr: </span><span class="stringliteral">in </span><span class="vhdlchar">std_logic_vector (1   downto   0)</span></b><br/>
<b><span class="vhdlchar">signed: </span><span class="stringliteral">in </span><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
<b> )</b></td></tr>
<tr class="memitem:a421ba7bca518749d040c4a8685de82e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a421ba7bca518749d040c4a8685de82e2"></a>
<b><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a421ba7bca518749d040c4a8685de82e2">npc_find</a><b> ( </b><b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">registers</span></b><b> )</b></td></tr>
<tr class="memitem:a9eac6bec785bd11639059ec22d3b1533"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9eac6bec785bd11639059ec22d3b1533"></a>
<b><b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a9eac6bec785bd11639059ec22d3b1533">npc_gen</a><b> ( </b><b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">registers</span></b><b> )</b></td></tr>
<tr class="memitem:af9e5ffa85c703a1a1a9ff3d06cdc62c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9e5ffa85c703a1a1a9ff3d06cdc62c0"></a>
<b><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#af9e5ffa85c703a1a1a9ff3d06cdc62c0">powerdwn</a><b> ( </b><br/>
<b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">registers</span></b><br/>
<b><span class="vhdlchar">trap: </span><span class="stringliteral">in </span><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
<b><span class="vhdlchar">rp: </span><span class="stringliteral">in </span><span class="vhdlchar">pwd_register_type</span></b><br/>
<b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a3d3ec299d9ac8905d8ac5bea7e3a5158"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d3ec299d9ac8905d8ac5bea7e3a5158"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a3d3ec299d9ac8905d8ac5bea7e3a5158">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">ico</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dco</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rfo</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">wpr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">ir</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dsur</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rstn</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">holdn</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">irqi</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dbgi</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">fpo</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">cpo</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">tbo</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">mulo</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">divo</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dummy</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rp</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">BPRED</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ab14d6ffdd9d510ba1ce1b9315320370e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab14d6ffdd9d510ba1ce1b9315320370e"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ab14d6ffdd9d510ba1ce1b9315320370e">preg</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">sclk</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a4437c7cfd591d1f5f78ff2a961fce300"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4437c7cfd591d1f5f78ff2a961fce300"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a4437c7cfd591d1f5f78ff2a961fce300">reg</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ac6b12a38647e3865c79645553c4013bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6b12a38647e3865c79645553c4013bf"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ac6b12a38647e3865c79645553c4013bf">dsureg</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ac6b12a38647e3865c79645553c4013bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6b12a38647e3865c79645553c4013bf"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ac6b12a38647e3865c79645553c4013bf">dsureg</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a63269f956787f7a8b67f3685508e8cc8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63269f956787f7a8b67f3685508e8cc8"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a63269f956787f7a8b67f3685508e8cc8">wpreg</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a7c5fc8cf72bc899b635a944cc9f79d39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c5fc8cf72bc899b635a944cc9f79d39"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a7c5fc8cf72bc899b635a944cc9f79d39">trc</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Procedures"></a>
Procedures</h2></td></tr>
 <tr class="memitem:a66401cdeed3fc6d81888816a57780749"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66401cdeed3fc6d81888816a57780749"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a66401cdeed3fc6d81888816a57780749">diagwr</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">dsur: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">dsu_registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ir: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">irestart_register</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">dbg: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">l3_debug_in_type</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">wpr: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">watchpoint_registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">s: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">special_register_type</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">vwpr: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">watchpoint_registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">asi: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">pc: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">pctype</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">npc: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">pctype</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">tbufcnt: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">TBUFBITS</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">wr: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">addr: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">data: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">fpcwr: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a985b4ece7cd81cce40b3e37ebdcdf9f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a985b4ece7cd81cce40b3e37ebdcdf9f0"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a985b4ece7cd81cce40b3e37ebdcdf9f0">diagread</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">dbgi: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">l3_debug_in_type</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">dsur: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">dsu_registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ir: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">irestart_register</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">wpr: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">watchpoint_registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">dco: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">dcache_out_type</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">tbufo: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">tracebuf_out_type</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">data: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:af01d658c89a5fdb6891928fa3eb4187f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af01d658c89a5fdb6891928fa3eb4187f"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#af01d658c89a5fdb6891928fa3eb4187f">itrace</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">dsur: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">dsu_registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">vdsu: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">dsu_registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">res: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">exc: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">dbgi: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">l3_debug_in_type</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">error: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">trap: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">tbufcnt: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">TBUFBITS</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">di: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">tracebuf_in_type</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ierr: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">derr: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:ad8a7a0138adb69d886da819c0bec947f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8a7a0138adb69d886da819c0bec947f"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ad8a7a0138adb69d886da819c0bec947f">dbg_cache</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">holdn: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">dbgi: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">l3_debug_in_type</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">dsur: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">dsu_registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">mresult: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">dci: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">dc_in_type</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">mresult2: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">dci2: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">dc_in_type</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a130b82f37777577cc8edc8dd8981b871"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a130b82f37777577cc8edc8dd8981b871"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a130b82f37777577cc8edc8dd8981b871">fpexack</a>( <b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><b>,<span class="vhdlchar"> </span><span class="vhdlchar">fpexc: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b> )</td></tr>
<tr class="memitem:a8c7897bf344cbae7c418ca8429e40ab9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c7897bf344cbae7c418ca8429e40ab9"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a8c7897bf344cbae7c418ca8429e40ab9">diagrdy</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">denable: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">dsur: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">dsu_registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">dci: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">dc_in_type</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">mds: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ico: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">icache_out_type</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">crdy: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a717dc793fdb7fa4f9c2ce59aac9945c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a717dc793fdb7fa4f9c2ce59aac9945c7"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a717dc793fdb7fa4f9c2ce59aac9945c7">regaddr</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">cwp: </span><span class="stringliteral"></span> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">reg: </span><span class="stringliteral"></span> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">rao: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">rfatype</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:ab713af4b5a7eefd0e2c0e3fc7e3a06c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab713af4b5a7eefd0e2c0e3fc7e3a06c1"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ab713af4b5a7eefd0e2c0e3fc7e3a06c1">su_et_select</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">xc_ps: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">xc_s: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">xc_et: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">su: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">et: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a9de49473d6a9a4d6e43a16b9bc9c7b14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9de49473d6a9a4d6e43a16b9bc9c7b14"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a9de49473d6a9a4d6e43a16b9bc9c7b14">exception_detect</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">wpr: </span><span class="stringliteral"></span> <b><span class="vhdlchar">watchpoint_registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">dbgi: </span><span class="stringliteral"></span> <b><span class="vhdlchar">l3_debug_in_type</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">trapin: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ttin: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">trap: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">tt: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:ac8c9f18781f3fef4baf766893ab35339"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8c9f18781f3fef4baf766893ab35339"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ac8c9f18781f3fef4baf766893ab35339">wicc_y_gen</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">inst: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">wicc: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">wy: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a52fc9bdfb8d359af1e6a52b22b141575"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52fc9bdfb8d359af1e6a52b22b141575"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a52fc9bdfb8d359af1e6a52b22b141575">cwp_gen</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">v: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">annul: </span><span class="stringliteral"></span> <b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">wcwp: </span><span class="stringliteral"></span> <b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ncwp: </span><span class="stringliteral"></span> <b><span class="vhdlchar">cwptype</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">cwp: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">cwptype</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a5f22d13d5afa65410012677fe501dbbe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f22d13d5afa65410012677fe501dbbe"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a5f22d13d5afa65410012677fe501dbbe">cwp_ex</a>( <b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><b>,<span class="vhdlchar"> </span><span class="vhdlchar">wcwp: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b> )</td></tr>
<tr class="memitem:a2457947b590a283c481b68ff268c65cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2457947b590a283c481b68ff268c65cc"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a2457947b590a283c481b68ff268c65cc">cwp_ctrl</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">xc_wim: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">NWIN</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">inst: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">de_cwp: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">cwptype</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">wovf_exc: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">wunf_exc: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">wcwp: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a6e7f07dcd0e895be49a5639a004ef833"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e7f07dcd0e895be49a5639a004ef833"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a6e7f07dcd0e895be49a5639a004ef833">rs1_gen</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">inst: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">rs1: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">rs1mod: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:ad867ce95e7736ef6c191d954c9056f0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad867ce95e7736ef6c191d954c9056f0e"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ad867ce95e7736ef6c191d954c9056f0e">bp_miss_ex</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">icc: </span><span class="stringliteral"></span> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ex_bpmiss: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ra_bpannul: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a9cf97b89c7fcb8fb607162d640cf8be4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9cf97b89c7fcb8fb607162d640cf8be4"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a9cf97b89c7fcb8fb607162d640cf8be4">bp_miss_ra</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ra_bpmiss: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">de_bpannul: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a4e05705c7cb6f06433267f390fd8b30b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e05705c7cb6f06433267f390fd8b30b"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a4e05705c7cb6f06433267f390fd8b30b">lock_gen</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">rs2: </span><span class="stringliteral"></span> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">rd: </span><span class="stringliteral"></span> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">rfa1: </span><span class="stringliteral"></span> <b><span class="vhdlchar">rfatype</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">rfa2: </span><span class="stringliteral"></span> <b><span class="vhdlchar">rfatype</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">rfrd: </span><span class="stringliteral"></span> <b><span class="vhdlchar">rfatype</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">inst: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">fpc_lock: </span><span class="stringliteral"></span> <b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">mulinsn: </span><span class="stringliteral"></span> <b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">divinsn: </span><span class="stringliteral"></span> <b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">de_wcwp: </span><span class="stringliteral"></span> <b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">lldcheck1: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">lldcheck2: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">lldlock: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">lldchkra: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">lldchkex: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">bp: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">nobp: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">de_fins_hold: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">iperr: </span><span class="stringliteral"></span> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:acf89f3c159b88ab18179452d7b6e757a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf89f3c159b88ab18179452d7b6e757a"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#acf89f3c159b88ab18179452d7b6e757a">fpbranch</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">inst: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">fcc: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">branch: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a98b4e6a517552e8774964fbeeae73b9e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98b4e6a517552e8774964fbeeae73b9e"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a98b4e6a517552e8774964fbeeae73b9e">ic_ctrl</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">inst: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">annul_all: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ldlock: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">branch_true: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">fbranch_true: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">cbranch_true: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">fccv: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">cccv: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">cnt: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">de_pc: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">pctype</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">de_branch: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ctrl_annul: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">de_annul: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">jmpl_inst: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">inull: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">de_pv: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ctrl_pv: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">de_hold_pc: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ticc_exception: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">rett_inst: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">mulstart: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">divstart: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">rabpmiss: </span><span class="stringliteral"></span> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">exbpmiss: </span><span class="stringliteral"></span> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">iperr: </span><span class="stringliteral"></span> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a2b50ec7aa5a744bdfd50b3afb5dfe497"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b50ec7aa5a744bdfd50b3afb5dfe497"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a2b50ec7aa5a744bdfd50b3afb5dfe497">rd_gen</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">inst: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">wreg: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ld: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">rdo: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a0420e7e60599b1f5cabf48ac2b21d6f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0420e7e60599b1f5cabf48ac2b21d6f6"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a0420e7e60599b1f5cabf48ac2b21d6f6">alu_op</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">iop1: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">iop2: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">me_icc: </span><span class="stringliteral"></span> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">my: </span><span class="stringliteral"></span> <b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ldbp: </span><span class="stringliteral"></span> <b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">aop1: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">aop2: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">aluop: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">alusel: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">aluadd: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">shcnt: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">sari: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">shleft: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ymsb: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">mulins: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">divins: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">mulstep: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">macins: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ldbp2: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">invop2: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a500057b6983823891531f43b801d0bb3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a500057b6983823891531f43b801d0bb3"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a500057b6983823891531f43b801d0bb3">op_mux</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">rfd: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ed: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">md: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">xd: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">im: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">rsel: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ldbp: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">d: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">id: </span><span class="stringliteral"></span> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a59bfa072f25db0b90152b3c941105cd4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59bfa072f25db0b90152b3c941105cd4"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a59bfa072f25db0b90152b3c941105cd4">op_find</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ldchkra: </span><span class="stringliteral"></span> <b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ldchkex: </span><span class="stringliteral"></span> <b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">rs1: </span><span class="stringliteral"></span> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ra: </span><span class="stringliteral"></span> <b><span class="vhdlchar">rfatype</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">im: </span><span class="stringliteral"></span> <b><span class="comment">boolean</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">rfe: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">osel: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ldcheck: </span><span class="stringliteral"></span> <b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:abcc578861944a35d3bbfca9f0386d08a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abcc578861944a35d3bbfca9f0386d08a"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#abcc578861944a35d3bbfca9f0386d08a">cin_gen</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">me_cin: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">cin: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:aba86888ba8133afb07ac8655e2bebc62"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba86888ba8133afb07ac8655e2bebc62"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aba86888ba8133afb07ac8655e2bebc62">logic_op</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">aluin1: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">aluin2: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">mey: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ymsb: </span><span class="stringliteral"></span> <b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">logicres: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">y: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a3d505bd9dd966fb10b4237c0afb2be3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d505bd9dd966fb10b4237c0afb2be3f"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a3d505bd9dd966fb10b4237c0afb2be3f">misc_op</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">wpr: </span><span class="stringliteral"></span> <b><span class="vhdlchar">watchpoint_registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">aluin1: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">aluin2: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ldata: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">mey: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">mout: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">edata: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:aa2f2ea8456ced0e639e420b19f44927c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2f2ea8456ced0e639e420b19f44927c"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aa2f2ea8456ced0e639e420b19f44927c">alu_select</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">addout: </span><span class="stringliteral"></span> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">op1: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">op2: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">shiftout: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">logicout: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">miscout: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">res: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">me_icc: </span><span class="stringliteral"></span> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">icco: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">divz: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">mzero: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:aeef059c082e3bb63fd8cf057f8c4ec37"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeef059c082e3bb63fd8cf057f8c4ec37"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aeef059c082e3bb63fd8cf057f8c4ec37">dcache_gen</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">v: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">dci: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">dc_in_type</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">link_pc: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">jump: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">force_a2: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">load: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">mcasa: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:aefaf71585ee604d1c7d3bbfa9561aeba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aefaf71585ee604d1c7d3bbfa9561aeba"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aefaf71585ee604d1c7d3bbfa9561aeba">fpstdata</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">edata: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">eres: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">fpstdata: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">edata2: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">eres2: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a4ef2912eff8611d92f7cad989e29e3eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ef2912eff8611d92f7cad989e29e3eb"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a4ef2912eff8611d92f7cad989e29e3eb">mem_trap</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">wpr: </span><span class="stringliteral"></span> <b><span class="vhdlchar">watchpoint_registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">annul: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">holdn: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">trapout: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">iflush: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">nullify: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">werrout: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">tt: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a0d30e061c320560ebb2e797ed72c18fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d30e061c320560ebb2e797ed72c18fb"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a0d30e061c320560ebb2e797ed72c18fb">irq_trap</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ir: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">irestart_register</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">irl: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">annul: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">pv: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">trap: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">tt: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">nullify: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">irqen: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">irqen2: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">nullify2: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">trap2: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">ipend: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">tt2: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:a94d2758db1cacf4e838340aa4197e5c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94d2758db1cacf4e838340aa4197e5c1"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a94d2758db1cacf4e838340aa4197e5c1">irq_intack</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">holdn: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">intack: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:af1807e57e6ce8ecddacc401dcfb968d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1807e57e6ce8ecddacc401dcfb968d1"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#af1807e57e6ce8ecddacc401dcfb968d1">sp_write</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">wpr: </span><span class="stringliteral"></span> <b><span class="vhdlchar">watchpoint_registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">s: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">special_register_type</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">vwpr: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">watchpoint_registers</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
<tr class="memitem:ad986b6556def0589b69a1ed2eaf470f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad986b6556def0589b69a1ed2eaf470f1"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ad986b6556def0589b69a1ed2eaf470f1">mul_res</a>( <br/>
<b><span class="vhdlchar"> </span><span class="vhdlchar">r: </span><span class="stringliteral"></span> <b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">asr18in: </span><span class="stringliteral"></span> <b><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">result: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">y: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">asr18: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b><br/>
  <b><span class="vhdlchar"> </span><span class="vhdlchar">icc: </span><span class="stringliteral"></span> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><br/>
   )</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a68d11a81a939377256ec0e96bb9c6f61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68d11a81a939377256ec0e96bb9c6f61"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a68d11a81a939377256ec0e96bb9c6f61">ISETMSB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">log2x</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">isets</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1b1ac1d108f13d213cddb0a33bb9a3a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b1ac1d108f13d213cddb0a33bb9a3a1"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a1b1ac1d108f13d213cddb0a33bb9a3a1">DSETMSB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">log2x</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dsets</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2b13d0d7b255222a2cdce42399339f7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b13d0d7b255222a2cdce42399339f7e"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a2b13d0d7b255222a2cdce42399339f7e">RFBITS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlkeyword">range</span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">NWIN</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae5a2d0ee5b8a9eaaecd971809e9e5c02"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5a2d0ee5b8a9eaaecd971809e9e5c02"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ae5a2d0ee5b8a9eaaecd971809e9e5c02">NWINLOG2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlkeyword">range</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">NWIN</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af019013a98843d2bced937b0a12d4c13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af019013a98843d2bced937b0a12d4c13"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#af019013a98843d2bced937b0a12d4c13">CWPOPT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">NWIN</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar">NWINLOG2</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a94b64b4318adc6c27b776d9d21131999"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94b64b4318adc6c27b776d9d21131999"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a94b64b4318adc6c27b776d9d21131999">CWPMIN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">NWINLOG2</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a077c18d5a0478624fa7c456bffa65a2c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a077c18d5a0478624fa7c456bffa65a2c"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a077c18d5a0478624fa7c456bffa65a2c">CWPMAX</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">NWINLOG2</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">conv_std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">NWIN</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">NWINLOG2</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1f7ef3941d0c47ff8cec242df346b9e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f7ef3941d0c47ff8cec242df346b9e0"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a1f7ef3941d0c47ff8cec242df346b9e0">FPEN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">fpu</span><span class="vhdlchar"> </span><span class="vhdlchar">!</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5db04755da56d7bbc7bb61268ff74b46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5db04755da56d7bbc7bb61268ff74b46"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a5db04755da56d7bbc7bb61268ff74b46">CPEN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">cp</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af15bd46151f560cd6b5d38e885fefd95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af15bd46151f560cd6b5d38e885fefd95"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#af15bd46151f560cd6b5d38e885fefd95">MULEN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">v8</span><span class="vhdlchar"> </span><span class="vhdlchar">!</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a63afa0bf7e834ae2e80a91e87c1d7206"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63afa0bf7e834ae2e80a91e87c1d7206"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a63afa0bf7e834ae2e80a91e87c1d7206">MULTYPE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">v8</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8152cd74b11a395c31bccdc076a5e541"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8152cd74b11a395c31bccdc076a5e541"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a8152cd74b11a395c31bccdc076a5e541">DIVEN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">v8</span><span class="vhdlchar"> </span><span class="vhdlchar">!</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6a09595d1a329e67ba1ffd8b84cce96e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a09595d1a329e67ba1ffd8b84cce96e"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a6a09595d1a329e67ba1ffd8b84cce96e">MACEN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">mac</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3b4346ea6b0d890a0e45e5d2fd6cf68e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b4346ea6b0d890a0e45e5d2fd6cf68e"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a3b4346ea6b0d890a0e45e5d2fd6cf68e">MACPIPE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">mac</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">and</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">v8</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac657c049eddec3abb888b880e55a2b63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac657c049eddec3abb888b880e55a2b63"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ac657c049eddec3abb888b880e55a2b63">IMPL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acb923f3231ce7e55d1984f6088e33d7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb923f3231ce7e55d1984f6088e33d7d"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#acb923f3231ce7e55d1984f6088e33d7d">VER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a502eb04ffa608da747ae365907cf5053"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a502eb04ffa608da747ae365907cf5053"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a502eb04ffa608da747ae365907cf5053">DBGUNIT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dsu</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8d55078a6f98059abf50f47b8f29776c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d55078a6f98059abf50f47b8f29776c"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a8d55078a6f98059abf50f47b8f29776c">TRACEBUF</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">tbuf</span><span class="vhdlchar"> </span><span class="vhdlchar">!</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1106ab6d536f077abea0b3891f9380e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1106ab6d536f077abea0b3891f9380e1"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a1106ab6d536f077abea0b3891f9380e1">TBUFBITS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar">log2</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">tbuf</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a808bd0c8fdd9acb8025e13007ec958be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a808bd0c8fdd9acb8025e13007ec958be"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a808bd0c8fdd9acb8025e13007ec958be">PWRD1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae49b8f2783c94cf2577fc092a1f0bcf5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae49b8f2783c94cf2577fc092a1f0bcf5"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ae49b8f2783c94cf2577fc092a1f0bcf5">PWRD2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">pwd</span><span class="vhdlchar"> </span><span class="vhdlchar">!</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1513abfb5f506890178ccec58d923462"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1513abfb5f506890178ccec58d923462"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a1513abfb5f506890178ccec58d923462">RS1OPT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">is_fpga</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">FABTECH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">!</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afec82a886a78bb5fbbe20c36ef015e43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afec82a886a78bb5fbbe20c36ef015e43"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#afec82a886a78bb5fbbe20c36ef015e43">DYNRST</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">rstaddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16#FFFFF#</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a58f214955ca42ac7c948d73204804f71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58f214955ca42ac7c948d73204804f71"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a58f214955ca42ac7c948d73204804f71">CASAEN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">notag</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">and</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">lddel</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adedba34727bc48e63971f59ba49175d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adedba34727bc48e63971f59ba49175d9"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#adedba34727bc48e63971f59ba49175d9">RESET_ALL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">GRLIB_CONFIG_ARRAY</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">grlib_sync_reset_enable_all</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa61f2c88998cb2edfad71e50212d1c5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa61f2c88998cb2edfad71e50212d1c5b"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aa61f2c88998cb2edfad71e50212d1c5b">dc_in_res</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">dc_in_type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="comment">signed</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">enaddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">read</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">write</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">lock</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">dsuen</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">size</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">asi</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0ac26cd3f4cd0809b527ee11d8b9254b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ac26cd3f4cd0809b527ee11d8b9254b"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a0ac26cd3f4cd0809b527ee11d8b9254b">pipeline_ctrl_res</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">pipeline_ctrl_type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">pc</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">inst</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">cnt</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rd</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">tt</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">trap</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">annul</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wreg</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wicc</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wy</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ld</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">pv</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rett</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5023262b73fa30cc524eb3aaf6b5ee19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5023262b73fa30cc524eb3aaf6b5ee19"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a5023262b73fa30cc524eb3aaf6b5ee19">fpc_res</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">pctype</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">conv_std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">rstaddr</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span> <span class="vhdldigit">20</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar">zero32</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">PCLOW</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9066f493a480e3f77e09bbf1c8fa7628"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9066f493a480e3f77e09bbf1c8fa7628"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a9066f493a480e3f77e09bbf1c8fa7628">fetch_reg_res</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">fetch_reg_type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">pc</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">fpc_res</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">branch</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa8ba3b6a36e32ee333d0cb6167406454"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8ba3b6a36e32ee333d0cb6167406454"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aa8ba3b6a36e32ee333d0cb6167406454">decode_reg_res</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">decode_reg_type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">pc</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">inst</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">cwp</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">set</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">mexc</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">cnt</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">pv</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">annul</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">inull</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">step</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">divrdy</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab8382c3bb69c1b2f01de17edd5fa9c02"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8382c3bb69c1b2f01de17edd5fa9c02"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ab8382c3bb69c1b2f01de17edd5fa9c02">regacc_reg_res</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">regacc_reg_type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ctrl</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">pipeline_ctrl_res</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rs1</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rfa1</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rfa2</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rsel1</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rsel2</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rfe1</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rfe2</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">cwp</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">imm</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ldcheck1</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ldcheck2</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ldchkra</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ldchkex</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">su</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">et</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wovf</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wunf</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ticc</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">jmpl</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">step</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">mulstart</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">divstart</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">bp</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">nobp</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afab2bff4b770ed3dc0df746edacf81f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afab2bff4b770ed3dc0df746edacf81f4"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#afab2bff4b770ed3dc0df746edacf81f4">execute_reg_res</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">execute_reg_type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ctrl</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">pipeline_ctrl_res</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">op1</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">op2</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">aluop</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">alusel</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="keyword">&quot; 11 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">aluadd</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">alucin</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ldbp1</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ldbp2</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">invop2</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">shcnt</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">sari</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">shleft</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ymsb</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rd</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">jmpl</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">su</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">et</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">cwp</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">icc</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">mulstep</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">mul</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">mac</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">bp</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rfe1</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rfe2</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aacd08a4427dc83c7b57266e6b57e77a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacd08a4427dc83c7b57266e6b57e77a2"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aacd08a4427dc83c7b57266e6b57e77a2">memory_reg_res</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">memory_reg_type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ctrl</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">pipeline_ctrl_res</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">result</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">y</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">icc</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">nalign</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">dci</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">dc_in_res</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">werr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wcwp</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">irqen</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">irqen2</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">mac</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">divz</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">su</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">mul</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">casa</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">casaz</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a783e8c170ff4ec5e31324ac5514d6f7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a783e8c170ff4ec5e31324ac5514d6f7a"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a783e8c170ff4ec5e31324ac5514d6f7a">exception_reg_res</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">exception_reg_type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ctrl</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">pipeline_ctrl_res</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">result</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">y</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">icc</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">annul_all</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">data</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">set</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">mexc</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">dci</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">dc_in_res</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">laddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rstate</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">run</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">npc</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">xnpc_res</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">intack</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ipend</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">mac</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">debug</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">nerror</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ipmask</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a69a5ad11759b8608e516b79df7988d36"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69a5ad11759b8608e516b79df7988d36"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a69a5ad11759b8608e516b79df7988d36">DRES</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">dsu_registers</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">tt</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">err</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">tbufcnt</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">asi</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">crdy</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae68dd9fd98373424d03606dfb6cfa9ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae68dd9fd98373424d03606dfb6cfa9ab"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ae68dd9fd98373424d03606dfb6cfa9ab">IRES</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">irestart_register</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">addr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">pwd</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad405b19567f0250fad8a08bb3eca8586"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad405b19567f0250fad8a08bb3eca8586"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ad405b19567f0250fad8a08bb3eca8586">PRES</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">pwd_register_type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">pwd</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">error</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7c47838a71a3a36043691b09fc498a79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c47838a71a3a36043691b09fc498a79"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a7c47838a71a3a36043691b09fc498a79">RRES</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">f</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">fetch_reg_res</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">d</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">decode_reg_res</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">a</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">regacc_reg_res</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">e</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">execute_reg_res</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">m</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">memory_reg_res</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">exception_reg_res</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">w</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">write_reg_res</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad87a50fd14c4a72c4f55d0c4e68a90d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad87a50fd14c4a72c4f55d0c4e68a90d2"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ad87a50fd14c4a72c4f55d0c4e68a90d2">exception_res</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">exception_type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">pri</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ill</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">fpdis</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">cpdis</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wovf</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wunf</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ticc</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab0567d1e98ba22a3ba43595eb5d0462a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0567d1e98ba22a3ba43595eb5d0462a"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ab0567d1e98ba22a3ba43595eb5d0462a">wpr_none</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">watchpoint_register</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">addr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">zero32</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">mask</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">zero32</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">exec</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">load</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">store</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a62c03006ed5899094b4a3d5f03d0ba28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62c03006ed5899094b4a3d5f03d0ba28"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a62c03006ed5899094b4a3d5f03d0ba28">EXE_AND</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab6ac6c2c693f03b2ac213ff1da090110"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6ac6c2c693f03b2ac213ff1da090110"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ab6ac6c2c693f03b2ac213ff1da090110">EXE_XOR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 001 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2ca4f26cf495b48e7a3991d836b05a8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ca4f26cf495b48e7a3991d836b05a8a"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a2ca4f26cf495b48e7a3991d836b05a8a">EXE_OR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 010 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aceca0a6d95f96029392d672f67141f2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aceca0a6d95f96029392d672f67141f2f"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aceca0a6d95f96029392d672f67141f2f">EXE_XNOR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 011 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5f2465e344ea62b795fe0d6f3ecefeee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f2465e344ea62b795fe0d6f3ecefeee"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a5f2465e344ea62b795fe0d6f3ecefeee">EXE_ANDN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 100 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a64df974e1702d3803560689ae5f961f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64df974e1702d3803560689ae5f961f1"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a64df974e1702d3803560689ae5f961f1">EXE_ORN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 101 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6188c4bf997798d2b5113d5dc1a0db16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6188c4bf997798d2b5113d5dc1a0db16"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a6188c4bf997798d2b5113d5dc1a0db16">EXE_DIV</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 110 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac49778c337722333657674a8478b8337"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac49778c337722333657674a8478b8337"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ac49778c337722333657674a8478b8337">EXE_PASS1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af57130e6f3d800254aa1b9128edc1905"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af57130e6f3d800254aa1b9128edc1905"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#af57130e6f3d800254aa1b9128edc1905">EXE_PASS2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 001 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a081f8eb2db792fc350caf1e7a3bba860"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a081f8eb2db792fc350caf1e7a3bba860"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a081f8eb2db792fc350caf1e7a3bba860">EXE_STB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 010 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac378eff72efc5a90c9a8cd00e30246ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac378eff72efc5a90c9a8cd00e30246ab"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ac378eff72efc5a90c9a8cd00e30246ab">EXE_STH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 011 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab39db0f54c0a22f9c4f582d0bf1b805c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab39db0f54c0a22f9c4f582d0bf1b805c"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ab39db0f54c0a22f9c4f582d0bf1b805c">EXE_ONES</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 100 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a569e3d79e94f5f1252ecbaff1432c487"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a569e3d79e94f5f1252ecbaff1432c487"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a569e3d79e94f5f1252ecbaff1432c487">EXE_RDY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 101 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a25895423d3fe04e02c8394ea41803f94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25895423d3fe04e02c8394ea41803f94"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a25895423d3fe04e02c8394ea41803f94">EXE_SPR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 110 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a26b989a2633a4acb7f358b07cc64281c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26b989a2633a4acb7f358b07cc64281c"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a26b989a2633a4acb7f358b07cc64281c">EXE_LINK</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 111 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab4342ecd4577fb1fa4a3c30d0cf2d8b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4342ecd4577fb1fa4a3c30d0cf2d8b3"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ab4342ecd4577fb1fa4a3c30d0cf2d8b3">EXE_SLL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 001 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a313b1febe60d81d412317ee4a4c8eea9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a313b1febe60d81d412317ee4a4c8eea9"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a313b1febe60d81d412317ee4a4c8eea9">EXE_SRL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 010 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa5228934837b29085692ea66b6423ce0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5228934837b29085692ea66b6423ce0"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aa5228934837b29085692ea66b6423ce0">EXE_SRA</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 100 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa7e2f815dde413de956752972fab3028"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7e2f815dde413de956752972fab3028"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aa7e2f815dde413de956752972fab3028">EXE_NOP</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aeb1e7926d31faedd2ad7543790999789"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb1e7926d31faedd2ad7543790999789"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aeb1e7926d31faedd2ad7543790999789">EXE_RES_ADD</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 00 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa4f406ac014340f8e6841f2bf8df41b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4f406ac014340f8e6841f2bf8df41b2"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aa4f406ac014340f8e6841f2bf8df41b2">EXE_RES_SHIFT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 01 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adf9bb76c91c1c2a9a3c51c21a518ec25"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf9bb76c91c1c2a9a3c51c21a518ec25"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#adf9bb76c91c1c2a9a3c51c21a518ec25">EXE_RES_LOGIC</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 10 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aefe702d48e6106b00df2c837022c07ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aefe702d48e6106b00df2c837022c07ee"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aefe702d48e6106b00df2c837022c07ee">EXE_RES_MISC</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 11 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a357ba5e45db9815898824ea596594322"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a357ba5e45db9815898824ea596594322"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a357ba5e45db9815898824ea596594322">SZBYTE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 00 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aea4c6fce53f120e51fe42b358f3038a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea4c6fce53f120e51fe42b358f3038a5"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aea4c6fce53f120e51fe42b358f3038a5">SZHALF</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 01 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5b66e6144da052c2c1901effae3a58e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b66e6144da052c2c1901effae3a58e4"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a5b66e6144da052c2c1901effae3a58e4">SZWORD</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 10 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae72da42c2107f479a4d97c7a869243af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae72da42c2107f479a4d97c7a869243af"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ae72da42c2107f479a4d97c7a869243af">SZDBL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="keyword">&quot; 11 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a30850163f66700457e377a230b40e4c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30850163f66700457e377a230b40e4c4"></a>
<b><a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a30850163f66700457e377a230b40e4c4">icdtype</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">isets</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">of</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a51519377bacbc0557d472a9c1a5920ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51519377bacbc0557d472a9c1a5920ff"></a>
<b><a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a51519377bacbc0557d472a9c1a5920ff">dcdtype</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dsets</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">of</span><span class="vhdlchar"> </span><span class="vhdlchar">word</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:aba4db41aaf18453c4799fd46d70103e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba4db41aaf18453c4799fd46d70103e2"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aba4db41aaf18453c4799fd46d70103e2">dc_in_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">signed</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">enaddr</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">read</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">write</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">lock</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">dsuen</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%size</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%asi</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">7%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a3f276128bef2a1d114f63494bc9f90a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f276128bef2a1d114f63494bc9f90a1"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a3f276128bef2a1d114f63494bc9f90a1">pipeline_ctrl_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">pc</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">pctype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%inst</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">word%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%cnt</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rd</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">rfatype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%tt</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">5%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%trap</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%annul</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%wreg</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%wicc</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%wy</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ld</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%pv</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rett</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a6e4d30fe305e39d36de4ed5ad7e85b86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e4d30fe305e39d36de4ed5ad7e85b86"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a6e4d30fe305e39d36de4ed5ad7e85b86">fetch_reg_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">pc</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">pctype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%branch</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a511d842fa0db86ea0438c5141f8b35eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a511d842fa0db86ea0438c5141f8b35eb"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a511d842fa0db86ea0438c5141f8b35eb">decode_reg_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">pc</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">pctype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%inst</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">icdtype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%cwp</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">cwptype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%set</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">ISETMSB%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mexc</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%cnt</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%pv</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%annul</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%inull</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%step</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%divrdy</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a4b72f56ac0552d52471f6393a419c36b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b72f56ac0552d52471f6393a419c36b"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a4b72f56ac0552d52471f6393a419c36b">regacc_reg_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">ctrl</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">pipeline_ctrl_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%rs1</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">4%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rfa1</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rfa2</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">rfatype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rsel1</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rsel2</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">2%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rfe1</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rfe2</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%cwp</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">cwptype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%imm</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">word%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ldcheck1</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ldcheck2</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ldchkra</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ldchkex</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%su</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%et</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%wovf</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%wunf</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ticc</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%jmpl</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%step</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mulstart</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%divstart</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%bp</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">nobp</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ad89f321cf128c00d6fa1961c6205e202"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad89f321cf128c00d6fa1961c6205e202"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ad89f321cf128c00d6fa1961c6205e202">execute_reg_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">ctrl</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">pipeline_ctrl_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%op1</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">word%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%op2</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">word%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%aluop</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">2%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%alusel</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%aluadd</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%alucin</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ldbp1</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ldbp2</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%invop2</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%shcnt</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">4%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%sari</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%shleft</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ymsb</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rd</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">4%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%jmpl</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%su</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%et</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%cwp</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">cwptype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%icc</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mulstep</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mul</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mac</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%bp</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rfe1</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rfe2</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a5fb76d95305577e6a90e9c194d51d0e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5fb76d95305577e6a90e9c194d51d0e0"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a5fb76d95305577e6a90e9c194d51d0e0">memory_reg_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">ctrl</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">pipeline_ctrl_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%result</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">word%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%y</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">word%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%icc</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%nalign</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%dci</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">dc_in_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%werr</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%wcwp</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%irqen</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%irqen2</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mac</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%divz</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%su</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mul</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%casa</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%casaz</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ab4447bfb515eb20c72b674f12007516b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4447bfb515eb20c72b674f12007516b"></a>
<b><a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ab4447bfb515eb20c72b674f12007516b">exception_state</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">run</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">trap</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">dsu1</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">dsu2</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:aed42d73634bee601ff4e22c2ed780176"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed42d73634bee601ff4e22c2ed780176"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aed42d73634bee601ff4e22c2ed780176">exception_reg_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">ctrl</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">pipeline_ctrl_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%result</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">word%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%y</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">word%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%icc</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%annul_all</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%data</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">dcdtype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%set</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">DSETMSB%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mexc</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%dci</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">dc_in_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%laddr</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%rstate</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">exception_state%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%npc</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">2%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%intack</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ipend</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%mac</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%debug</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%nerror</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ipmask</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:aad1b4346a8ae7caa818a6cc9f97b4209"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad1b4346a8ae7caa818a6cc9f97b4209"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aad1b4346a8ae7caa818a6cc9f97b4209">dsu_registers</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">tt</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">7%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%err</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%tbufcnt</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">TBUFBITS%</span><span class="vhdlchar">-</span><span class="vhdlchar">%1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%asi</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">7%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%crdy</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">2%%%downto%%%1</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a980b8153fedf9177d02d3cc3a7eefca1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a980b8153fedf9177d02d3cc3a7eefca1"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a980b8153fedf9177d02d3cc3a7eefca1">irestart_register</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">addr</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">pctype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%pwd</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:abe8be920f3bbd6628c7f891173f004e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe8be920f3bbd6628c7f891173f004e6"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#abe8be920f3bbd6628c7f891173f004e6">pwd_register_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">pwd</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%error</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ae631ddec030ef300ead812c5d89f947c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae631ddec030ef300ead812c5d89f947c"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ae631ddec030ef300ead812c5d89f947c">special_register_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">cwp</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">cwptype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%icc</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%tt</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">7%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%tba</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">19%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%wim</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">NWIN%</span><span class="vhdlchar">-</span><span class="vhdlchar">%1%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%pil</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">3%%%downto%%%0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ec</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ef</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ps</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%s</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%et</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%y</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">word%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%asr18</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">word%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%svt</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%dwt</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%dbp</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a841272eee5449947394e0e7c0d468639"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a841272eee5449947394e0e7c0d468639"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a841272eee5449947394e0e7c0d468639">write_reg_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">s</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">special_register_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%result</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">word%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%wa</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">rfatype%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%wreg</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%except</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:afe27d84fc43944e04ab2b604398b803d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe27d84fc43944e04ab2b604398b803d"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#afe27d84fc43944e04ab2b604398b803d">registers</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">f</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">fetch_reg_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%d</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">decode_reg_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%a</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">regacc_reg_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%e</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">execute_reg_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%m</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">memory_reg_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%x</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">exception_reg_type%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%w</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">write_reg_type%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a6335a78e11abb5a582616a53f5095d78"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6335a78e11abb5a582616a53f5095d78"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a6335a78e11abb5a582616a53f5095d78">exception_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">pri</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%ill</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%fpdis</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%cpdis</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%wovf</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%wunf</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%ticc</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a597cbbff9aede2ecf1313a15bfed1b2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a597cbbff9aede2ecf1313a15bfed1b2a"></a>
<b>record: <a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a597cbbff9aede2ecf1313a15bfed1b2a">watchpoint_register</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">addr</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%2</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%%mask</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_logic_vector%</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">31%%%downto%%%2</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%exec</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%load</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b><br/>
<b><span class="vhdlchar">%store</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlchar">std_ulogic%</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a0fd7d8b8b8b1d9966a28735a7be643ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0fd7d8b8b8b1d9966a28735a7be643ee"></a>
<b><a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a0fd7d8b8b8b1d9966a28735a7be643ee">watchpoint_registers</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">of</span><span class="vhdlchar"> </span><span class="vhdlchar">watchpoint_register</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Subtypes"></a>
Subtypes</h2></td></tr>
 <tr class="memitem:a1e378fead549e25a9cbcb7fec0afc66d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e378fead549e25a9cbcb7fec0afc66d"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a1e378fead549e25a9cbcb7fec0afc66d">word</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6f378ca484f6fc2b6b69b0eacc5271bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f378ca484f6fc2b6b69b0eacc5271bc"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a6f378ca484f6fc2b6b69b0eacc5271bc">pctype</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">PCLOW</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a08c0eee5560a9394dc7730d44ce9f600"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08c0eee5560a9394dc7730d44ce9f600"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a08c0eee5560a9394dc7730d44ce9f600">rfatype</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">RFBITS</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad629b2abdfdfc246db6db99e17c6111b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad629b2abdfdfc246db6db99e17c6111b"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ad629b2abdfdfc246db6db99e17c6111b">cwptype</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">NWINLOG2</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a7ad419a9c6e14d2cc5a66bf2c5c76d67"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ad419a9c6e14d2cc5a66bf2c5c76d67"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a7ad419a9c6e14d2cc5a66bf2c5c76d67">BPRED</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acbbfbd78475aad01903e4e31886cccdd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbbfbd78475aad01903e4e31886cccdd"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#acbbfbd78475aad01903e4e31886cccdd">r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae78b0c1adb268ca296a8b4cdfb19b507"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae78b0c1adb268ca296a8b4cdfb19b507"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ae78b0c1adb268ca296a8b4cdfb19b507">rin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">registers</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9c6c60c21bd7092b3d5504f0b95b1807"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c6c60c21bd7092b3d5504f0b95b1807"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a9c6c60c21bd7092b3d5504f0b95b1807">wpr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">watchpoint_registers</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4420ec0a8ba1cc4d8050bfc60a261ff7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4420ec0a8ba1cc4d8050bfc60a261ff7"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a4420ec0a8ba1cc4d8050bfc60a261ff7">wprin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">watchpoint_registers</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7433406af253e50599e6d2edc7b7bfa0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7433406af253e50599e6d2edc7b7bfa0"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a7433406af253e50599e6d2edc7b7bfa0">dsur</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">dsu_registers</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1a0a04c7a5edf0272d0fa379fe96eaaf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a0a04c7a5edf0272d0fa379fe96eaaf"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a1a0a04c7a5edf0272d0fa379fe96eaaf">dsuin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">dsu_registers</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a86aed1e127f0d4ca590f5520f4c38574"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86aed1e127f0d4ca590f5520f4c38574"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a86aed1e127f0d4ca590f5520f4c38574">ir</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">irestart_register</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5bb5947b6838724ebd9570d451477d29"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bb5947b6838724ebd9570d451477d29"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a5bb5947b6838724ebd9570d451477d29">irin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">irestart_register</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a08e32fc7c9bcf0698dc4d03821355ec0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08e32fc7c9bcf0698dc4d03821355ec0"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a08e32fc7c9bcf0698dc4d03821355ec0">rp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">pwd_register_type</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad44ac588e22ee87b30f9bf235a495280"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad44ac588e22ee87b30f9bf235a495280"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ad44ac588e22ee87b30f9bf235a495280">rpin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">pwd_register_type</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad4e8ba17f26f3ab7c3f1f5878b714a19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4e8ba17f26f3ab7c3f1f5878b714a19"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ad4e8ba17f26f3ab7c3f1f5878b714a19">dummy</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad0b3645f9c3e26d88f8a684cd8cf94c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0b3645f9c3e26d88f8a684cd8cf94c8"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#ad0b3645f9c3e26d88f8a684cd8cf94c8">cpu_index</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8b7938b318d9fe6008e6d721a3659298"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b7938b318d9fe6008e6d721a3659298"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#a8b7938b318d9fe6008e6d721a3659298">disasen</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:aa48da42c617fdb7cf84e9a3f80aa04e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa48da42c617fdb7cf84e9a3f80aa04e8"></a>
<a class="el" href="../../dd/d39/classiu3_1_1rtl.html#aa48da42c617fdb7cf84e9a3f80aa04e8">x0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>cpu_disasx</b>  </td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>iu3.vhd</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 22 2014 20:06:19 for Soundlie: Hardware Descriptive Code by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
