Simulator report for memMIPS
Sun Jun 17 18:49:13 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 111 nodes    ;
; Simulation Coverage         ;      18.35 % ;
; Total Number of Transitions ; 1499         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                       ;
+--------------------------------------------------------------------------------------------+---------------------------------------------+---------------+
; Option                                                                                     ; Setting                                     ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                  ; Timing        ;
; Start time                                                                                 ; 0 ns                                        ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                         ;               ;
; Vector input source                                                                        ; C:/Users/Ian/Desktop/TESTESTES/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                          ; On            ;
; Check outputs                                                                              ; Off                                         ; Off           ;
; Report simulation coverage                                                                 ; On                                          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                          ; On            ;
; Display missing 1-value coverage report                                                    ; On                                          ; On            ;
; Display missing 0-value coverage report                                                    ; On                                          ; On            ;
; Detect setup and hold time violations                                                      ; Off                                         ; Off           ;
; Detect glitches                                                                            ; Off                                         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                         ; Off           ;
; Generate Signal Activity File                                                              ; Off                                         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                         ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                        ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+----------------------------------------------------------------------------------------------------+
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      18.35 % ;
; Total nodes checked                                 ; 111          ;
; Total output ports checked                          ; 109          ;
; Total output ports with complete 1/0-value coverage ; 20           ;
; Total output ports with no 1/0-value coverage       ; 85           ;
; Total output ports with no 1-value coverage         ; 86           ;
; Total output ports with no 0-value coverage         ; 88           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                  ;
+-------------------------------------+-------------------------------------+------------------+
; Node Name                           ; Output Port Name                    ; Output Port Type ;
+-------------------------------------+-------------------------------------+------------------+
; |memMIPS|clk                        ; |memMIPS|clk                        ; out              ;
; |memMIPS|clk_mem                    ; |memMIPS|clk_mem                    ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z[6] ; |memMIPS|mux2x1_32b:mux2x1_32b|z[6] ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z[5] ; |memMIPS|mux2x1_32b:mux2x1_32b|z[5] ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z[4] ; |memMIPS|mux2x1_32b:mux2x1_32b|z[4] ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z[3] ; |memMIPS|mux2x1_32b:mux2x1_32b|z[3] ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z[2] ; |memMIPS|mux2x1_32b:mux2x1_32b|z[2] ; out              ;
; |memMIPS|pc:pc|outp[2]              ; |memMIPS|pc:pc|outp[2]              ; regout           ;
; |memMIPS|pc:pc|outp[3]              ; |memMIPS|pc:pc|outp[3]              ; regout           ;
; |memMIPS|pc:pc|outp[4]              ; |memMIPS|pc:pc|outp[4]              ; regout           ;
; |memMIPS|pc:pc|outp[5]              ; |memMIPS|pc:pc|outp[5]              ; regout           ;
; |memMIPS|pc:pc|outp[6]              ; |memMIPS|pc:pc|outp[6]              ; regout           ;
; |memMIPS|adderpc:adderpc|Add0~0     ; |memMIPS|adderpc:adderpc|Add0~0     ; out0             ;
; |memMIPS|adderpc:adderpc|Add0~1     ; |memMIPS|adderpc:adderpc|Add0~1     ; out0             ;
; |memMIPS|adderpc:adderpc|Add0~2     ; |memMIPS|adderpc:adderpc|Add0~2     ; out0             ;
; |memMIPS|adderpc:adderpc|Add0~3     ; |memMIPS|adderpc:adderpc|Add0~3     ; out0             ;
; |memMIPS|adderpc:adderpc|Add0~4     ; |memMIPS|adderpc:adderpc|Add0~4     ; out0             ;
; |memMIPS|adderpc:adderpc|Add0~5     ; |memMIPS|adderpc:adderpc|Add0~5     ; out0             ;
; |memMIPS|adderpc:adderpc|Add0~6     ; |memMIPS|adderpc:adderpc|Add0~6     ; out0             ;
; |memMIPS|adderpc:adderpc|Add0~7     ; |memMIPS|adderpc:adderpc|Add0~7     ; out0             ;
+-------------------------------------+-------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                             ; Output Port Name                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |memMIPS|wPC                                                                                          ; |memMIPS|wPC                                                                                    ; out              ;
; |memMIPS|m1                                                                                           ; |memMIPS|m1                                                                                     ; out              ;
; |memMIPS|initpc8b[2]                                                                                  ; |memMIPS|initpc8b[2]                                                                            ; out              ;
; |memMIPS|initpc8b[3]                                                                                  ; |memMIPS|initpc8b[3]                                                                            ; out              ;
; |memMIPS|initpc8b[4]                                                                                  ; |memMIPS|initpc8b[4]                                                                            ; out              ;
; |memMIPS|initpc8b[5]                                                                                  ; |memMIPS|initpc8b[5]                                                                            ; out              ;
; |memMIPS|initpc8b[6]                                                                                  ; |memMIPS|initpc8b[6]                                                                            ; out              ;
; |memMIPS|initpc8b[7]                                                                                  ; |memMIPS|initpc8b[7]                                                                            ; out              ;
; |memMIPS|outputmem[0]                                                                                 ; |memMIPS|outputmem[0]                                                                           ; pin_out          ;
; |memMIPS|outputmem[1]                                                                                 ; |memMIPS|outputmem[1]                                                                           ; pin_out          ;
; |memMIPS|outputmem[2]                                                                                 ; |memMIPS|outputmem[2]                                                                           ; pin_out          ;
; |memMIPS|outputmem[3]                                                                                 ; |memMIPS|outputmem[3]                                                                           ; pin_out          ;
; |memMIPS|outputmem[4]                                                                                 ; |memMIPS|outputmem[4]                                                                           ; pin_out          ;
; |memMIPS|outputmem[5]                                                                                 ; |memMIPS|outputmem[5]                                                                           ; pin_out          ;
; |memMIPS|outputmem[6]                                                                                 ; |memMIPS|outputmem[6]                                                                           ; pin_out          ;
; |memMIPS|outputmem[7]                                                                                 ; |memMIPS|outputmem[7]                                                                           ; pin_out          ;
; |memMIPS|outputmem[8]                                                                                 ; |memMIPS|outputmem[8]                                                                           ; pin_out          ;
; |memMIPS|outputmem[9]                                                                                 ; |memMIPS|outputmem[9]                                                                           ; pin_out          ;
; |memMIPS|outputmem[10]                                                                                ; |memMIPS|outputmem[10]                                                                          ; pin_out          ;
; |memMIPS|outputmem[11]                                                                                ; |memMIPS|outputmem[11]                                                                          ; pin_out          ;
; |memMIPS|outputmem[12]                                                                                ; |memMIPS|outputmem[12]                                                                          ; pin_out          ;
; |memMIPS|outputmem[13]                                                                                ; |memMIPS|outputmem[13]                                                                          ; pin_out          ;
; |memMIPS|outputmem[14]                                                                                ; |memMIPS|outputmem[14]                                                                          ; pin_out          ;
; |memMIPS|outputmem[15]                                                                                ; |memMIPS|outputmem[15]                                                                          ; pin_out          ;
; |memMIPS|outputmem[16]                                                                                ; |memMIPS|outputmem[16]                                                                          ; pin_out          ;
; |memMIPS|outputmem[17]                                                                                ; |memMIPS|outputmem[17]                                                                          ; pin_out          ;
; |memMIPS|outputmem[18]                                                                                ; |memMIPS|outputmem[18]                                                                          ; pin_out          ;
; |memMIPS|outputmem[19]                                                                                ; |memMIPS|outputmem[19]                                                                          ; pin_out          ;
; |memMIPS|outputmem[20]                                                                                ; |memMIPS|outputmem[20]                                                                          ; pin_out          ;
; |memMIPS|outputmem[21]                                                                                ; |memMIPS|outputmem[21]                                                                          ; pin_out          ;
; |memMIPS|outputmem[22]                                                                                ; |memMIPS|outputmem[22]                                                                          ; pin_out          ;
; |memMIPS|outputmem[23]                                                                                ; |memMIPS|outputmem[23]                                                                          ; pin_out          ;
; |memMIPS|outputmem[24]                                                                                ; |memMIPS|outputmem[24]                                                                          ; pin_out          ;
; |memMIPS|outputmem[25]                                                                                ; |memMIPS|outputmem[25]                                                                          ; pin_out          ;
; |memMIPS|outputmem[26]                                                                                ; |memMIPS|outputmem[26]                                                                          ; pin_out          ;
; |memMIPS|outputmem[27]                                                                                ; |memMIPS|outputmem[27]                                                                          ; pin_out          ;
; |memMIPS|outputmem[28]                                                                                ; |memMIPS|outputmem[28]                                                                          ; pin_out          ;
; |memMIPS|outputmem[29]                                                                                ; |memMIPS|outputmem[29]                                                                          ; pin_out          ;
; |memMIPS|outputmem[30]                                                                                ; |memMIPS|outputmem[30]                                                                          ; pin_out          ;
; |memMIPS|outputmem[31]                                                                                ; |memMIPS|outputmem[31]                                                                          ; pin_out          ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[0]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a1  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[1]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a2  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[2]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a3  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[3]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a4  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[4]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a5  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[5]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a6  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[6]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a7  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[7]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a8  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[8]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a9  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[9]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a10 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[10] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a11 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[11] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a12 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[12] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a13 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[13] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a14 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[14] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a15 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[15] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a16 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[16] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a17 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[17] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[18] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a19 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[19] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a20 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[20] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a21 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[21] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a22 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[22] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a23 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[23] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a24 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[24] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a25 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[25] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a26 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[26] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a27 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[27] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a28 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[28] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a29 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[29] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a30 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[30] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a31 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[31] ; portadataout0    ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z~24                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z~24                                                             ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z~25                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z~25                                                             ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z~26                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z~26                                                             ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z~27                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z~27                                                             ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z~28                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z~28                                                             ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z~29                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z~29                                                             ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z[9]                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z[9]                                                             ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z[8]                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z[8]                                                             ; out              ;
; |memMIPS|pc:pc|outp[8]                                                                                ; |memMIPS|pc:pc|outp[8]                                                                          ; regout           ;
; |memMIPS|pc:pc|outp[9]                                                                                ; |memMIPS|pc:pc|outp[9]                                                                          ; regout           ;
; |memMIPS|adderpc:adderpc|Add0~9                                                                       ; |memMIPS|adderpc:adderpc|Add0~9                                                                 ; out0             ;
; |memMIPS|adderpc:adderpc|Add0~10                                                                      ; |memMIPS|adderpc:adderpc|Add0~10                                                                ; out0             ;
; |memMIPS|adderpc:adderpc|Add0~11                                                                      ; |memMIPS|adderpc:adderpc|Add0~11                                                                ; out0             ;
; |memMIPS|adderpc:adderpc|Add0~12                                                                      ; |memMIPS|adderpc:adderpc|Add0~12                                                                ; out0             ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                             ; Output Port Name                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |memMIPS|wPC                                                                                          ; |memMIPS|wPC                                                                                    ; out              ;
; |memMIPS|initpc8b[2]                                                                                  ; |memMIPS|initpc8b[2]                                                                            ; out              ;
; |memMIPS|initpc8b[3]                                                                                  ; |memMIPS|initpc8b[3]                                                                            ; out              ;
; |memMIPS|initpc8b[4]                                                                                  ; |memMIPS|initpc8b[4]                                                                            ; out              ;
; |memMIPS|initpc8b[5]                                                                                  ; |memMIPS|initpc8b[5]                                                                            ; out              ;
; |memMIPS|initpc8b[6]                                                                                  ; |memMIPS|initpc8b[6]                                                                            ; out              ;
; |memMIPS|initpc8b[7]                                                                                  ; |memMIPS|initpc8b[7]                                                                            ; out              ;
; |memMIPS|outputmem[0]                                                                                 ; |memMIPS|outputmem[0]                                                                           ; pin_out          ;
; |memMIPS|outputmem[1]                                                                                 ; |memMIPS|outputmem[1]                                                                           ; pin_out          ;
; |memMIPS|outputmem[2]                                                                                 ; |memMIPS|outputmem[2]                                                                           ; pin_out          ;
; |memMIPS|outputmem[3]                                                                                 ; |memMIPS|outputmem[3]                                                                           ; pin_out          ;
; |memMIPS|outputmem[4]                                                                                 ; |memMIPS|outputmem[4]                                                                           ; pin_out          ;
; |memMIPS|outputmem[5]                                                                                 ; |memMIPS|outputmem[5]                                                                           ; pin_out          ;
; |memMIPS|outputmem[6]                                                                                 ; |memMIPS|outputmem[6]                                                                           ; pin_out          ;
; |memMIPS|outputmem[7]                                                                                 ; |memMIPS|outputmem[7]                                                                           ; pin_out          ;
; |memMIPS|outputmem[8]                                                                                 ; |memMIPS|outputmem[8]                                                                           ; pin_out          ;
; |memMIPS|outputmem[9]                                                                                 ; |memMIPS|outputmem[9]                                                                           ; pin_out          ;
; |memMIPS|outputmem[10]                                                                                ; |memMIPS|outputmem[10]                                                                          ; pin_out          ;
; |memMIPS|outputmem[11]                                                                                ; |memMIPS|outputmem[11]                                                                          ; pin_out          ;
; |memMIPS|outputmem[12]                                                                                ; |memMIPS|outputmem[12]                                                                          ; pin_out          ;
; |memMIPS|outputmem[13]                                                                                ; |memMIPS|outputmem[13]                                                                          ; pin_out          ;
; |memMIPS|outputmem[14]                                                                                ; |memMIPS|outputmem[14]                                                                          ; pin_out          ;
; |memMIPS|outputmem[15]                                                                                ; |memMIPS|outputmem[15]                                                                          ; pin_out          ;
; |memMIPS|outputmem[16]                                                                                ; |memMIPS|outputmem[16]                                                                          ; pin_out          ;
; |memMIPS|outputmem[17]                                                                                ; |memMIPS|outputmem[17]                                                                          ; pin_out          ;
; |memMIPS|outputmem[18]                                                                                ; |memMIPS|outputmem[18]                                                                          ; pin_out          ;
; |memMIPS|outputmem[19]                                                                                ; |memMIPS|outputmem[19]                                                                          ; pin_out          ;
; |memMIPS|outputmem[20]                                                                                ; |memMIPS|outputmem[20]                                                                          ; pin_out          ;
; |memMIPS|outputmem[21]                                                                                ; |memMIPS|outputmem[21]                                                                          ; pin_out          ;
; |memMIPS|outputmem[22]                                                                                ; |memMIPS|outputmem[22]                                                                          ; pin_out          ;
; |memMIPS|outputmem[23]                                                                                ; |memMIPS|outputmem[23]                                                                          ; pin_out          ;
; |memMIPS|outputmem[24]                                                                                ; |memMIPS|outputmem[24]                                                                          ; pin_out          ;
; |memMIPS|outputmem[25]                                                                                ; |memMIPS|outputmem[25]                                                                          ; pin_out          ;
; |memMIPS|outputmem[26]                                                                                ; |memMIPS|outputmem[26]                                                                          ; pin_out          ;
; |memMIPS|outputmem[27]                                                                                ; |memMIPS|outputmem[27]                                                                          ; pin_out          ;
; |memMIPS|outputmem[28]                                                                                ; |memMIPS|outputmem[28]                                                                          ; pin_out          ;
; |memMIPS|outputmem[29]                                                                                ; |memMIPS|outputmem[29]                                                                          ; pin_out          ;
; |memMIPS|outputmem[30]                                                                                ; |memMIPS|outputmem[30]                                                                          ; pin_out          ;
; |memMIPS|outputmem[31]                                                                                ; |memMIPS|outputmem[31]                                                                          ; pin_out          ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a0  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[0]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a1  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[1]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a2  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[2]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a3  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[3]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a4  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[4]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a5  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[5]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a6  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[6]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a7  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[7]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a8  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[8]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a9  ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[9]  ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a10 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[10] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a11 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[11] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a12 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[12] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a13 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[13] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a14 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[14] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a15 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[15] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a16 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[16] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a17 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[17] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a18 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[18] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a19 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[19] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a20 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[20] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a21 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[21] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a22 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[22] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a23 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[23] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a24 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[24] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a25 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[25] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a26 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[26] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a27 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[27] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a28 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[28] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a29 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[29] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a30 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[30] ; portadataout0    ;
; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|ram_block1a31 ; |memMIPS|ramMIPS:ramMIPS|altsyncram:altsyncram_component|altsyncram_g2d1:auto_generated|q_a[31] ; portadataout0    ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z~24                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z~24                                                             ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z~25                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z~25                                                             ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z~26                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z~26                                                             ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z~27                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z~27                                                             ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z~28                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z~28                                                             ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z~29                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z~29                                                             ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z[9]                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z[9]                                                             ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z[8]                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z[8]                                                             ; out              ;
; |memMIPS|mux2x1_32b:mux2x1_32b|z[7]                                                                   ; |memMIPS|mux2x1_32b:mux2x1_32b|z[7]                                                             ; out              ;
; |memMIPS|pc:pc|outp[7]                                                                                ; |memMIPS|pc:pc|outp[7]                                                                          ; regout           ;
; |memMIPS|pc:pc|outp[8]                                                                                ; |memMIPS|pc:pc|outp[8]                                                                          ; regout           ;
; |memMIPS|pc:pc|outp[9]                                                                                ; |memMIPS|pc:pc|outp[9]                                                                          ; regout           ;
; |memMIPS|adderpc:adderpc|Add0~8                                                                       ; |memMIPS|adderpc:adderpc|Add0~8                                                                 ; out0             ;
; |memMIPS|adderpc:adderpc|Add0~9                                                                       ; |memMIPS|adderpc:adderpc|Add0~9                                                                 ; out0             ;
; |memMIPS|adderpc:adderpc|Add0~10                                                                      ; |memMIPS|adderpc:adderpc|Add0~10                                                                ; out0             ;
; |memMIPS|adderpc:adderpc|Add0~11                                                                      ; |memMIPS|adderpc:adderpc|Add0~11                                                                ; out0             ;
; |memMIPS|adderpc:adderpc|Add0~12                                                                      ; |memMIPS|adderpc:adderpc|Add0~12                                                                ; out0             ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jun 17 18:49:12 2018
Info: Command: quartus_sim --simulation_results_format=VWF memMIPS -c memMIPS
Info (324025): Using vector source file "C:/Users/Ian/Desktop/TESTESTES/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      18.35 %
Info (328052): Number of transitions in simulation is 1499
Info (324045): Vector file memMIPS.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 331 megabytes
    Info: Processing ended: Sun Jun 17 18:49:13 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


