// Seed: 1049296949
module module_0;
  logic id_1;
  ;
  assign module_1.id_10 = 0;
  logic id_2;
  ;
  always @(posedge "" or id_1 << "") begin : LABEL_0
    id_1 = -1;
    id_2 = -1 & -1;
  end
  assign id_2 = 1 == id_1 && id_2;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input wand id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    input uwire id_7,
    input uwire id_8,
    input wire id_9,
    output wor id_10,
    input supply0 id_11,
    input supply1 id_12,
    input wand id_13,
    input supply1 id_14,
    input supply0 id_15,
    input supply1 id_16
);
  wire id_18;
  nor primCall (
      id_0,
      id_1,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_18,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
endmodule
