

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_151_23'
================================================================
* Date:           Fri May 10 16:43:09 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_43 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.890 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_151_23  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     901|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    24|       0|     507|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|     526|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    24|     526|    1507|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U276  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U277  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U278  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U279  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U280  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U281  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_15_4_32_1_1_U282       |mux_15_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U285       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U286       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U287       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U288       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_6_3_32_1_1_U283        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_6_3_32_1_1_U284        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|  24|  0| 507|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln151_fu_741_p2       |         +|   0|  0|  12|           4|           2|
    |add_ln158_fu_435_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln165_1_fu_554_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln165_2_fu_621_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln165_3_fu_798_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln165_4_fu_821_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln165_5_fu_844_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln165_fu_511_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln35_fu_568_p2        |         +|   0|  0|  12|           4|           4|
    |sub_ln35_15_fu_631_p2     |         -|   0|  0|  12|           4|           4|
    |sub_ln35_16_fu_669_p2     |         -|   0|  0|  12|           4|           4|
    |tmp_55_fu_713_p17         |         -|   0|  0|  12|           4|           4|
    |and_ln165_1_fu_615_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln165_2_fu_792_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln165_3_fu_815_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln165_4_fu_838_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln165_fu_548_p2       |       and|   0|  0|  64|          64|          64|
    |icmp_ln151_fu_429_p2      |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln165_1_fu_601_p2    |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln165_2_fu_659_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln165_3_fu_697_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln165_4_fu_735_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln165_fu_534_p2      |      icmp|   0|  0|  12|           4|           3|
    |select_ln165_1_fu_607_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln165_2_fu_785_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln165_3_fu_808_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln165_4_fu_831_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln165_fu_540_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln35_fu_560_p3     |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 901|         757|         759|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add346268_fu_120         |   9|          2|   64|        128|
    |add346_1270_fu_128       |   9|          2|   64|        128|
    |add346_161269_fu_124     |   9|          2|   64|        128|
    |add346_1_1271_fu_132     |   9|          2|   64|        128|
    |add346_2272_fu_136       |   9|          2|   64|        128|
    |add346_2_1273_fu_140     |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_148                 |   9|          2|    4|          8|
    |k_fu_144                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         22|  394|        788|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add346268_fu_120         |  64|   0|   64|          0|
    |add346_1270_fu_128       |  64|   0|   64|          0|
    |add346_161269_fu_124     |  64|   0|   64|          0|
    |add346_1_1271_fu_132     |  64|   0|   64|          0|
    |add346_2272_fu_136       |  64|   0|   64|          0|
    |add346_2_1273_fu_140     |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_148                 |   4|   0|    4|          0|
    |icmp_ln165_2_reg_1136    |   1|   0|    1|          0|
    |icmp_ln165_3_reg_1146    |   1|   0|    1|          0|
    |icmp_ln165_4_reg_1156    |   1|   0|    1|          0|
    |k_fu_144                 |   3|   0|    3|          0|
    |tmp_53_reg_1131          |  32|   0|   32|          0|
    |tmp_54_reg_1141          |  32|   0|   32|          0|
    |tmp_55_reg_1151          |  32|   0|   32|          0|
    |zext_ln165_reg_1124      |  32|   0|   64|         32|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 526|   0|  558|         32|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_151_23|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_151_23|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_151_23|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_151_23|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_151_23|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_151_23|  return value|
|arr_28                    |   in|   64|     ap_none|                           arr_28|        scalar|
|arr_27                    |   in|   64|     ap_none|                           arr_27|        scalar|
|arr_26                    |   in|   64|     ap_none|                           arr_26|        scalar|
|arr_25                    |   in|   64|     ap_none|                           arr_25|        scalar|
|arr_24                    |   in|   64|     ap_none|                           arr_24|        scalar|
|arr_51                    |   in|   64|     ap_none|                           arr_51|        scalar|
|arg1_r_9_reload           |   in|   32|     ap_none|                  arg1_r_9_reload|        scalar|
|arg1_r_10_reload          |   in|   32|     ap_none|                 arg1_r_10_reload|        scalar|
|arg1_r_11_reload          |   in|   32|     ap_none|                 arg1_r_11_reload|        scalar|
|arg1_r_12_reload          |   in|   32|     ap_none|                 arg1_r_12_reload|        scalar|
|arg1_r_13_reload          |   in|   32|     ap_none|                 arg1_r_13_reload|        scalar|
|arg1_r_14_reload          |   in|   32|     ap_none|                 arg1_r_14_reload|        scalar|
|arg2_r_reload             |   in|   32|     ap_none|                    arg2_r_reload|        scalar|
|arg2_r_1_reload           |   in|   32|     ap_none|                  arg2_r_1_reload|        scalar|
|arg2_r_2_reload           |   in|   32|     ap_none|                  arg2_r_2_reload|        scalar|
|arg2_r_3_reload           |   in|   32|     ap_none|                  arg2_r_3_reload|        scalar|
|arg2_r_4_reload           |   in|   32|     ap_none|                  arg2_r_4_reload|        scalar|
|arg2_r_5_reload           |   in|   32|     ap_none|                  arg2_r_5_reload|        scalar|
|arg2_r_15_reload          |   in|   32|     ap_none|                 arg2_r_15_reload|        scalar|
|arg2_r_6_reload           |   in|   32|     ap_none|                  arg2_r_6_reload|        scalar|
|arg2_r_7_reload           |   in|   32|     ap_none|                  arg2_r_7_reload|        scalar|
|arg2_r_8_reload           |   in|   32|     ap_none|                  arg2_r_8_reload|        scalar|
|arg2_r_9_reload           |   in|   32|     ap_none|                  arg2_r_9_reload|        scalar|
|arg2_r_10_reload          |   in|   32|     ap_none|                 arg2_r_10_reload|        scalar|
|arg2_r_11_reload          |   in|   32|     ap_none|                 arg2_r_11_reload|        scalar|
|arg2_r_12_reload          |   in|   32|     ap_none|                 arg2_r_12_reload|        scalar|
|arg2_r_13_reload          |   in|   32|     ap_none|                 arg2_r_13_reload|        scalar|
|arg2_r_14_reload          |   in|   32|     ap_none|                 arg2_r_14_reload|        scalar|
|add346_2_1273_out         |  out|   64|      ap_vld|                add346_2_1273_out|       pointer|
|add346_2_1273_out_ap_vld  |  out|    1|      ap_vld|                add346_2_1273_out|       pointer|
|add346_2272_out           |  out|   64|      ap_vld|                  add346_2272_out|       pointer|
|add346_2272_out_ap_vld    |  out|    1|      ap_vld|                  add346_2272_out|       pointer|
|add346_1_1271_out         |  out|   64|      ap_vld|                add346_1_1271_out|       pointer|
|add346_1_1271_out_ap_vld  |  out|    1|      ap_vld|                add346_1_1271_out|       pointer|
|add346_1270_out           |  out|   64|      ap_vld|                  add346_1270_out|       pointer|
|add346_1270_out_ap_vld    |  out|    1|      ap_vld|                  add346_1270_out|       pointer|
|add346_161269_out         |  out|   64|      ap_vld|                add346_161269_out|       pointer|
|add346_161269_out_ap_vld  |  out|    1|      ap_vld|                add346_161269_out|       pointer|
|add346268_out             |  out|   64|      ap_vld|                    add346268_out|       pointer|
|add346268_out_ap_vld      |  out|    1|      ap_vld|                    add346268_out|       pointer|
+--------------------------+-----+-----+------------+---------------------------------+--------------+

