<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UMDRISC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../ROM/ROM.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TopLevel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TopLevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TopLevel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TopLevel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TopLevel.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopLevel_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="WriteBack.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="WriteBack.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="WriteBack.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="WriteBack.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="WriteBack.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="WriteBack.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="WriteBack.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="WriteBack.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="WriteBack.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="WriteBack.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WriteBack.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="WriteBack.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="WriteBack.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="WriteBack.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="WriteBack.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="WriteBack.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="WriteBack.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="WriteBack.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="WriteBack.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="WriteBack_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="WriteBack_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="WriteBack_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="WriteBack_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="WriteBack_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="WriteBack_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="WriteBack_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="WriteBack_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="WriteBack_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="WriteBack_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="WriteBack_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="WriteBack_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="WriteBack_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="WriteBack_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WriteBack_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="WriteBack_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1460137282" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1460137282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460137283" xil_pn:in_ck="-71992632323775940" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1460137282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../ALU/alu_arithmetic_unit.vhd"/>
      <outfile xil_pn:name="../ALU/alu_logic_unit.vhd"/>
      <outfile xil_pn:name="../ALU/alu_mux.vhd"/>
      <outfile xil_pn:name="../ALU/alu_shift_unit.vhd"/>
      <outfile xil_pn:name="../ALU/alu_tb.vhd"/>
      <outfile xil_pn:name="../ALU/alu_toplevel.vhd"/>
      <outfile xil_pn:name="../ALU/load_store_unit.vhd"/>
      <outfile xil_pn:name="../Control/PipelineController.vhd"/>
      <outfile xil_pn:name="../Control/controlModules.vhd"/>
      <outfile xil_pn:name="../Decode/Decode_top.vhd"/>
      <outfile xil_pn:name="../Decode/Decoder.vhd"/>
      <outfile xil_pn:name="../Fetch/PCstack.vhd"/>
      <outfile xil_pn:name="../Fetch/ProgramCounter.vhd"/>
      <outfile xil_pn:name="../Fetch/fetch_toplevel.vhd"/>
      <outfile xil_pn:name="../Operand_Access/Operand_top.vhd"/>
      <outfile xil_pn:name="../Operand_Access/RegBankCMD.vhd"/>
      <outfile xil_pn:name="../Operand_Access/RegRAM.vhd"/>
      <outfile xil_pn:name="../Testbenches/TestRAM.vhd"/>
      <outfile xil_pn:name="../Testbenches/TheTestBench.vhd"/>
      <outfile xil_pn:name="../Testbenches/decode_tb.vhd"/>
      <outfile xil_pn:name="../Testbenches/fetch_tb.vhd"/>
      <outfile xil_pn:name="../TopLevel.vhd"/>
      <outfile xil_pn:name="../mux_2to1.vhd"/>
      <outfile xil_pn:name="../reg.vhd"/>
      <outfile xil_pn:name="../writeback/WriteBack.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Data_Mem.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1460137283" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8350413023304834441" xil_pn:start_ts="1460137283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460137283" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8767163955801217081" xil_pn:start_ts="1460137283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460137283" xil_pn:in_ck="821689859521181322" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7753428627045115527" xil_pn:start_ts="1460137283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460137399" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1460137399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460137399" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7937466160581316481" xil_pn:start_ts="1460137399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460137399" xil_pn:in_ck="821689859521181322" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7753428627045115527" xil_pn:start_ts="1460137399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460137399" xil_pn:in_ck="1866559253710797655" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1460137399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460137399" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5081016410813606785" xil_pn:start_ts="1460137399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460137399" xil_pn:in_ck="1866559253710797655" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1460137399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460137399" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7005578130257715631" xil_pn:start_ts="1460137399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460137624" xil_pn:in_ck="-5941213156882261736" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6124107914386080316" xil_pn:start_ts="1460137620">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="WriteBack.lso"/>
      <outfile xil_pn:name="WriteBack.ngc"/>
      <outfile xil_pn:name="WriteBack.ngr"/>
      <outfile xil_pn:name="WriteBack.prj"/>
      <outfile xil_pn:name="WriteBack.syr"/>
      <outfile xil_pn:name="WriteBack.xst"/>
      <outfile xil_pn:name="WriteBack_vhdl.prj"/>
      <outfile xil_pn:name="WriteBack_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1459974113" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3302474790362749996" xil_pn:start_ts="1459974113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
