<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Digital Design on William Lazcano | Computer &amp; Electrical Engineering</title><link>https://will-l10.github.io/tags/digital-design/</link><description>Recent content in Digital Design on William Lazcano | Computer &amp; Electrical Engineering</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Tue, 15 Oct 2024 00:00:00 +0000</lastBuildDate><atom:link href="https://will-l10.github.io/tags/digital-design/index.xml" rel="self" type="application/rss+xml"/><item><title>ARM Processor Implementation</title><link>https://will-l10.github.io/blogs/arm-processor/</link><pubDate>Tue, 15 Oct 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/arm-processor/</guid><description>&lt;h2 id="project-overview"&gt;Project Overview&lt;/h2&gt;
&lt;p&gt;Implemented an ARM processor with extended instruction set on FPGA hardware, demonstrating proficiency in computer architecture and hardware description languages.&lt;/p&gt;
&lt;h2 id="technical-details"&gt;Technical Details&lt;/h2&gt;
&lt;h3 id="architecture"&gt;Architecture&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;Instruction Set&lt;/strong&gt;: Extended ARM ISA with custom instructions&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Pipeline&lt;/strong&gt;: Multi-stage pipeline design&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Memory&lt;/strong&gt;: Harvard architecture with separate instruction and data memory&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="custom-instructions-added"&gt;Custom Instructions Added&lt;/h3&gt;
&lt;ol&gt;
&lt;li&gt;
&lt;p&gt;&lt;strong&gt;EOR (Exclusive OR)&lt;/strong&gt;: Bitwise XOR operation&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Expanded ALU from 2-bit to 3-bit control&lt;/li&gt;
&lt;li&gt;Maintained flag updates (Zero, Negative)&lt;/li&gt;
&lt;li&gt;Modified ALU decoder for XOR support&lt;/li&gt;
&lt;/ul&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;&lt;strong&gt;LDRB (Load Register Byte)&lt;/strong&gt;: Byte-level memory access&lt;/p&gt;</description></item><item><title>GCD Algorithm Hardware Implementation</title><link>https://will-l10.github.io/blogs/gcd-algorithm/</link><pubDate>Sat, 10 Aug 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/gcd-algorithm/</guid><description>&lt;h2 id="project-overview"&gt;Project Overview&lt;/h2&gt;
&lt;p&gt;Created general datapath for Greatest Common Divisor algorithm using finite state machine design methodology, demonstrating algorithm-to-hardware translation.&lt;/p&gt;
&lt;h2 id="algorithm"&gt;Algorithm&lt;/h2&gt;
&lt;h3 id="euclidean-algorithm"&gt;Euclidean Algorithm&lt;/h3&gt;
&lt;p&gt;The GCD algorithm uses the principle:&lt;/p&gt;
&lt;pre tabindex="0"&gt;&lt;code&gt;GCD(a, b) = GCD(b, a mod b)
&lt;/code&gt;&lt;/pre&gt;&lt;p&gt;Continues until &lt;code&gt;b = 0&lt;/code&gt;, at which point &lt;code&gt;a&lt;/code&gt; is the GCD.&lt;/p&gt;
&lt;h3 id="example"&gt;Example&lt;/h3&gt;
&lt;pre tabindex="0"&gt;&lt;code&gt;GCD(48, 18):
 48 mod 18 = 12
 18 mod 12 = 6
 12 mod 6 = 0
 Result: 6
&lt;/code&gt;&lt;/pre&gt;&lt;h2 id="fsm-design"&gt;FSM Design&lt;/h2&gt;
&lt;h3 id="state-diagram"&gt;State Diagram&lt;/h3&gt;
&lt;p&gt;The implementation uses 4 states:&lt;/p&gt;</description></item></channel></rss>