// Seed: 3628556786
module module_0 (
    input  id_0,
    output id_1
);
  always @(posedge 1) begin
    id_1 <= id_0;
  end
  assign id_1 = 1;
  type_3(
      id_1, id_1, 1'b0 ^ 1'b0, id_1
  );
  logic id_2;
endmodule
