// Seed: 3034344079
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output id_3
    , id_6,
    output tri1 id_4,
    output id_5
);
  logic id_7;
  logic id_8;
  assign id_5 = 1'b0, id_4[1] = id_2;
endmodule
