<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p46" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_46{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_46{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_46{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_46{left:79px;bottom:998px;letter-spacing:-0.18px;}
#t5_46{left:140px;bottom:998px;letter-spacing:-0.15px;}
#t6_46{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_46{left:424px;bottom:998px;letter-spacing:-0.14px;}
#t8_46{left:689px;bottom:998px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t9_46{left:689px;bottom:981px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ta_46{left:189px;bottom:956px;letter-spacing:-0.1px;}
#tb_46{left:424px;bottom:956px;letter-spacing:-0.13px;}
#tc_46{left:189px;bottom:932px;letter-spacing:-0.14px;}
#td_46{left:424px;bottom:932px;letter-spacing:-0.12px;}
#te_46{left:189px;bottom:907px;letter-spacing:-0.13px;}
#tf_46{left:424px;bottom:907px;letter-spacing:-0.12px;}
#tg_46{left:189px;bottom:883px;letter-spacing:-0.13px;}
#th_46{left:424px;bottom:883px;letter-spacing:-0.12px;}
#ti_46{left:189px;bottom:859px;letter-spacing:-0.14px;}
#tj_46{left:424px;bottom:859px;letter-spacing:-0.12px;}
#tk_46{left:78px;bottom:834px;letter-spacing:-0.19px;}
#tl_46{left:140px;bottom:834px;letter-spacing:-0.13px;}
#tm_46{left:189px;bottom:834px;letter-spacing:-0.12px;}
#tn_46{left:424px;bottom:834px;letter-spacing:-0.12px;}
#to_46{left:424px;bottom:817px;letter-spacing:-0.11px;}
#tp_46{left:689px;bottom:834px;letter-spacing:-0.12px;}
#tq_46{left:78px;bottom:793px;letter-spacing:-0.16px;}
#tr_46{left:140px;bottom:793px;letter-spacing:-0.14px;}
#ts_46{left:189px;bottom:793px;letter-spacing:-0.13px;}
#tt_46{left:424px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_46{left:424px;bottom:776px;letter-spacing:-0.12px;}
#tv_46{left:689px;bottom:793px;letter-spacing:-0.12px;}
#tw_46{left:78px;bottom:752px;letter-spacing:-0.16px;}
#tx_46{left:140px;bottom:752px;letter-spacing:-0.13px;}
#ty_46{left:189px;bottom:752px;letter-spacing:-0.13px;}
#tz_46{left:424px;bottom:752px;letter-spacing:-0.12px;}
#t10_46{left:424px;bottom:735px;letter-spacing:-0.12px;}
#t11_46{left:689px;bottom:752px;letter-spacing:-0.12px;}
#t12_46{left:78px;bottom:710px;letter-spacing:-0.17px;}
#t13_46{left:140px;bottom:710px;letter-spacing:-0.12px;}
#t14_46{left:189px;bottom:710px;letter-spacing:-0.14px;}
#t15_46{left:424px;bottom:710px;letter-spacing:-0.12px;}
#t16_46{left:424px;bottom:694px;letter-spacing:-0.11px;}
#t17_46{left:424px;bottom:677px;letter-spacing:-0.1px;}
#t18_46{left:689px;bottom:710px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_46{left:189px;bottom:652px;letter-spacing:-0.12px;}
#t1a_46{left:424px;bottom:652px;letter-spacing:-0.13px;}
#t1b_46{left:189px;bottom:628px;}
#t1c_46{left:424px;bottom:628px;letter-spacing:-0.13px;}
#t1d_46{left:189px;bottom:603px;}
#t1e_46{left:424px;bottom:603px;letter-spacing:-0.14px;}
#t1f_46{left:189px;bottom:579px;letter-spacing:-0.1px;}
#t1g_46{left:424px;bottom:579px;letter-spacing:-0.13px;}
#t1h_46{left:189px;bottom:554px;letter-spacing:-0.13px;}
#t1i_46{left:424px;bottom:554px;letter-spacing:-0.11px;}
#t1j_46{left:189px;bottom:530px;letter-spacing:-0.13px;}
#t1k_46{left:424px;bottom:530px;letter-spacing:-0.1px;}
#t1l_46{left:424px;bottom:513px;letter-spacing:-0.13px;}
#t1m_46{left:189px;bottom:489px;letter-spacing:-0.12px;}
#t1n_46{left:424px;bottom:489px;letter-spacing:-0.13px;}
#t1o_46{left:189px;bottom:464px;letter-spacing:-0.14px;}
#t1p_46{left:424px;bottom:464px;letter-spacing:-0.11px;}
#t1q_46{left:189px;bottom:440px;letter-spacing:-0.14px;}
#t1r_46{left:424px;bottom:440px;letter-spacing:-0.1px;word-spacing:-0.39px;}
#t1s_46{left:424px;bottom:423px;letter-spacing:-0.12px;}
#t1t_46{left:689px;bottom:440px;letter-spacing:-0.12px;}
#t1u_46{left:189px;bottom:399px;letter-spacing:-0.14px;}
#t1v_46{left:424px;bottom:399px;letter-spacing:-0.12px;}
#t1w_46{left:78px;bottom:374px;letter-spacing:-0.14px;}
#t1x_46{left:140px;bottom:374px;letter-spacing:-0.14px;}
#t1y_46{left:189px;bottom:374px;letter-spacing:-0.12px;}
#t1z_46{left:424px;bottom:374px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_46{left:424px;bottom:357px;letter-spacing:-0.11px;}
#t21_46{left:424px;bottom:336px;letter-spacing:-0.11px;}
#t22_46{left:424px;bottom:319px;letter-spacing:-0.11px;}
#t23_46{left:424px;bottom:302px;letter-spacing:-0.13px;}
#t24_46{left:424px;bottom:286px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t25_46{left:424px;bottom:269px;letter-spacing:-0.1px;}
#t26_46{left:689px;bottom:374px;letter-spacing:-0.12px;}
#t27_46{left:189px;bottom:244px;}
#t28_46{left:424px;bottom:244px;letter-spacing:-0.11px;}
#t29_46{left:424px;bottom:228px;letter-spacing:-0.11px;}
#t2a_46{left:189px;bottom:203px;}
#t2b_46{left:424px;bottom:203px;letter-spacing:-0.12px;}
#t2c_46{left:424px;bottom:186px;letter-spacing:-0.11px;}
#t2d_46{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2e_46{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2f_46{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2g_46{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2h_46{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2i_46{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2j_46{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2k_46{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2l_46{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2m_46{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_46{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_46{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_46{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_46{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_46{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts46" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg46Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg46" style="-webkit-user-select: none;"><object width="935" height="1210" data="46/46.svg" type="image/svg+xml" id="pdf46" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_46" class="t s1_46">2-30 </span><span id="t2_46" class="t s1_46">Vol. 4 </span>
<span id="t3_46" class="t s2_46">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_46" class="t s3_46">2FFH </span><span id="t5_46" class="t s3_46">767 </span><span id="t6_46" class="t s3_46">IA32_MTRR_DEF_TYPE </span><span id="t7_46" class="t s3_46">MTRRdefType (R/W) </span><span id="t8_46" class="t s3_46">If CPUID.01H: </span>
<span id="t9_46" class="t s3_46">EDX.MTRR[12] =1 </span>
<span id="ta_46" class="t s3_46">2:0 </span><span id="tb_46" class="t s3_46">Default Memory Type </span>
<span id="tc_46" class="t s3_46">9:3 </span><span id="td_46" class="t s3_46">Reserved </span>
<span id="te_46" class="t s3_46">10 </span><span id="tf_46" class="t s3_46">Fixed Range MTRR Enable </span>
<span id="tg_46" class="t s3_46">11 </span><span id="th_46" class="t s3_46">MTRR Enable </span>
<span id="ti_46" class="t s3_46">63:12 </span><span id="tj_46" class="t s3_46">Reserved </span>
<span id="tk_46" class="t s3_46">309H </span><span id="tl_46" class="t s3_46">777 </span><span id="tm_46" class="t s3_46">IA32_FIXED_CTR0 </span><span id="tn_46" class="t s3_46">Fixed-Function Performance Counter 0 </span>
<span id="to_46" class="t s3_46">(R/W): Counts Instr_Retired.Any. </span>
<span id="tp_46" class="t s3_46">If CPUID.0AH: EDX[4:0] &gt; 0 </span>
<span id="tq_46" class="t s3_46">30AH </span><span id="tr_46" class="t s3_46">778 </span><span id="ts_46" class="t s3_46">IA32_FIXED_CTR1 </span><span id="tt_46" class="t s3_46">Fixed-Function Performance Counter 1 </span>
<span id="tu_46" class="t s3_46">(R/W): Counts CPU_CLK_Unhalted.Core. </span>
<span id="tv_46" class="t s3_46">If CPUID.0AH: EDX[4:0] &gt; 1 </span>
<span id="tw_46" class="t s3_46">30BH </span><span id="tx_46" class="t s3_46">779 </span><span id="ty_46" class="t s3_46">IA32_FIXED_CTR2 </span><span id="tz_46" class="t s3_46">Fixed-Function Performance Counter 2 </span>
<span id="t10_46" class="t s3_46">(R/W): Counts CPU_CLK_Unhalted.Ref. </span>
<span id="t11_46" class="t s3_46">If CPUID.0AH: EDX[4:0] &gt; 2 </span>
<span id="t12_46" class="t s3_46">345H </span><span id="t13_46" class="t s3_46">837 </span><span id="t14_46" class="t s3_46">IA32_PERF_CAPABILITIES </span><span id="t15_46" class="t s3_46">Read Only MSR that enumerates the </span>
<span id="t16_46" class="t s3_46">existence of performance monitoring </span>
<span id="t17_46" class="t s3_46">features. (R/O) </span>
<span id="t18_46" class="t s3_46">If CPUID.01H: ECX[15] = 1 </span>
<span id="t19_46" class="t s3_46">5:0 </span><span id="t1a_46" class="t s3_46">LBR format </span>
<span id="t1b_46" class="t s3_46">6 </span><span id="t1c_46" class="t s3_46">PEBS Trap </span>
<span id="t1d_46" class="t s3_46">7 </span><span id="t1e_46" class="t s3_46">PEBSSaveArchRegs </span>
<span id="t1f_46" class="t s3_46">11:8 </span><span id="t1g_46" class="t s3_46">PEBS Record Format </span>
<span id="t1h_46" class="t s3_46">12 </span><span id="t1i_46" class="t s3_46">1: Freeze while SMM is supported. </span>
<span id="t1j_46" class="t s3_46">13 </span><span id="t1k_46" class="t s3_46">1: Full width of counter writable via </span>
<span id="t1l_46" class="t s3_46">IA32_A_PMCx. </span>
<span id="t1m_46" class="t s3_46">14 </span><span id="t1n_46" class="t s3_46">PEBS_BASELINE </span>
<span id="t1o_46" class="t s3_46">15 </span><span id="t1p_46" class="t s3_46">1: Performance metrics available. </span>
<span id="t1q_46" class="t s3_46">16 </span><span id="t1r_46" class="t s3_46">1: PEBS output will be written into the Intel </span>
<span id="t1s_46" class="t s3_46">PT trace stream. </span>
<span id="t1t_46" class="t s3_46">If CPUID.0x7.0.EBX[25]=1 </span>
<span id="t1u_46" class="t s3_46">63:17 </span><span id="t1v_46" class="t s3_46">Reserved </span>
<span id="t1w_46" class="t s3_46">38DH </span><span id="t1x_46" class="t s3_46">909 </span><span id="t1y_46" class="t s3_46">IA32_FIXED_CTR_CTRL </span><span id="t1z_46" class="t s3_46">Fixed-Function Performance Counter </span>
<span id="t20_46" class="t s3_46">Control (R/W) </span>
<span id="t21_46" class="t s3_46">Counter increments while the results of </span>
<span id="t22_46" class="t s3_46">ANDing respective enable bit in </span>
<span id="t23_46" class="t s3_46">IA32_PERF_GLOBAL_CTRL with the </span>
<span id="t24_46" class="t s3_46">corresponding OS or USR bits in this MSR is </span>
<span id="t25_46" class="t s3_46">true. </span>
<span id="t26_46" class="t s3_46">If CPUID.0AH: EAX[7:0] &gt; 1 </span>
<span id="t27_46" class="t s3_46">0 </span><span id="t28_46" class="t s3_46">EN0_OS: Enable Fixed Counter 0 to count </span>
<span id="t29_46" class="t s3_46">while CPL = 0. </span>
<span id="t2a_46" class="t s3_46">1 </span><span id="t2b_46" class="t s3_46">EN0_Usr: Enable Fixed Counter 0 to count </span>
<span id="t2c_46" class="t s3_46">while CPL &gt; 0. </span>
<span id="t2d_46" class="t s4_46">Table 2-2. </span><span id="t2e_46" class="t s4_46">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2f_46" class="t s5_46">Register </span>
<span id="t2g_46" class="t s5_46">Address </span>
<span id="t2h_46" class="t s5_46">Architectural MSR Name / Bit Fields </span>
<span id="t2i_46" class="t s5_46">(Former MSR Name) </span><span id="t2j_46" class="t s5_46">MSR/Bit Description </span><span id="t2k_46" class="t s5_46">Comment </span>
<span id="t2l_46" class="t s5_46">Hex </span><span id="t2m_46" class="t s5_46">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
