 深次微米/奈米 N型金氧半及埋藏矽控整流器靜電防護元件電路之研究(I) 
Study on Deep Submicrometer and nanometer NMOS and SCR-Buried ESD Protection 
Devices and Circuits 
計畫編號：NSC99-2221-E-231-032 
執行期間：99 年 8 月 1 日 至 100 年 7 月 31 日 
主持人：黃至堯    清雲科技大學電子工程系所 
一、 中文摘要 
埋藏矽控整流器 (SCR) 並具有高保持電壓的雙極
電晶體 (BJT) 在0.6 µm 10V 高電壓製程中發展出來。此
元件是將一浮接P+ 擴散區埋藏於一寄生NPN 雙極電晶體
裡。藉由佈局的最佳化，改變浮接P+ 與陽極擴散區的間距
及浮接P+擴散區的寬度可以達成具有6~7KV 的強健ESD
臨界電壓以及具有15~18V高免疫鎖定的保持電壓。 
 
二、 英文摘要 
An SCR -buried BJT with high holding voltage is 
developed for ESD protection in a 0.6 µm high-voltage 10V 
process. This device consists simply of a floating P+ diffusion 
buried in a parasitic NPN BJT. A Robust 6 - 7KV ESD 
threshold and high- latchup-immune holding voltage of 15 - 
18V can be achieved by layout optimization of the N+ anode - 
to - floating P+-diffusion spacing and the floating P+ diffusion 
width.  
 
三、 計畫的緣由與目的 
近來，高電壓的技術逐漸廣泛運用在類比及智慧型功
率積體電路產品上。靜電放電 (ESD) 的防護在高電壓的
製程技術中比標準的 CMOS 技術更難以掌控。以 N 型元
件舉例，如 NMOS 或 NPN BJT，其高電壓操作的結果會
造成高功率的損耗以及相當弱的靜電臨界值 [1]-[3]。在高
壓製程中，寄生 NPN BJT 難以被觸發啟動 [1][2]。因此，
ESD 防護元件的選擇性較一般的標準技術更少。由於高壓
電源需要更大的保持電壓來避免鎖定 (latchup) 的現象，
免疫鎖定也就因此更難以達成 [3]-[5]。再者，由於矽控整
流器(SCR) 與其他靜電防護元件比較有優異靜電防護臨
界點，被認為是最強健的積體電路靜電防護元件 [6]-[8]。
然而其保持電壓比電源操作保持電壓來得低，使得 SCR 容
易受外界干擾而鎖定以致誤動作損壞。SCR 應用在高電壓
製程將會因為更高的電源電壓更加惡化鎖定的危機 [3]。 
有鑑於上述所碰到的困難，此研究的目標將在高電壓
CMOS 的技術中發展一個在鎖定以及靜電特性之間折衷的
ESD 防護元件。此元件結構僅是在 N-well 裡的一寄生 BJT
伴隨浮接 P+擴散區。它可以視為是一寄生 BJT 並聯一個埋
藏的矽控整流器(SCR)。我們將討論高電壓的改善和二次
崩潰的現象以及與佈局參數相關的 ESD 特性。元件模擬所
得到的數據使我們能觀察細部特性及操作關鍵點。 
 
四、 研究方法及成果 
圖 1(a)為 BJT SCR 截面結構及等效電路圖。此 NPN
元件只是由 P 型基板裡的 N+陰極為射極 端，以 P 型基板
為基極，N-well 為集極，裡面添加一浮接 P+擴散區所組成。
元件製作在 0.6 微米高壓 10V CMOS 製程。此等效電路
是埋藏 PNPN SCR 的部分與另一 NPN BJT 部分並聯。此
埋藏 SCR 部份可進一步的視為由浮接 P+/N-well/ N+ 陽極
形成的逆偏二極體串聯寄生 SCR。此元件影響其 ESD 能力
的最主要關鍵參數在於調整浮接 P+擴散區的寬度 W 以及 
 
 
 
 
 
 
 
Fig. 1(a) 埋藏 SCR 的 BJT 截面結構及其等效電路圖 
 
介於 N+陽極與浮接 P+之間的距離 L。此外，一個 SCR、寄
生 NPN BJT、高壓金氧半場效電晶體 (HVNMOS FET) 也
同時製造出來以做比較之用。而埋藏 SCR 的 BJT 與一般
標準 SCR 唯一的差別在於，埋藏 SCR 的 BJT 其 P+摻雜區
就像是將一般標準 SCR 的 P+陽極連線斷路形成一浮接 P+
陽極。一般標準的 SCR、寄生 NPN BJT 以及埋藏 SCR 的
BJT 有著相同的元件總寬度 56um，而且寬度 W 以及間距
L 分別為 4 及 2um，而寄生 NPN BJT 與埋藏 SCR 的 BJT
也是相似的，差別僅在 N-well 集極裡不存在浮接 P+區，其
間距 L 的值為 1um。相較於 SCR 以及埋藏 SCR BJT，其
N+陽極到 P+陰極距離除了 L=1 和 2um 之間的差異之外，
因為沒有浮接 P+區所以其距離更短一個 W 值 4um。
HVNMOS 是標準的高電壓 10V NMOSFET，其通道長度
2µm、總通道寬度為 80×6µm，汲極接觸至閘極的距離
5µm，源極聯接至閘極的距離為 2µm。我們利用 Barth 4002
 0
20
40
60
80
100
120
140
0 1 2 3 4 5
W Width of floating P+ (um)
ES
D
/H
B
M
 
(V
/u
m
)
SCR 7KV
SCR-buried BJT
NPN 3.7KV
HVNMOS 3KV
2.8KV
4.2KV
6.7KV
6.7KV
(V
/µ
m
)
(µm)
NPN 0.85KV
L=2µm
L=1µm
ES
D
/H
B
M
 
(V
/u
m
)
(V
/µ
m
)
0
5
10
15
20
25
30
35
0 1 2 3 4 5
W Width of floating P+ (um)
D
C 
H
o
ld
in
g 
V
o
lta
ge
 
(V
)
SCR-buried BJT
NPN
RT 
(µm)
) L=2µm
L=1µm
L=2µm
L=1µm
85C
RT 
85C
SCR-buried BJT
D
C 
H
o
ld
in
g 
V
o
lta
ge
 
(V
) )
0
10
20
30
40
50
60
70
0 1 2 3 4 5
W Width of floating P+ (um)
 
It2
/W
id
th
 
(m
A
/u
m
) SCR
SCR-buried BJT
NPN
HVNMOS
(µ )
L=1µm
L=2µm
(m
A
/µ
m
)
I t2
 
It2
/W
id
th
 
(m
A
/u
m
)
(m
A
/µ
m
)
I t2
元件的 Req_D的調變，可用以改變 VH 的數值。元件操作在
越過保持點後，大電流藉由焦耳加熱功率對元件快速加
熱，VH 及 Ron 隨著 L 成正比的增加，因此消耗功率也隨
之增大。此自我加熱現象將促使熱崩潰現象產生 [7]，因
此 It2隨著 L 而減小。至於 NPN BJT，雖然其 VH >20V 相
當高，但直流的 I-V 曲線圖並未呈現驟回的現象，所以 ESD
的臨界值從中間等級降至相當低的數值。在 Fig.1(b) TLPG 
I-V 曲線圖也指出當進入驟回狀態後，BJT 元件就直接損
毀。實際上，有其它的一些 TLPG 數據都呈現更低、不穩
定的 It2 臨界值。因此，在埋藏 SCR BJT 裡浮接一 P+摻雜
區，對電壓電流特性有很大的影響。 
Fig.2(b)為所有元件 HBM ESD 電壓以及每微米數據
對 L 的圖。當間距 L 由 0 增加到 4µm，埋藏 SCR BJT 平
均的 ESD 界限稍微的從 125V/µm (7KV)下降至 116V/µm 
(6.5KV)。當 L=1 / 2µm 時，NPN BJT 每微米 ESD 的能力
遠比 HVNMOS 好約 82%和 19 倍。大部分的埋藏 SCR BJT
的 ESD 幾乎與標準的 SCR 相當。L=0µm 的 ESD 相當於標
準的 SCR，其 It2 也是相當接近的。當 L=4µm 時，ESD 為
最小值 116V/µm (6.5KV) 。元件最大的 Ron 阻抗為
Ron=4.1Ω。結果明顯的表示大開啟阻抗將導致元件迅速的
自我加熱，而由於高功率的消耗，It2 也隨之下降。 
 
B. I-V 特性相對於寬度 W 的關係 
Fig. 2(c)為每單位寬度 It2比對寬度 W 的圖示。當 W 從 1
增加到 4µm，間距 L 固定為 1µm，It2 從 27.9A/µm (1.6A) 到 
52.6A/µm (2.9A)呈直線增加，Ron 則從 5.4 降至 2.4Ω。
L=1µm 時，埋藏 SCR BJT 的 It2 比 NPN BJT 的 It2 高
30%~2.5 倍，W=4µm 時，又比 HVNMOS 的 It2高 34 倍。
當 W 增加，較寬的 P+濃摻雜區與沒有 P+摻雜的輕摻雜
N-well 區相比較將為流經此路徑的電流提供較低的串聯阻
抗。Ron 阻抗以及電壓降應該減少。因此，自我加熱的效應
不會過於嚴重，也將獲得更好的 It2以及 ESD 的界限。Fig. 
2(d) 及 (e)分別為 VH以及每單位寬度 HBM/ESD 對 W 比
較的特性曲線圖。關於 VH的趨勢，雖然 VH 在 L=1µm 時
迅速的從 33 下降至 2.5V，但當 L=2µm 時，VH 會上升到
16.5V(室溫)及 9.5V (85°C)。VH 值的結果取決於 SCR 的結 
 
 
 
 
 
 
 
 
 
 
Fig. 2(c) 浮接 P+ 區每單位寬度 It2對寬度 W的對照圖. 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2(d) 浮接 P+的保持電壓對寬度 W的對照圖. 
 
 
 
 
 
 
 
 
 
 
Fig. 2(e) 每單位寬度的 HBM ESD 等級對寬度 W對照圖. 
 
構以及二極體輕摻雜區的長度。在 Fig. 2(e)中，W 由 1 增
加至  4µm，L 固定為 1µm，ESD 平均故障臨界將從
50.6V/µm (2.8KV) 增 加 到  119V/µm (6.7KV) 。 若
W=3µm，ESD 等級會比 NPNBJT 高 80%以上，W=4µm 時，
更比 HVNMOS 高 19 倍，也與標準 SCR 相當。這意味著
W 與 L 能用來改善埋藏 SCR 元件的電性特性。VH 可藉由
L 的增加而上升，雖然 It2 以及 ESD 的故障門檻會因此下
降，此時就可藉由 W 的增加做彌補。因此，一個擁有高鎖
定阻抗及有效的 ESD 防護元件，是能夠藉由 L 以及 W 兩
參數在佈局上的最佳化來實現。 
 
五、結論與討論 
我們進一步利用數值模擬做更深入的探討。使用二維
元件模擬器Synopsys MEDICI [8]建立模擬L=2µm、W=4µm
的元件結構，並計算電熱的行為特性。詳細的模擬步驟依
照  [9] 進行。保持電壓VH特性為主要探討目標。在圖
Fig.3(a)中，高VH值主要集中在跨越N+陽極以及浮接P+擴散
區的逆偏電壓18V。當在I-V脈衝測試模式或ESD瞬間脈衝
模 式 時 ， 逆 偏 的 PN 接 面 能 引 導 較 多 的 位 移 電 流 
(displacement current) 穿過接面電容，如此就容許更多電流
集中在埋藏SCR的部份。此動作能減少跨過逆偏接面二極
體的電壓降以及保持電壓。當處在直流I-V測試模式下，PN
接面電容呈現穩定的關閉阻斷狀態並承受高保持電壓。因
 Prevention for a Serial I/O IC,” Microelectronics 
Reliability, vol. 44, pp.213-221, Feb. 2004. 
[4] M.D. Ker and Z.P. Chen, “SCR Device With   Dynamic 
Holding Voltage for On-Chip ESD Protection in a 
0.25µm Fully Salicided CMOS Process,” IEEE Trans. 
Electron Devices, vol. 51, no. 10, pp.1731-1733, Oct. 
2004. 
[5] I-Cheng Lin, Chih-Yao Huang, Chuan-Jane Chao, Ming- 
Dou Ker, “Anomalous Latchup Failure Induced by 
On-Chip ESD Protection Circuit in a High-Voltage 
CMOS IC Product,” Microelectronics Reliability, vol.43, 
pp.1295- 1301, Aug. 2003. 
[6] V. M. Dwyer, A. J. Franklin, D. S. Campbell, “Thermal 
failure in semiconductor devices,” Solid-State Electronics, 
33, pp. 553-560, 1990. 
[7] D. L. Lin, “Thermal breakdown of VLSI by ESD pulses,” 
IEEE 29th IRPS, pp. 281-287, 1990. 
[8] Synopsys MEDICI User Manual, pp. 67-262, Feb. 2003. 
[9] Chih-Yao Huang, “Simulation Prediction of Electro- 
Thermal Behaviors of ESD N/PMOS Devices,” Solid 
-State Electronics, vol. 49, issue 12, pp. 1925-1932. Dec. 
2005. 
[10] A. Chaterjee and T. Polgreen, “A Low Voltage 
Triggering SCR for on-chip ESD Protection at Output 
and Input Pads,” IEEE Electron Device Lett., vol. 12, pp. 
21-22, 1991. 
 
- 2 - 
 
 
 
 
 
 
計畫編
號 
NSC99-2221-E-231-032 
計畫名
稱 
深次微米/奈米 N 型金氧半及埋藏矽控整流器靜電防護元件電路之研究(I) 
出國人
員姓名 黃至堯 
服務機構
及職稱 清雲科技大學電子工程系所副教授 
會議時
間 
2011 年 7 月 4 日至 
2011 年 7 月 7 日 會議地點 韓國仁川 
會議名
稱 
(中文)第 18 屆國際積體電路物理/故障分析研討會 
(英文) 18th international Symposium on the Physical and Failure Analysis of 
Integrated Circuits / IPFA 2011 
發表論
文題目 
(中文)1. 氧化鎂薄膜電阻式記憶體之電性研究與可靠度特性 
2. 氧化鋅電阻式記憶體的電性量測與可靠度特性分析 
3. 氧化鈰薄膜可靠度特性 
(英文)1. Conduction mechanisms and reliability characteristics in MgO resistive 
switching memory devices 
2. Reliability characterizations of resistive switching devices using zinc oxide thin 
film 
3. Reliability characteristics of cerium dioxide thin films 
- 4 - 
行程內容 
7 月 2日 (去程): 台北 → (飛機) 韓國仁川 → (汽車) 仁川松島國際城市 
7 月 4日:仁川松島國際會議中心，訓練課程 
Tutorial Program Overview 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
- 6 - 
二、與會心得 
本次國際研討會議程包含了訓練課程、口頭海報論文發表、積體電路物理/故障分析相關儀
器設備產業廠商展覽。前 1 天為訓練課程，Dr. Hyo-Seong Jang 主講 “Introduction of Semiconductor 
Reliability” Dr. Li 介紹記憶體積體電路可靠性技術回顧以及未來的挑戰，未來產業生產週期更短、
積體化程度更高、技術更複雜，記憶體積體電路可靠性物理議題更具挑戰；Dr. Susan Li 主講 
“Advanced Failure Analysis of Semiconductor memory Devices”，Dr. Li 介紹記憶體積體電路故障分
析技術回顧以及未來的挑戰。故障分析需要電機、物理、化學基礎專業知識，再經過數年實務訓練，
方能肩負積體電路故障診斷、物理分析、解決生產製造過程問題的責任，而未來記憶體積體電路與
邏輯積體電路的故障分析將越來越接近。Prof. Juin J. Liou 主講 “Electrostatic Discharge (ESD) 
Protection in BiCMOS/CMOS Technology: Overview, Testing, and Design”，Prof. Liou 介紹靜電放電
防護工程的成因、重要性，靜電放電測試標準、靜電測試，以及晶片上靜電放電防護元件電路技術，
主要以矽控整流器以及二極體為基礎的靜電放電防護設計；Prof. Souvik Mahapatra 主講 
“Characterization and Modeling of NBTI Stress, Recovery, Material Dependence and AC Degradation 
Using R-D Framework” Prof. Mahapatra 介紹以研發架構方式測量及模式化負偏壓溫度不穩定施壓
的成因、技術、材料相關性以及交流施壓退化議題；以及 Dr. Jeffrey Gambino 主講 “Reliability of 
Copper Interconnects and Low-k Dielectrics”，Dr. Gambino 介紹積體電路中銅導線及低介電係數介電
質可靠性的成因、技術、物理分析、故障診斷回顧以及未來的挑戰。訓練課程主講學者經驗老到、
資歷完整、講授內容豐富精闢，不僅對初入門學者非常受用，對我們其他從業人員也有很好的觀摩
了解效果。 
口頭海報論文發表部份，第一天首先由2場研討會主旨演講揭開序幕，第一場由 Samsung 
Electronics Co. Dr. Kinam Kim 主講 “the landscape for semiconductor analysis” 介紹 30nm 以後製程
必須用到的高解析度影像和微分析技術，接著以敏感度、空間解析度、污染程度、缺陷尺寸各面向
回顧雜質分佈、污染、應力的關鍵分析技術，並介紹在原位置狀態的顯微鏡相關技術。第2場由 
Tohoku University Prof. Mitsumasa Koyanagi主講 “3D LSI and Reliability” 介紹3度空間積體化以及
異質整合技術，然後探討相關可靠性問題，如穿矽通道引致機械應力、金屬微凸塊、銅污染等，最
- 8 - 
外，元件的可靠度特性，例如循環耐久度測試 (cycling endurance tests)、資料持久度 (data retention) 
均被研究討論。本論文也利用韋伯分布 (Weibull distribution) 來分析高/低阻態的阻值以及置位/復
位 (set/reset) 電壓的分布情況。此外，置位/復位電壓與溫度的關係也在本文中被探討。這是目前
相當熱門主題，我們也在此發表了很好的數據成果。第3篇為”Reliability characteristics of cerium 
dioxide thin films”，本論文旨在研究以氧化鈰 (CeO2) 薄膜為材料的高介電係數介電質電流傳導機
制與可靠度特性，實驗結果指出在高低施壓時的傳導機制分別由施壓引致漏電流 (stress-induced 
leakage current) 和電荷捕陷 (charge trapping) 所主導，陷阱捕捉截面在施壓及崩潰事件時分別為 
5.7×10-19 cm2 及 3.5×10-14 cm2。這是目前相當重要的主題，在主流製程技術中都將要實用的技
術，我們也在此發表了很好的成果。 
能階 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
- 10 - 
四、建議 
今年首度在舉辦韓國仁川，雖然前年全球經濟不景氣，參與人數論文仍然相當多，反應相當
熱烈，總計包含了口頭論文發表 30 篇、海報論文發表 51 篇，發表情況堪稱相當熱絡。其中邀請論
文發表部份 7 篇發表、2 篇傑出 ISTFA 及 ESREF 交換論文，講師皆為全球傑出的學者專家，議題
為主流關鍵技術研究綜觀，內容精闢，發人深思。而口頭論文發表部份也是各式各樣新穎研究、包
羅萬象、非常豐富，也因此 3 天會期議程安排非常緊湊。我們也在此發表了 3 篇目前相當熱門主題
的論文。這是目前相當重要的課題，在主流製程技術中都將要實用的技術，我們也在此發表了很好
的數據成果。在積體電路物理/故障分析相關儀器設備產業廠商展覽方面，有 19 家世界相關儀器設
備產業廠商參與，展出新穎先進的尖端積體電路物理/故障分析儀器設備，相當有看頭。另外一方
面，故障分析藝術展覽單元也是一項有趣的特色活動，展出產業廠商製造、物理/故障分析工作中
擷取造型奇特、千奇百怪的影像圖像，這一活動反應相當熱烈，也增添不少趣味和驚嘆。 
在這個國際研討會中包含了訓練課程、積體電路物理/故障分析相關儀器設備產業廠商展
覽，內容豐富，同時匯聚了全球各國學者專家齊聚一堂，藉這個國際研討會進行專業學術產業技術
互相交流，收穫良多。本人發表論文之外，並認識國際學者專家交換名片交談認識，讓本校能在國
際研討會揚名。值得注意的是韓國為亞洲 4 小龍之一，經濟相當發達。韓國傾國家力量全力來推動
科技研發，產業學術界學者專家投入半導體領域專業技術研發甚力，政府當局亦投資大量資源於科
研教育及科技產業發展，由主辦地點仁川國際城市建設規模可見一般，韓國未來可能有很大的發展
潛力，值得我們借鏡學習。 
 
五、攜回資料名稱及內容 
國際研討會論文集隨身碟電子檔 
 
六、發表論文 
 
 namely, the voltage polarity of set and reset processes are the 
same. During the set process, the current through the memory 
cells is typically limited by a current compliance. The bipolar 
resistive switching characteristic depends on the polarity of the 
switching voltage, namely, the set process occurs at one 
voltage polarity and the reset process on the reversed voltage 
polarity. The nonpolar resistive switching characteristic shows 
that the resistive switching is only dependent on amplitude of 
the applied voltage, meanwhile, the resistive switching is 
independent of the polarity. 
In this work, the electrical characteristics of RRAM 
devices using magnesium oxide (MgO) were studied because 
MgO is chemically very stable and possesses a large bandgap 
(~7eV) which has the potential to ensure adequate band offsets 
to reduce leakge current [6]. The current conduction 
mechanisms in the Pt/MgO/Pt MIM diodes were identified. 
Temperature dependence of current density-electric field (J-E) 
characteristics indicates that the dominant conduction 
mechanism is the hopping conduction and the Ohmic 
conduction in HRS and LRS, respectively. Hence, the hopping 
distance, trap energy level, and electron mobility in MgO films 
are determined. In addition, the device reliability 
characteristics of set/reset cycling endurance, data retention, 
and read durability of the Pt/MgO/Pt MIM diodes were 
investigated. 
 
II. EXPERIMENTAL RESULTS 
 
The MIM diodes using MgO were fabricated. The MgO 
films of 60 nm were deposited by rf magnetron sputtering in Ar 
ambient at room temperature. The MgO target was used. MIM 
capacitors with a round area of 3.14×10−4 cm2 were defined by 
dc magnetron sputtering of Pt using a shadow mask. The 
thickness of Pt top electrodes is 100 nm. Subsequently, the 
MgO memory devices were annealed under a vacuum level of 
1×10−5 Torr at 300 °C for 2 h to repair the process defects and 
to reduce the number of traps. Electrical measurements were 
made by Agilent 4156 C semiconductor parameter analyzer. 
 
III. RESULTS, ANALYSIS AND DISCUSSION 
 
Fig. 1 shows the bipolar resistive switching characteristics 
of the MgO MIM diodes. At first, the value of the initial 
resistance state (IRS) is about on the order of 5×1010Ω. A 
forming electric field of about 2.36 MV/cm is required, which 
induces the reproducible resistance switching characteristics. 
After the forming process, the memory cell is in a low 
resistance state (LRS) which can be switched to a high 
resistance state (HRS) by applying a dc negative reset voltage 
(Vreset), the value of high resistance state (HRS) is about109Ω 
and the set electric field is about 1.57 MV/cm. Switching from 
a HRS to a LRS can be achieved by applying a dc positive set 
voltage (Vset), the value of  low resistance state (LRS) is 
about104Ω and the reset electric field is about -0.9 MV/cm . 
The typical current density-electric field (J-E) curves are 
shown in Fig. 1. During the dc voltage sweep measurements, 
the current was limited by a compliance current of 1mA to 
avoid the abrupt increasing current damage the device. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1.E-11
1.E-08
1.E-05
1.E-02
1.E+01
-1 0 1 2 3
E(MV/cm)
J(A
/c
m
2 )
Forming
SET
RESET
101
10-2
10-5
10-8
10-11
 
Fig. 1 Typical J-E characteristics during the resistive 
switching. 
 




 −
=
kT
EEENqJ CFC expµ   (2) 
 
where µ is electron mobility, Nc is effective density of states of 
the conduction band, and EF is the Fermi level; the other terms 
are as defined above. 
 According to the Arrhenius plot, the Fermi level (EF) 
was determined to be about 0.21 eV below the conduction band 
edge of MgO (EC) using the slope of ln(J/E) vs. (1/T), as shown 
in Fig. 5. The effective density of states of the conduction band 
(NC) is temperature-dependent, i.e., NC=bT3/2, where b is a 
constant [7]. In the literature, the electron mobility µat room 
temperature is 20 cm2/V-s [8]. Therefore, the 
temperature-dependent electron mobility (µ) and effective 
density of states of the conduction band (NC) in MgO were also 
extracted, as shown in Fig. 6. At 300 K, NC is about 1.9×1015 
cm-3.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
To investigate the reliability characteristics of the 
MgO-based MIM memory cells, the program/erase cycling 
endurance, data retention, and read durability of were 
measured. Fig. 7 shows the program/erase endurance 
characteristics of the Pt/MgO/Pt MIM diodes measured by dc 
voltage sweep. The set-process-induced resistance switching 
from the high resistance state (HRS) to the low resistance state 
(LRS) is revealed by an abrupt increase in the current at the set 
voltage. On the other hand, the reset-process-induced 
resistance switching from the low resistance state (LRS) to the 
high resistance state (HRS) is revealed by an abrupt decrease in 
the current at the reset voltage. During each set/reset cycle, the 
read voltage is 0.1 V in this work. The HRS/LRS resistance 
ratio remains about 105 even after 100 times dc voltage sweep.  
 
 
 
 
 
 
 
1.E-02
1.E-01
1.E+00
1.E+01
0 0.05 0.1 0.15 0.2
E(MV/cm)
J(A
/c
m
2 )
300K 325K
350K 375K
400K 425K
101
100
10-1
10-2
 
Fig. 4 Experimental data of J-E curves and simulation 
results of Ohmic conduction in Pt/MgO/Pt MIM diodes. 
-14
-13
-12
-11
-10
2 2.5 3 3.5
1000/T(K-1)
ln
 
(J/
E) EC-EF= 0.213eV
EF
EC
EV
0.213eV
 
Fig. 5 Arrhenius plot of the Ohmic conduction at low 
1.E+15
1.E+16
275 300 325 350 375 400 425 450
Temperature(K)
N
c(c
m
-
3 )
10
12
14
16
18
20
22
m
o
bi
lit
y(c
m
2 /V
s)
10
015
 
Fig. 6 Temperature-dependent electron mobility and 
effective density of states of conduction band NC in 
1.E+03
1.E+05
1.E+07
1.E+09
1.E+11
0 20 40 60 80 100
Program/Erase Cycles
Re
si
st
an
ce
(o
hm
)
IRS HRS LRS1011
109
107
105
103
Fig. 7 Resistances of HRS and LRS with respect to the 
switching cycles in Pt/MgO/Pt memory cells. 
 Appl. Phys. Lett., vol. 85, no. 18, pp. 4073-4075, Nov. 
2004. 
[4] C. Y. Lin, C. Y. Wu, C. Y. Wu, C. C. Lin, and T. Y. Tseng, 
“Memory effect of RF sputtered ZrO2 thin films,” Thin 
Solid Film, vol. 516, no. 2-4, pp. 444-448, Dec. 2007. 
[5] M. Colle, M. Buchel, and D. M. de Leeuw, “Switching and 
filamentary conduction in non-volatile organic memories,” 
Organic Electronics, vol. 7, no. 5, pp. 305-312, Oct. 2006. 
[6] B. Brennan, S. McDonnell, and G.Hughes, “Photoemission 
studies of the interface formation of ultrathin MgO 
dielectric layers on the oxidised Si(111) surface,” J. Phys.: 
Conf. Ser., vol.100, p. 042047, 2008. 
[7] S. M. Sze, Physics of Semiconductor Devices, 2nd ed., New 
York: Wiley, 1981. 
[8] J. M. Warman, M. P. deHaas, P. Pichat, T. P. M. Koster, E. 
A. van der Zouwen-Assink, A. Mackor, and R. Cooper, 
“Electronic process in semiconductor materials studied by 
nanosecond time-resolved microwave 
conductivity –III.Al2O3, MgO and TiO2 powers,” Radiat. 
Phys. Chem. Vol. 37, No.3, pp.433-442, 1991. 
 
 
 
 
 thin films with thickness of 25 nm were deposited on the 
Pt/Ti/SiO2/p-Si(100) prepared substrates at room temperature 
by radio frequency (rf) magnetron sputtering with a ceramic 
ZnO target. The sputtering power was about 40 W. The 
working pressure was kept at 5x10-3 Torr into the argon gas 
with a flow rate of 25 sccm during the deposited process. And 
then Pt top electrodes with 400 um in diameter were deposited 
on ZnO film by radio frequency magnetron sputtering at room 
temperature with a metal shadow mask. The Ti thin film placed 
between bottom electrode and SiO2/Si to enhance the adhesion 
of Pt and Substrate. The electrical measurements were using an 
Agilent 4156C semiconductor parameter analyzer under 
various temperatures between 300K and 425K. A cycle is 
defined as containing a program and an erase process. During 
the process of sweeping voltage, the positive bias is defined by 
the current flowing from top to bottom electrode, and the 
negative bias is opposite direction. 
 
III. ANALYSIS AND DISCUSSION 
 
The typical I-V characteristics of memory device based on 
the Pt/ZnO/Pt capacitor structure in the forming process and 
P/E cycling tests is shown in Fig. 1. It was found that the 
resistive switching characteristic did not observe in fresh 
samples and the initial resistive state (IRS) of fresh sample was 
very high (more than MΩ). While a positive bias was applied 
to the top electrode with a 3 mA current compliance and the 
bottom electrode was grounded during the I-V measurement, a 
sharp rise of leakage current appeared at about 4.2 V (forming 
voltage) which induced the resistive state to switch from IRS to 
LRS. After the forming process, applying a positive bias again 
would not change the resistive state. However, to sweep the 
voltage to negative bias reach a specific voltage less than -0.4 
V (Vreset), a sudden drop of leakage current was observed. The 
resistive state of memory device switched to HRS, and the 
off-state of non-volatile memory application was achieved. 
This process was called erase. While sweeping voltage back to 
positive bias again at a specific voltage of about 1 V (Vset) 
made the current level of memory device increase rapidly. The 
resistive state switched to LRS again, and on-state was 
achieved. This process was called program. The Pt/ZnO/Pt 
capacitor exhibited an obvious resistive switching 
characteristic between different polarity which applying 
positive bias induced resistive state to switch to LRS and the 
negative bias turn the state to HRS. To notice that the program 
process must sweep with compliance current to prevent 
memory device break down. Therefore, the resistive switching 
of ReRAM based on Pt/ZnO/Pt structure could be achieved 
repeatedly. The resistance ratio of HRS to LRS is kept about 
102, however, the resistance ratio began decrease after about 
100 times P/E cycles, as shown in Fig. 2. The data retention 
characteristic of ZnO MIM cells was measured to investigate 
the activation in HRS and LRS of a non-volatile memory, as 
shown in Fig. 3. There was no obvious change in 104 seconds 
at room temperature. The ZnO memory cells exhibit secure 
retention. At relatively high electric fields (>0.1 MV/cm), the 
experimental J-E data match the simulated curves well from 
375 to 425 K at HRS, as shown in Fig. 4. The mean hopping 
distance in the films was determined to be about 1.75 nm, and 
the trap energy level at HRS was established to be about 0.46 
eV, which may come from the defect state of interstitial zinc. 
The experimental J-E data match the simulated curves 
perfectly from 300 to 425 K at LRS, as shown in Fig. 5. 
Assume the electron effective mass in ZnO film was 
independent of temperature, the electron mobility were defined 
at each temperatures, as indicated in Fig. 5. The activation 
energy was determined to be about 0.4 eV, which indicated 
that the ZnO thin films would change into n-type 
semiconductors at LRS. Fig. 6 shows the temperature 
dependent Vset/Vreset values. The Vset values decrease with 
increasing temperature and the Vreset values were 
approximately constant.  
 [11] Kim, H. Moon, D. Gupta, S. Yoo and Y. K. Choi, ” 
Resistive Switching Characteristics of Sol–Gel Zinc 
Oxide Films for Flexible Memory Applications,” IEEE 
Trans. Elec. Dev., Vol. 56, No. 4, pp.696-699, 2009. 
 
 
 
Fig. 1 Degradation of bipolar resistive switching behavior in 
Pt/ZnO/Pt capacitors after program/erase cycling tests. 
 
 
Fig. 3 Data retention characteristics of HRS and LRS in Pt/ZnO/Pt  
memory cells. 
 
Fig. 4 Characteristics of J-E plot and simulation of hopping 
conduction for the Pt/ZnO/Pt MIM memory cells. 
 
 
Fig. 5 Characteristics of J-E plot and simulation of ohmic conduction 
for the Pt/ZnO/Pt MIM memory cells. 
 
 
Fig. 2 Resistance evolution of HRS and LRS of Pt/ZnO/Pt capacitors 
during P/E cycles. 
 
 
Fig. 6 Temperature dependent specific set/reset voltages of Pt/ZnO/Pt 
capacitors. 
 
 Reliability characteristics of cerium dioxide thin films 
 
Fu-Chien Chiu1, Shu-Hao Chang 1, and Chih-Yao Huang2 
1Department of Electronic Engineering, Ming-Chuan University, Gui-Shan, Taoyuan 333, Taiwan ROC 
2Department of Electronics Engineering, Ching Yuan University, Jung-Li, Taoyuan 320, Taiwan ROC 
 
TEL: 886-3-3507001 ext 3753   E-mail: fcchiu@mail.mcu.edu.tw 
 
 
Abstract- The reliability characteristics of CeO2 thin films were 
studied. During stressing, stress-induced leakage current and 
charge trapping are dominant at low field and high field, 
respectively. The trap capture cross-sections are extracted to be 
around 5.7×10-19 cm2 and 3.5×10-14 cm2 in the event of “stressing” 
and “breakdown”, respectively. 
 
I. INTRODUCTION 
 
Cerium dioxide (CeO2) appeared as the alternative to 
conventional SiO2 for next generation gate dielectric material 
in metal-oxide-semiconductor field effect transistors because 
of its various superior properties, such as the lattice constant 
matching with Si [1], low density of interface states (<1011 
cm-2 eV-1) [2], high dielectric strength (~25 MV cm-1) [3], 
relatively high dielectric constant (26-52), small equivalent 
oxide thickness (EOT= 3.8Å) [4], as well as the Gibbs free 
energy (+36.3 kcal mol-1) of CeO2 in contact with Si [5]. In 
addition, CeO2 nanocrystals embedded in 
silicon-oxide–nitride-oxide–silicon-type memories were 
studied to overcome the scaling limitation of the conventional 
flash memories [6]. Changing the thickness of CeO2 layer in 
Al/CeO2/Si structure, reproducible and controllable 
capacitance-voltage hysteresis may be obtained, which is 
possibly applicable to ferroelectric random access memory 
(FeRAM) [7]. The resistive switching behaviors of CeO2 thin 
films used in resistive random access memory (RRAM) were 
also studied for next-generation nonvolatile memory 
applications [8]. In this work, the reliability characteristics of 
CeO2 thin films were assessed by constant current stress (CCS) 
and constant voltage stress (CVS). 
 
II. EXPERIMENTAL RESULTS 
 
In this work, Al/CeO2/p-Si MOS capacitors were 
fabricated. The CeO2 thin films were deposited by rf 
magnetron sputtering. Post-deposition annealing was 
performed at 400 oC in N2 for 60 s to repair the process defects 
and reduce the number of traps. MOS capacitors with an area 
of 3.14×10−4 cm2 were defined by E-beam evaporation of Al 
using a shadow mask. The electrical characterizations of the 
CeO2 MOS capacitors were made by Agilent 4156 C 
semiconductor parameter analyzer. 
 
 
Fig. 1 Typical current density-time curves 
during constant voltage stresses. 
 built in CeO2 during the  
electrical stressing. Meanwhile, charge trapping shows the 
other type of relationship between |∆J| and t at higher stress 
field during stressing, which may correspond to the negative 
oxide traps built in CeO2. According to the simulation results, 
the electrical properties of defects built during stressing were 
extracted. The SILC parameters of trap generation rate (α) and 
power law parameter (n) are shown in Figs. 3 and 4.  
The trap generation rate increases with 
increasing stress field. The power law parameters 
are determined to be 0.20-0.25, which is 
independent of stress field. The charge trapping 
amount (N) increases with increasing stress field, as 
shown in Fig. 5. The trapping time constant (τ) 
decreases with increasing stress field, as shown in 
Fig. 6. 
 It implies that the trapping speed and trapping 
amount are increased by higher stress field. Because 
the trapping time constant is given by [10]:  
/ Gq Jτ σ=
  
where q is electronic charge, σ is the capture 
cross section of the traps, JG is the mean current 
density injected into the CeO2 during stressing. Fig. 
7 shows the linear relationship between τ and 1/JG. 
Therefore, the capture cross section of the traps 
generated during the electrical stress is extracted to 
be about 5.7×10-19 cm2. 
Fig. 8 shows the Weibull cumulative 
distribution of charge-to-breakdown (Qbd) measured 
by CCS at a given stress current density 0.6 A/cm2 
for various thicknesses and temperatures. It is 
obvious that the Weibull slope () increases  
 
Fig. 8 Weibull plots of Qbd for various 
temperatures and thicknesses. 
 
as the CeO2 thickness increases. The Weibull 
slopes for the intrinsic CeO2 with thicknesses of 
7.3, 11.0, and 13.1 nm are about 1.57, 3.28, and 4.41, 
respectively. However, the Weibull slope is found to 
be constant at all observed temperatures. It implies 
that the stress-induced trap distribution is 
independent of temperature. Fig. 9 shows that the 
Weibull slope decreases linearly with decreasing 
dielectric thickness for CeO2, HfO2 and SiO2 [11]. 
Fig. 10 shows the schematic pictures of defect 
generation and breakdown condition, which point 
out the major kind of defect (with size a1) and many 
other kinds of defects  
 
Fig. 9 Comparison of Weibull slopes for CeO2, HfO2 
and SiO2. 
 
(with a number of smaller sizes a2, a3, . . .) during 
the electrical 
stress. 
In the stressing event, all kinds of defects are 
randomly generated in the dielectric bulk and are 
0
100
200
300
400
0 0.5 1 1.5 2 2.5
1/JG (cm2/mA)
ττ ττ(s
)
3.7 MV/cm
4.2 MV/cm
3.95 MV/cm
σ= 5.71×10-19 cm2
 
Fig. 7 Trapping time (τ) is a function of inverse 
current density (1/J). The capture cross section is 
extracted from the slope of the fit line. 
 [3] J. C. Wang, Y. P. Hung, C. L. Lee and T. F. Lei, J. 
Electrochem. Soc., 151, p.F17, 2004.  
[4] Y. Nishikawa, N. Fukushima, N. Yasuda, K. Nakayama 
and S. Ikegawa, J. Appl. Phys., Part1 41, pp. 2480-2483, 
2002. 
[5] K. J. Hubbard and D. G. Schlom, J. Mater. Res., 11, p. 
2757, 1996. 
[6] S. M. Yang, C. H. Chien, J. J. Huang, T. F. Lei, M. J. Tsai 
and L. S. Lee, Appl. Phys. Lett., 91, p. 262104, 2007. 
[7] C. Y. Lin, D. Y. Lee, S. Y. Wang, C. C. Lin and T. Y. 
Tseng, Surf. Coat. Technol., 203, pp. 480-483, 2008. 
[8] L. Kim, J. Kim, D. Jung, and Y. Roh, Appl. Phys. Lett., 76, 
pp. 1881-1883, 2000. 
[9] T. Nigam, R. Degraeve, G. Groeseneken, M. M. Heyns, and 
H. E. Maes, Proceedings of the International Reliability 
Physics Symposium, pp. 381-387, 1999. 
[10] E. H. Nicollian and J. R. Brews, MOS Physics and 
Technology. New York: Wiley, (1982).  
[11] F. C. Chiu, IEEE Trans. Electron Devices, 57, pp. 
2719-2725, 2010. 
[12] R. Degraeve, G. Groeseneken, R. Bellens, M. Depas, and 
H. E. Maes, IEDM Tech. Dig., pp. 863-866, 1995. 
[13] J. Sune, IEEE Electron Device Lett., 22, pp. 296-298, 
2001. 
 
 
 
 
 
 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：黃至堯 計畫編號：99-2221-E-231-032- 
計畫名稱：深次微米/奈米 N型金氧半及埋藏矽控整流器靜電防護元件電路之研究(I) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 0%  
研究報告/技術報告 1 1 100%  
研討會論文 1 2 200% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 1 1 100%  專利 已獲得件數 0 0 0% 件  
件數 0 0 0% 件  
技術移轉 
權利金 0 0 0% 千元  
碩士生 5 5 100%  
博士生 0 0 0%  
博士後研究員 0 0 0%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 0% 
人次 
 
期刊論文 1 1 100%  
研究報告/技術報告 0 0 0%  
研討會論文 2 4 200% 
篇 
 
論文著作 
專書 0 0 0% 章/本  
申請中件數 0 0 0%  專利 已獲得件數 0 0 0% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 0%  
博士生 0 0 0%  
博士後研究員 0 0 0%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 0% 
人次 
 
