#! /nix/store/7fqzb1wwh15gzc6y1ga2bcld7kma9czs-iverilog-11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/7fqzb1wwh15gzc6y1ga2bcld7kma9czs-iverilog-11.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/7fqzb1wwh15gzc6y1ga2bcld7kma9czs-iverilog-11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/7fqzb1wwh15gzc6y1ga2bcld7kma9czs-iverilog-11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/7fqzb1wwh15gzc6y1ga2bcld7kma9czs-iverilog-11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/7fqzb1wwh15gzc6y1ga2bcld7kma9czs-iverilog-11.0/lib/ivl/va_math.vpi";
:vpi_module "/nix/store/7fqzb1wwh15gzc6y1ga2bcld7kma9czs-iverilog-11.0/lib/ivl/v2009.vpi";
S_0x1a45aa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x1999fd0 .enum2 (5)
   "OP" 12,
   "OP_IMM" 4,
   "SYSTEM" 28,
   "LOAD" 0,
   "STORE" 8,
   "JAL" 27,
   "BRANCH" 24
 ;
enum0x19aafd0 .enum2 (3)
   "ADD" 0,
   "SLL" 1,
   "SLT" 2,
   "SLTU" 3,
   "XOR" 4,
   "SR" 5,
   "OR" 6,
   "AND" 7
 ;
enum0x19ac1d0 .enum2 (2)
   "OK" 0,
   "BREAK" 1,
   "FAIL" 2
 ;
enum0x19ac960 .enum2 (1)
   "FALSE" 0,
   "TRUE" 1
 ;
v0x1a68120_0 .var/2u "Opcode", 4 0;
S_0x1a3c290 .scope function.vec2.s32, "alu" "alu" 3 15, 3 15 0, S_0x1a45aa0;
 .timescale 0 0;
v0x19dd2c0_0 .var/2u "a", 31 0;
; Variable alu is bool return value of scope S_0x1a3c290
v0x19b3620_0 .var/2u "b", 31 0;
v0x19b1bb0_0 .var/2u "mod", 0 0;
v0x1a50710_0 .var/2u "op", 2 0;
TD_$unit.alu ;
    %load/vec4 v0x1a50710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x19dd2c0_0;
    %load/vec4 v0x19b3620_0;
    %add;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x19dd2c0_0;
    %ix/getv 4, v0x19b3620_0;
    %shiftl 4;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x19dd2c0_0;
    %load/vec4 v0x19b3620_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x19dd2c0_0;
    %load/vec4 v0x19b3620_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x19dd2c0_0;
    %load/vec4 v0x19b3620_0;
    %xor;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x19b1bb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.9, 8;
    %load/vec4 v0x19dd2c0_0;
    %ix/getv 4, v0x19b3620_0;
    %shiftr 4;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %load/vec4 v0x19dd2c0_0;
    %ix/getv 4, v0x19b3620_0;
    %shiftr 4;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x19dd2c0_0;
    %load/vec4 v0x19b3620_0;
    %or;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x19dd2c0_0;
    %load/vec4 v0x19b3620_0;
    %and;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to alu (store_vec4_to_lval)
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %end;
S_0x1a3f7e0 .scope function.vec2.s32, "byteswap" "byteswap" 4 9, 4 9 0, S_0x1a45aa0;
 .timescale 0 0;
; Variable byteswap is bool return value of scope S_0x1a3f7e0
v0x1a67c00_0 .var/2u "x", 31 0;
TD_$unit.byteswap ;
    %load/vec4 v0x1a67c00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1a67c00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a67c00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a67c00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to byteswap (store_vec4_to_lval)
    %end;
S_0x1a3fb30 .scope function.vec2.s61, "decode" "decode" 4 37, 4 37 0, S_0x1a45aa0;
 .timescale 0 0;
; Variable decode is bool return value of scope S_0x1a3fb30
v0x1a67e10_0 .var/2u "i", 190 0;
TD_$unit.decode ;
    %pushi/vec4 0, 0, 61;
    %ret/vec4 0, 0, 61;  Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 186, 32;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %vpi_call/w 4 175 "$display", "DEC: Unknown instruction" {0 0 0};
    %jmp T_2.19;
T_2.11 ;
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 171, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 166, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 161, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 3, 176, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 3, 176, 32;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1a67e10_0;
    %parti/u 7, 179, 32;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %cast2;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %vpi_call/w 4 56 "$display", "DEC: ALURegOp %h (%h <= %h %h)", &PV<v0x1a67e10_0, 176, 3>, &PV<v0x1a67e10_0, 161, 5>, &PV<v0x1a67e10_0, 171, 5>, &PV<v0x1a67e10_0, 166, 5> {0 0 0};
    %jmp T_2.19;
T_2.12 ;
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 171, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 161, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 3, 176, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 3, 176, 32;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1a67e10_0;
    %parti/u 7, 179, 32;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %cast2;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 32, 128, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %vpi_call/w 4 74 "$display", "DEC: ALUImmOp %h (%h <= %h %h)", &PV<v0x1a67e10_0, 176, 3>, &PV<v0x1a67e10_0, 161, 5>, &PV<v0x1a67e10_0, 171, 5>, &PV<v0x1a67e10_0, 128, 32> {0 0 0};
    %jmp T_2.19;
T_2.13 ;
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 171, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 161, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 32, 128, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %vpi_call/w 4 92 "$display", "DEC: Load %h => %h+%h", &PV<v0x1a67e10_0, 161, 5>, &PV<v0x1a67e10_0, 171, 5>, &PV<v0x1a67e10_0, 128, 32> {0 0 0};
    %jmp T_2.19;
T_2.14 ;
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 171, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 166, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 161, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 32, 96, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %vpi_call/w 4 110 "$display", "DEC: Store %h => %h+%h", &PV<v0x1a67e10_0, 166, 5>, &PV<v0x1a67e10_0, 171, 5>, &PV<v0x1a67e10_0, 128, 32> {0 0 0};
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 161, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 32, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %cast2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 4 128 "$display", "DEC: Jump %h, %d", &PV<v0x1a67e10_0, 0, 32>, S<0,vec4,s32> {1 0 0};
    %jmp T_2.19;
T_2.16 ;
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 171, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 166, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1a67e10_0;
    %parti/u 2, 177, 32;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 1, 178, 32;
    %inv;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 1, 176, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 32, 32, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %cast2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 32, 32, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %vpi_call/w 4 146 "$display", "DEC: Branch by %h", S<0,vec4,s32> {1 0 0};
    %jmp T_2.19;
T_2.17 ;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to decode (store_vec4_to_lval)
    %load/vec4 v0x1a67e10_0;
    %parti/u 7, 179, 32;
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 166, 32;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 171, 32;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a67e10_0;
    %parti/u 3, 176, 32;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a67e10_0;
    %parti/u 5, 161, 32;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 8192, 0, 25;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %jmp T_2.22;
T_2.20 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 2; Assign to decode (store_vec4_to_lval)
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %vpi_call/w 4 163 "$display", "DEC: System instruction invoked" {0 0 0};
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %end;
S_0x1a48ff0 .scope function.vec2.s191, "parse" "parse" 4 16, 4 16 0, S_0x1a45aa0;
 .timescale 0 0;
v0x1a67f40_0 .var/2u "intruction", 31 0;
; Variable parse is bool return value of scope S_0x1a48ff0
TD_$unit.parse ;
    %load/vec4 v0x1a67f40_0;
    %parti/s 5, 2, 3;
    %ix/load 4, 186, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to parse (store_vec4_to_lval)
    %load/vec4 v0x1a67f40_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 161, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to parse (store_vec4_to_lval)
    %load/vec4 v0x1a67f40_0;
    %parti/s 3, 12, 5;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 3; Assign to parse (store_vec4_to_lval)
    %load/vec4 v0x1a67f40_0;
    %parti/s 5, 15, 5;
    %ix/load 4, 171, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to parse (store_vec4_to_lval)
    %load/vec4 v0x1a67f40_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 166, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to parse (store_vec4_to_lval)
    %load/vec4 v0x1a67f40_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 179, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 7; Assign to parse (store_vec4_to_lval)
    %load/vec4 v0x1a67f40_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to parse (store_vec4_to_lval)
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 1, 160, 32;
    %replicate 20;
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 7, 179, 32;
    %concat/vec4; draw_concat_vec4
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 5, 166, 32;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to parse (store_vec4_to_lval)
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 1, 160, 32;
    %replicate 20;
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 7, 179, 32;
    %concat/vec4; draw_concat_vec4
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 5, 161, 32;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to parse (store_vec4_to_lval)
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 1, 160, 32;
    %replicate 12;
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 7, 179, 32;
    %concat/vec4; draw_concat_vec4
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 5, 166, 32;
    %concat/vec4; draw_concat_vec4
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 5, 171, 32;
    %concat/vec4; draw_concat_vec4
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 3, 176, 32;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to parse (store_vec4_to_lval)
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 1, 160, 32;
    %replicate 20;
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 1, 160, 32;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a67f40_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a67f40_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a67f40_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to parse (store_vec4_to_lval)
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 1, 160, 32;
    %replicate 13;
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 5, 171, 32;
    %concat/vec4; draw_concat_vec4
    %retload/vec4 0; Load parse (draw_signal_vec4)
    %parti/u 3, 176, 32;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a67f40_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a67f40_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 32; Assign to parse (store_vec4_to_lval)
    %end;
S_0x1a40db0 .scope module, "test" "test" 5 78;
 .timescale 0 0;
v0x1a719e0_0 .net/2u "alu_op_23", 2 0, v0x1a6c5c0_0;  1 drivers
v0x1a71ac0_0 .net/2u "alu_op_mod_23", 0 0, L_0x1a74fc0;  1 drivers
v0x1a71b80_0 .net/2u "alu_res_34", 31 0, L_0x1a75cc0;  1 drivers
v0x1a71c70_0 .net/2u "branch_enable_23", 0 0, L_0x1a753b0;  1 drivers
v0x1a71d30_0 .var "clk", 0 0;
v0x1a71e40_0 .net/2u "debug", 1 0, v0x1a6c890_0;  1 drivers
v0x1a71f00_0 .net/2u "imm_23", 31 0, L_0x1a74ca0;  1 drivers
v0x1a71fd0_0 .net/2u "intruction_12", 31 0, L_0x1a73a80;  1 drivers
v0x1a720c0_0 .net/2u "jump_address_23", 31 0, L_0x1a75610;  1 drivers
v0x1a72210_0 .net/2u "jump_address_31", 31 0, L_0x1a760a0;  1 drivers
v0x1a722b0_0 .net/2u "jump_enable_23", 0 0, L_0x1a752c0;  1 drivers
v0x1a72370_0 .net/2u "jump_enable_31", 0 0, L_0x1a75f10;  1 drivers
v0x1a72460_0 .net/2u "mem_load_enable_23", 0 0, L_0x1a750c0;  1 drivers
v0x1a72520_0 .net/2u "mem_load_enable_34", 0 0, L_0x1a76310;  1 drivers
v0x1a725f0_0 .net/2u "mem_store_enable_23", 0 0, L_0x1a75160;  1 drivers
v0x1a726c0_0 .net/2u "mem_store_enable_34", 0 0, L_0x1a76170;  1 drivers
v0x1a727b0_0 .net/2u "next_address_12", 31 0, L_0x1a73b20;  1 drivers
v0x1a72980_0 .net/2u "rd_idx_23", 4 0, L_0x1a74ed0;  1 drivers
v0x1a72a50_0 .net/2u "rd_idx_34", 4 0, L_0x1a75c20;  1 drivers
v0x1a72b20_0 .net/2u "reg_write_enable_23", 0 0, L_0x1a75520;  1 drivers
v0x1a72bf0_0 .net/2u "reg_write_enable_34", 0 0, L_0x1a76400;  1 drivers
v0x1a72cc0_0 .net/2u "rs1_val_23", 31 0, L_0x1a74ad0;  1 drivers
v0x1a72db0_0 .net/2u "rs2_val_23", 31 0, L_0x1a74b70;  1 drivers
v0x1a72e70_0 .net/2u "rs2_val_34", 31 0, L_0x1a75d90;  1 drivers
v0x1a72f60_0 .net/2u "should_stall_s1", 0 0, L_0x1a75790;  1 drivers
v0x1a73070_0 .net/2u "use_imm_23", 0 0, L_0x1a74d90;  1 drivers
v0x1a73130_0 .net/2u "write_data_42", 31 0, L_0x1a76e00;  1 drivers
v0x1a73220_0 .net/2u "write_enable_42", 0 0, L_0x1a76bd0;  1 drivers
v0x1a73330_0 .net/2u "write_idx_42", 4 0, L_0x1a76d60;  1 drivers
E_0x19ba7f0 .event edge, v0x1a6c890_0;
L_0x1a73990 .cast/2 1, v0x1a71d30_0;
L_0x1a73a80 .cast/2 32, v0x1a69510_0;
L_0x1a73b20 .cast/2 32, v0x1a69800_0;
L_0x1a749b0 .cast/2 1, v0x1a71d30_0;
L_0x1a74ad0 .cast/2 32, v0x1a6d1b0_0;
L_0x1a74b70 .cast/2 32, v0x1a6d380_0;
L_0x1a74ca0 .cast/2 32, v0x1a6ca30_0;
L_0x1a74d90 .cast/2 1, v0x1a6d6d0_0;
L_0x1a74ed0 .cast/2 5, v0x1a6cff0_0;
L_0x1a74fc0 .cast/2 1, v0x1a6c4e0_0;
L_0x1a750c0 .cast/2 1, v0x1a6cd50_0;
L_0x1a75160 .cast/2 1, v0x1a6ce30_0;
L_0x1a752c0 .cast/2 1, v0x1a6cc70_0;
L_0x1a753b0 .cast/2 1, v0x1a6c6a0_0;
L_0x1a75520 .cast/2 1, v0x1a6d0d0_0;
L_0x1a75610 .cast/2 32, v0x1a6cbb0_0;
L_0x1a75790 .cast/2 1, v0x1a6d5f0_0;
L_0x1a75b80 .cast/2 1, v0x1a71d30_0;
L_0x1a75cc0 .cast/2 32, v0x1a6ec20_0;
L_0x1a75d90 .cast/2 32, v0x1a6fbf0_0;
L_0x1a75c20 .cast/2 5, v0x1a6f7d0_0;
L_0x1a75f10 .cast/2 1, v0x1a6f290_0;
L_0x1a760a0 .cast/2 32, v0x1a6f0d0_0;
L_0x1a76170 .cast/2 1, v0x1a6f610_0;
L_0x1a76310 .cast/2 1, v0x1a6f450_0;
L_0x1a76400 .cast/2 1, v0x1a6f990_0;
L_0x1a76a50 .cast/2 1, v0x1a71d30_0;
L_0x1a76bd0 .cast/2 1, v0x1a716e0_0;
L_0x1a76d60 .cast/2 5, v0x1a717c0_0;
L_0x1a76e00 .cast/2 32, v0x1a71590_0;
S_0x1a389e0 .scope module, "s1" "Stage1Fetch" 5 90, 6 1 0, S_0x1a40db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /INPUT 1 "jump_enable";
    .port_info 3 /INPUT 32 "jump_address";
    .port_info 4 /OUTPUT 32 "instruction_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x1a69430_0 .net/2u "clk", 0 0, L_0x1a73990;  1 drivers
v0x1a69510_0 .var "instruction_out", 31 0;
v0x1a695d0_0 .net/2u "intruction_wire", 31 0, L_0x1a73820;  1 drivers
v0x1a69670_0 .net/2u "jump_address", 31 0, L_0x1a760a0;  alias, 1 drivers
v0x1a69710_0 .net/2u "jump_enable", 0 0, L_0x1a75f10;  alias, 1 drivers
v0x1a69800_0 .var "pc_out", 31 0;
v0x1a698c0_0 .net/2u "pc_wire", 31 0, L_0x1a73440;  1 drivers
v0x1a699b0_0 .net/2u "stall", 0 0, L_0x1a75790;  alias, 1 drivers
E_0x1999470 .event posedge, v0x1a68ee0_0;
L_0x1a73440 .cast/2 32, v0x1a69180_0;
S_0x1a508f0 .scope module, "imem" "InstructionMemory" 6 20, 7 1 0, S_0x1a389e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction_out";
v0x1a68440_0 .net *"_ivl_0", 31 0, L_0x1a73530;  1 drivers
v0x1a68540_0 .net/2u *"_ivl_3", 7 0, L_0x1a735f0;  1 drivers
v0x1a68620_0 .net/2u *"_ivl_4", 8 0, L_0x1a73690;  1 drivers
L_0x7f70bf14a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a686e0_0 .net/2u *"_ivl_7", 0 0, L_0x7f70bf14a018;  1 drivers
v0x1a687c0_0 .net/2u "address", 31 0, L_0x1a73440;  alias, 1 drivers
v0x1a688f0_0 .var/i "fd", 31 0;
v0x1a689d0_0 .var/i "i", 31 0;
v0x1a68ab0_0 .net/2u "instruction_out", 31 0, L_0x1a73820;  alias, 1 drivers
v0x1a68b90 .array "mem", 0 128, 31 0;
L_0x1a73530 .array/port v0x1a68b90, L_0x1a73690;
L_0x1a735f0 .part L_0x1a73440, 2, 8;
L_0x1a73690 .concat [ 8 1 0 0], L_0x1a735f0, L_0x7f70bf14a018;
L_0x1a73820 .cast/2 32, L_0x1a73530;
S_0x1a68cb0 .scope module, "pc" "ProgramCounter" 6 12, 8 1 0, S_0x1a389e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /INPUT 1 "jump_enable";
    .port_info 3 /INPUT 32 "jump_address";
    .port_info 4 /OUTPUT 32 "pc_out";
v0x1a68ee0_0 .net/2u "clk", 0 0, L_0x1a73990;  alias, 1 drivers
v0x1a68fe0_0 .net/2u "jump_address", 31 0, L_0x1a760a0;  alias, 1 drivers
v0x1a690c0_0 .net/2u "jump_enable", 0 0, L_0x1a75f10;  alias, 1 drivers
v0x1a69180_0 .var "pc_out", 31 0;
v0x1a69260_0 .net/2u "stall", 0 0, L_0x1a75790;  alias, 1 drivers
E_0x1a52d30 .event negedge, v0x1a68ee0_0;
S_0x1a69b20 .scope module, "s2" "Stage2Decode" 5 114, 9 1 0, S_0x1a40db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 5 "write_idx";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 3 "alu_op_out";
    .port_info 7 /OUTPUT 32 "rs1_val_out";
    .port_info 8 /OUTPUT 32 "rs2_val_out";
    .port_info 9 /OUTPUT 32 "imm_out";
    .port_info 10 /OUTPUT 1 "use_imm_out";
    .port_info 11 /OUTPUT 5 "rd_idx_out";
    .port_info 12 /OUTPUT 1 "alu_op_mod_out";
    .port_info 13 /OUTPUT 1 "mem_load_enable_out";
    .port_info 14 /OUTPUT 1 "mem_store_enable_out";
    .port_info 15 /OUTPUT 1 "jump_enable_out";
    .port_info 16 /OUTPUT 1 "branch_enable_out";
    .port_info 17 /OUTPUT 1 "reg_write_enable_out";
    .port_info 18 /OUTPUT 32 "jump_address_out";
    .port_info 19 /OUTPUT 1 "should_stall_s1_out";
    .port_info 20 /OUTPUT 2 "debug_out";
L_0x1a505f0 .functor OR 1, L_0x1a74450, L_0x1a744f0, C4<0>, C4<0>;
v0x1a6c240_0 .net/2u *"_ivl_11", 0 0, L_0x1a744f0;  1 drivers
v0x1a6c340_0 .net *"_ivl_12", 0 0, L_0x1a505f0;  1 drivers
v0x1a6c420_0 .net/2u *"_ivl_9", 0 0, L_0x1a74450;  1 drivers
v0x1a6c4e0_0 .var "alu_op_mod_out", 0 0;
v0x1a6c5c0_0 .var/2u "alu_op_out", 2 0;
v0x1a6c6a0_0 .var "branch_enable_out", 0 0;
v0x1a6c780_0 .net/2u "clk", 0 0, L_0x1a749b0;  1 drivers
v0x1a6c890_0 .var/2u "debug_out", 1 0;
v0x1a6c970_0 .net/2u "decoded", 60 0, L_0x1a73d50;  1 drivers
v0x1a6ca30_0 .var "imm_out", 31 0;
v0x1a6caf0_0 .net/2u "instruction", 31 0, L_0x1a73a80;  alias, 1 drivers
v0x1a6cbb0_0 .var "jump_address_out", 31 0;
v0x1a6cc70_0 .var "jump_enable_out", 0 0;
v0x1a6cd50_0 .var "mem_load_enable_out", 0 0;
v0x1a6ce30_0 .var "mem_store_enable_out", 0 0;
v0x1a6cf10_0 .net/2u "pc", 31 0, L_0x1a73b20;  alias, 1 drivers
v0x1a6cff0_0 .var "rd_idx_out", 4 0;
v0x1a6d0d0_0 .var "reg_write_enable_out", 0 0;
v0x1a6d1b0_0 .var "rs1_val_out", 31 0;
v0x1a6d290_0 .net/2u "rs1_val_wire", 31 0, L_0x1a73e90;  1 drivers
v0x1a6d380_0 .var "rs2_val_out", 31 0;
v0x1a6d440_0 .net/2u "rs2_val_wire", 31 0, L_0x1a73f80;  1 drivers
v0x1a6d530_0 .var/2u "should_stall", 0 0;
v0x1a6d5f0_0 .var "should_stall_s1_out", 0 0;
v0x1a6d6d0_0 .var "use_imm_out", 0 0;
v0x1a6d7b0_0 .net/2u "write_data", 31 0, L_0x1a76e00;  alias, 1 drivers
v0x1a6d8a0_0 .net/2u "write_enable", 0 0, L_0x1a76bd0;  alias, 1 drivers
v0x1a6d970_0 .net/2u "write_idx", 4 0, L_0x1a76d60;  alias, 1 drivers
L_0x1a74070 .part L_0x1a73d50, 53, 5;
L_0x1a74160 .part L_0x1a73d50, 48, 5;
L_0x1a742e0 .part L_0x1a73d50, 53, 5;
L_0x1a74380 .part L_0x1a73d50, 48, 5;
L_0x1a74450 .part L_0x1a73d50, 3, 1;
L_0x1a744f0 .part L_0x1a73d50, 2, 1;
L_0x1a74730 .cast/2 1, L_0x1a505f0;
L_0x1a74820 .part L_0x1a73d50, 43, 5;
L_0x1a74910 .cast/2 1, v0x1a6d5f0_0;
S_0x1a69f20 .scope module, "decode" "Decode" 9 27, 4 1 0, S_0x1a69b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 61 "decoded_out";
v0x1a6a120_0 .net/2u *"_ivl_1", 31 0, L_0x1a73c10;  1 drivers
v0x1a6a220_0 .net/2u *"_ivl_3", 190 0, L_0x1a73cb0;  1 drivers
v0x1a6a300_0 .net/2u "decoded_out", 60 0, L_0x1a73d50;  alias, 1 drivers
v0x1a6a3f0_0 .net/2u "instruction", 31 0, L_0x1a73a80;  alias, 1 drivers
L_0x1a73c10 .ufunc/vec4 TD_$unit.byteswap, 32, L_0x1a73a80 (v0x1a67c00_0) S_0x1a3f7e0;
L_0x1a73cb0 .ufunc/vec4 TD_$unit.parse, 191, L_0x1a73c10 (v0x1a67f40_0) S_0x1a48ff0;
L_0x1a73d50 .ufunc/vec4 TD_$unit.decode, 61, L_0x1a73cb0 (v0x1a67e10_0) S_0x1a3fb30;
S_0x1a6a530 .scope module, "gpr" "GPRegisterFile" 9 32, 10 1 0, S_0x1a69b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_idx_1";
    .port_info 2 /INPUT 5 "read_idx_2";
    .port_info 3 /INPUT 5 "write_idx";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /OUTPUT 32 "read_data_1_out";
    .port_info 7 /OUTPUT 32 "read_data_2_out";
v0x1a6aba0_0 .net/2u "clk", 0 0, L_0x1a749b0;  alias, 1 drivers
v0x1a6aca0 .array "gp", 0 31, 31 0;
v0x1a6ad60_0 .net/2u "read_data_1_out", 31 0, L_0x1a73e90;  alias, 1 drivers
v0x1a6ae50_0 .net/2u "read_data_2_out", 31 0, L_0x1a73f80;  alias, 1 drivers
v0x1a6af30_0 .net/2u "read_idx_1", 4 0, L_0x1a74070;  1 drivers
v0x1a6b060_0 .net/2u "read_idx_2", 4 0, L_0x1a74160;  1 drivers
v0x1a6b140_0 .net/2u "write_data", 31 0, L_0x1a76e00;  alias, 1 drivers
v0x1a6b220_0 .net/2u "write_enable", 0 0, L_0x1a76bd0;  alias, 1 drivers
v0x1a6b300_0 .net/2u "write_idx", 4 0, L_0x1a76d60;  alias, 1 drivers
E_0x1a6a760 .event posedge, v0x1a6aba0_0;
L_0x1a73e90 .ufunc/vec4 TD_test.s2.gpr.read_gp_with_fwd, 32, L_0x1a74070 (v0x1a6aac0_0) S_0x1a6a7c0;
L_0x1a73f80 .ufunc/vec4 TD_test.s2.gpr.read_gp_with_fwd, 32, L_0x1a74160 (v0x1a6aac0_0) S_0x1a6a7c0;
S_0x1a6a7c0 .scope function.vec2.s32, "read_gp_with_fwd" "read_gp_with_fwd" 10 23, 10 23 0, S_0x1a6a530;
 .timescale 0 0;
; Variable read_gp_with_fwd is bool return value of scope S_0x1a6a7c0
v0x1a6aac0_0 .var/2u "read_idx", 4 0;
TD_test.s2.gpr.read_gp_with_fwd ;
    %load/vec4 v0x1a6aac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to read_gp_with_fwd (store_vec4_to_lval)
    %jmp T_4.24;
T_4.23 ;
    %load/vec4 v0x1a6b220_0;
    %load/vec4 v0x1a6aac0_0;
    %load/vec4 v0x1a6b300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %load/vec4 v0x1a6b140_0;
    %ret/vec4 0, 0, 32;  Assign to read_gp_with_fwd (store_vec4_to_lval)
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0x1a6aac0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1a6aca0, 4;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to read_gp_with_fwd (store_vec4_to_lval)
T_4.26 ;
T_4.24 ;
    %end;
S_0x1a6b4e0 .scope module, "hz" "HazardUnit" 9 45, 11 6 0, S_0x1a69b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 1 "is_stall";
    .port_info 6 /OUTPUT 1 "stall_out";
v0x1a6b710_0 .net/2u "branch", 0 0, L_0x1a74730;  1 drivers
v0x1a6b810_0 .net/2u "clk", 0 0, L_0x1a749b0;  alias, 1 drivers
v0x1a6b900_0 .var "counter", 1 0;
v0x1a6b9d0_0 .var "current_rd", 4 0;
v0x1a6bab0_0 .net/2u "is_stall", 0 0, L_0x1a74910;  1 drivers
v0x1a6bbe0_0 .var "last_rd", 4 0;
v0x1a6bcc0_0 .var "prelast_rd", 4 0;
v0x1a6bda0_0 .net/2u "rd", 4 0, L_0x1a74820;  1 drivers
v0x1a6be80_0 .net/2u "rs1", 4 0, L_0x1a742e0;  1 drivers
v0x1a6bf60_0 .net/2u "rs2", 4 0, L_0x1a74380;  1 drivers
v0x1a6c040_0 .var "stall_out", 0 0;
E_0x1a6b6b0 .event negedge, v0x1a6aba0_0;
S_0x1a6dd70 .scope module, "s3" "Stage3Exec" 5 147, 12 1 0, S_0x1a40db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "alu_op";
    .port_info 2 /INPUT 1 "alu_op_modified";
    .port_info 3 /INPUT 32 "rs1_val";
    .port_info 4 /INPUT 32 "rs2_val";
    .port_info 5 /INPUT 32 "imm";
    .port_info 6 /INPUT 1 "use_imm";
    .port_info 7 /INPUT 5 "rd_idx";
    .port_info 8 /INPUT 1 "mem_store_enable";
    .port_info 9 /INPUT 1 "mem_load_enable";
    .port_info 10 /INPUT 1 "reg_write_enable";
    .port_info 11 /INPUT 1 "jump_enable";
    .port_info 12 /INPUT 1 "branch_enable";
    .port_info 13 /INPUT 32 "jump_address";
    .port_info 14 /OUTPUT 32 "alu_res_out";
    .port_info 15 /OUTPUT 32 "rs2_val_out";
    .port_info 16 /OUTPUT 5 "rd_idx_out";
    .port_info 17 /OUTPUT 1 "jump_enable_out";
    .port_info 18 /OUTPUT 32 "jump_address_out";
    .port_info 19 /OUTPUT 1 "mem_store_enable_out";
    .port_info 20 /OUTPUT 1 "mem_load_enable_out";
    .port_info 21 /OUTPUT 1 "reg_write_enable_out";
v0x1a6e990_0 .net/2u "alu_op", 2 0, v0x1a6c5c0_0;  alias, 1 drivers
v0x1a6eac0_0 .net/2u "alu_op_modified", 0 0, L_0x1a74fc0;  alias, 1 drivers
v0x1a6eb80_0 .net/2u "alu_res", 31 0, L_0x1a75ae0;  1 drivers
v0x1a6ec20_0 .var "alu_res_out", 31 0;
v0x1a6ed00_0 .net/2u "branch_enable", 0 0, L_0x1a753b0;  alias, 1 drivers
v0x1a6ee30_0 .net/2u "clk", 0 0, L_0x1a75b80;  1 drivers
v0x1a6ef10_0 .net/2u "imm", 31 0, L_0x1a74ca0;  alias, 1 drivers
v0x1a6eff0_0 .net/2u "jump_address", 31 0, L_0x1a75610;  alias, 1 drivers
v0x1a6f0d0_0 .var "jump_address_out", 31 0;
v0x1a6f1b0_0 .net/2u "jump_enable", 0 0, L_0x1a752c0;  alias, 1 drivers
v0x1a6f290_0 .var "jump_enable_out", 0 0;
v0x1a6f370_0 .net/2u "mem_load_enable", 0 0, L_0x1a750c0;  alias, 1 drivers
v0x1a6f450_0 .var "mem_load_enable_out", 0 0;
v0x1a6f530_0 .net/2u "mem_store_enable", 0 0, L_0x1a75160;  alias, 1 drivers
v0x1a6f610_0 .var "mem_store_enable_out", 0 0;
v0x1a6f6f0_0 .net/2u "rd_idx", 4 0, L_0x1a74ed0;  alias, 1 drivers
v0x1a6f7d0_0 .var "rd_idx_out", 4 0;
v0x1a6f8b0_0 .net/2u "reg_write_enable", 0 0, L_0x1a75520;  alias, 1 drivers
v0x1a6f990_0 .var "reg_write_enable_out", 0 0;
v0x1a6fa70_0 .net/2u "rs1_val", 31 0, L_0x1a74ad0;  alias, 1 drivers
v0x1a6fb30_0 .net/2u "rs2_val", 31 0, L_0x1a74b70;  alias, 1 drivers
v0x1a6fbf0_0 .var "rs2_val_out", 31 0;
v0x1a6fcd0_0 .net/2u "use_imm", 0 0, L_0x1a74d90;  alias, 1 drivers
E_0x1a6b670 .event posedge, v0x1a6ee30_0;
L_0x1a75a40 .functor MUXZ 32, L_0x1a74b70, L_0x1a74ca0, L_0x1a74d90, C4<>;
L_0x1a75ae0 .cast/2 32, L_0x1a75880;
S_0x1a6e170 .scope module, "alu" "ALU" 12 28, 3 1 0, S_0x1a6dd70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 1 "mod";
    .port_info 4 /OUTPUT 32 "res_out";
v0x1a6e420_0 .net/2u "a", 31 0, L_0x1a74ad0;  alias, 1 drivers
v0x1a6e520_0 .net/2u "b", 31 0, L_0x1a75a40;  1 drivers
v0x1a6e600_0 .net/2u "mod", 0 0, L_0x1a74fc0;  alias, 1 drivers
v0x1a6e6f0_0 .net/2u "op", 2 0, v0x1a6c5c0_0;  alias, 1 drivers
v0x1a6e7e0_0 .net "res_out", 31 0, L_0x1a75880;  1 drivers
L_0x1a75880 .ufunc/vec4 TD_$unit.alu, 32, L_0x1a74ad0, L_0x1a75a40, v0x1a6c5c0_0, L_0x1a74fc0 (v0x19dd2c0_0, v0x19b3620_0, v0x1a50710_0, v0x19b1bb0_0) S_0x1a3c290;
S_0x1a70070 .scope module, "s4" "Stage4Mem" 5 174, 13 1 0, S_0x1a40db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "alu_res";
    .port_info 2 /INPUT 32 "rs2_val";
    .port_info 3 /INPUT 5 "rd_idx";
    .port_info 4 /INPUT 1 "mem_load_enable";
    .port_info 5 /INPUT 1 "mem_store_enable";
    .port_info 6 /INPUT 1 "reg_write_enable";
    .port_info 7 /OUTPUT 1 "write_enable_out";
    .port_info 8 /OUTPUT 5 "write_idx_out";
    .port_info 9 /OUTPUT 32 "write_data_out";
v0x1a70ef0_0 .net/2u "alu_res", 31 0, L_0x1a75cc0;  alias, 1 drivers
v0x1a70fd0_0 .net/2u "clk", 0 0, L_0x1a76a50;  1 drivers
v0x1a710a0_0 .net/2u "mem_load_enable", 0 0, L_0x1a76310;  alias, 1 drivers
v0x1a71170_0 .net/2u "mem_read_data", 31 0, L_0x1a768e0;  1 drivers
v0x1a71260_0 .net/2u "mem_store_enable", 0 0, L_0x1a76170;  alias, 1 drivers
v0x1a71300_0 .net/2u "rd_idx", 4 0, L_0x1a75c20;  alias, 1 drivers
v0x1a713c0_0 .net/2u "reg_write_enable", 0 0, L_0x1a76400;  alias, 1 drivers
v0x1a714a0_0 .net/2u "rs2_val", 31 0, L_0x1a75d90;  alias, 1 drivers
v0x1a71590_0 .var "write_data_out", 31 0;
v0x1a716e0_0 .var "write_enable_out", 0 0;
v0x1a717c0_0 .var "write_idx_out", 4 0;
S_0x1a70200 .scope module, "dmem" "DataMemory" 13 16, 14 1 0, S_0x1a70070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "idx";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /OUTPUT 32 "read_data_out";
v0x1a70530_0 .net *"_ivl_0", 31 0, L_0x1a765d0;  1 drivers
v0x1a70630_0 .net/2u *"_ivl_3", 7 0, L_0x1a766d0;  1 drivers
v0x1a70710_0 .net/2u *"_ivl_4", 8 0, L_0x1a767a0;  1 drivers
L_0x7f70bf14a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a70800_0 .net/2u *"_ivl_7", 0 0, L_0x7f70bf14a060;  1 drivers
v0x1a708e0_0 .net/2u "clk", 0 0, L_0x1a76a50;  alias, 1 drivers
v0x1a70a10_0 .net/2u "idx", 31 0, L_0x1a75cc0;  alias, 1 drivers
v0x1a70af0 .array "mem", 0 128, 31 0;
v0x1a70bb0_0 .net/2u "read_data_out", 31 0, L_0x1a768e0;  alias, 1 drivers
v0x1a70c90_0 .net/2u "write_data", 31 0, L_0x1a75d90;  alias, 1 drivers
v0x1a70d70_0 .net/2u "write_enable", 0 0, L_0x1a76170;  alias, 1 drivers
E_0x1a704b0 .event posedge, v0x1a708e0_0;
L_0x1a765d0 .array/port v0x1a70af0, L_0x1a767a0;
L_0x1a766d0 .part L_0x1a75cc0, 2, 8;
L_0x1a767a0 .concat [ 8 1 0 0], L_0x1a766d0, L_0x7f70bf14a060;
L_0x1a768e0 .cast/2 32, L_0x1a765d0;
    .scope S_0x1a68cb0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a69180_0, 0, 32;
    %end;
    .thread T_5, $init;
    .scope S_0x1a68cb0;
T_6 ;
    %wait E_0x1a52d30;
    %load/vec4 v0x1a690c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x1a68fe0_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x1a69180_0;
    %addi 4, 0, 32;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x1a69180_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1a508f0;
T_7 ;
    %vpi_func 7 11 "$fopen" 32, "gcd.bin", "rb" {0 0 0};
    %store/vec4 v0x1a688f0_0, 0, 32;
    %vpi_func 7 12 "$fread" 32, v0x1a68b90, v0x1a688f0_0 {0 0 0};
    %store/vec4 v0x1a689d0_0, 0, 32;
    %vpi_call/w 7 13 "$fclose", v0x1a688f0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1a389e0;
T_8 ;
    %pushi/vec4 318767104, 0, 32;
    %store/vec4 v0x1a69510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a69800_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0x1a389e0;
T_9 ;
    %wait E_0x1999470;
    %load/vec4 v0x1a695d0_0;
    %assign/vec4 v0x1a69510_0, 0;
    %load/vec4 v0x1a698c0_0;
    %assign/vec4 v0x1a69800_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1a6a530;
T_10 ;
    %wait E_0x1a6a760;
    %load/vec4 v0x1a6b220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a6b300_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x1a6b140_0;
    %load/vec4 v0x1a6b300_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1a6aca0, 0, 4;
T_10.2 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1a6b4e0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6c040_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a6b900_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1a6b9d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1a6bbe0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1a6bcc0_0, 0, 5;
    %end;
    .thread T_11, $init;
    .scope S_0x1a6b4e0;
T_12 ;
    %wait E_0x1a6b6b0;
    %load/vec4 v0x1a6bab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1a6b900_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1a6b9d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x1a6be80_0;
    %load/vec4 v0x1a6b9d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1a6bf60_0;
    %load/vec4 v0x1a6b9d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.2, 9;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1a6b900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a6c040_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x1a6b900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1a6bbe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x1a6be80_0;
    %load/vec4 v0x1a6bbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1a6bf60_0;
    %load/vec4 v0x1a6bbe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.4, 9;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a6b900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a6c040_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x1a6b710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1a6b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a6c040_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a6c040_0, 0;
T_12.7 ;
T_12.5 ;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1a6b900_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1a6b900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a6c040_0, 0;
T_12.8 ;
    %load/vec4 v0x1a6b900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a6b900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a6c040_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x1a6b710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1a6b900_0, 0;
T_12.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a6c040_0, 0;
T_12.11 ;
T_12.1 ;
    %load/vec4 v0x1a6bbe0_0;
    %assign/vec4 v0x1a6bcc0_0, 0;
    %load/vec4 v0x1a6b9d0_0;
    %assign/vec4 v0x1a6bbe0_0, 0;
    %load/vec4 v0x1a6bda0_0;
    %assign/vec4 v0x1a6b9d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1a69b20;
T_13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a6c5c0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a6d1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a6d380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a6ca30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6d6d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1a6cff0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6c4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6cd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6ce30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6cc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6d0d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a6cbb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6d5f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a6c890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6d530_0, 0, 1;
    %end;
    .thread T_13, $init;
    .scope S_0x1a69b20;
T_14 ;
    %wait E_0x1a6a760;
    %load/vec4 v0x1a6d530_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x1a6c970_0;
    %parti/u 3, 58, 32;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %assign/vec4 v0x1a6c5c0_0, 0;
    %load/vec4 v0x1a6d530_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_14.3, 8;
T_14.2 ; End of true expr.
    %load/vec4 v0x1a6c970_0;
    %parti/u 1, 41, 32;
    %flag_set/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v0x1a6cf10_0;
    %jmp/1 T_14.5, 9;
T_14.4 ; End of true expr.
    %load/vec4 v0x1a6d290_0;
    %jmp/0 T_14.5, 9;
 ; End of false expr.
    %blend;
T_14.5;
    %jmp/0 T_14.3, 8;
 ; End of false expr.
    %blend;
T_14.3;
    %assign/vec4 v0x1a6d1b0_0, 0;
    %load/vec4 v0x1a6d530_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_14.7, 8;
T_14.6 ; End of true expr.
    %load/vec4 v0x1a6c970_0;
    %parti/u 1, 40, 32;
    %flag_set/vec4 9;
    %jmp/0 T_14.8, 9;
    %load/vec4 v0x1a6d440_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_14.9, 9;
T_14.8 ; End of true expr.
    %load/vec4 v0x1a6d440_0;
    %jmp/0 T_14.9, 9;
 ; End of false expr.
    %blend;
T_14.9;
    %jmp/0 T_14.7, 8;
 ; End of false expr.
    %blend;
T_14.7;
    %assign/vec4 v0x1a6d380_0, 0;
    %load/vec4 v0x1a6c970_0;
    %parti/u 32, 7, 32;
    %assign/vec4 v0x1a6ca30_0, 0;
    %load/vec4 v0x1a6d530_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.10, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.11, 8;
T_14.10 ; End of true expr.
    %load/vec4 v0x1a6c970_0;
    %parti/u 1, 42, 32;
    %jmp/0 T_14.11, 8;
 ; End of false expr.
    %blend;
T_14.11;
    %assign/vec4 v0x1a6d6d0_0, 0;
    %load/vec4 v0x1a6d530_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.12, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_14.13, 8;
T_14.12 ; End of true expr.
    %load/vec4 v0x1a6c970_0;
    %parti/u 5, 43, 32;
    %jmp/0 T_14.13, 8;
 ; End of false expr.
    %blend;
T_14.13;
    %assign/vec4 v0x1a6cff0_0, 0;
    %load/vec4 v0x1a6d530_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.14, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.15, 8;
T_14.14 ; End of true expr.
    %load/vec4 v0x1a6c970_0;
    %parti/u 1, 39, 32;
    %jmp/0 T_14.15, 8;
 ; End of false expr.
    %blend;
T_14.15;
    %assign/vec4 v0x1a6c4e0_0, 0;
    %load/vec4 v0x1a6cf10_0;
    %load/vec4 v0x1a6c970_0;
    %parti/u 32, 7, 32;
    %add;
    %assign/vec4 v0x1a6cbb0_0, 0;
    %load/vec4 v0x1a6d530_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.16, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.17, 8;
T_14.16 ; End of true expr.
    %load/vec4 v0x1a6c970_0;
    %parti/u 1, 3, 32;
    %jmp/0 T_14.17, 8;
 ; End of false expr.
    %blend;
T_14.17;
    %assign/vec4 v0x1a6cc70_0, 0;
    %load/vec4 v0x1a6d530_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.18, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.19, 8;
T_14.18 ; End of true expr.
    %load/vec4 v0x1a6c970_0;
    %parti/u 1, 2, 32;
    %jmp/0 T_14.19, 8;
 ; End of false expr.
    %blend;
T_14.19;
    %assign/vec4 v0x1a6c6a0_0, 0;
    %load/vec4 v0x1a6d530_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.20, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.21, 8;
T_14.20 ; End of true expr.
    %load/vec4 v0x1a6c970_0;
    %parti/u 1, 4, 32;
    %jmp/0 T_14.21, 8;
 ; End of false expr.
    %blend;
T_14.21;
    %assign/vec4 v0x1a6d0d0_0, 0;
    %load/vec4 v0x1a6d530_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.22, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.23, 8;
T_14.22 ; End of true expr.
    %load/vec4 v0x1a6c970_0;
    %parti/u 1, 6, 32;
    %jmp/0 T_14.23, 8;
 ; End of false expr.
    %blend;
T_14.23;
    %assign/vec4 v0x1a6cd50_0, 0;
    %load/vec4 v0x1a6d530_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.24, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.25, 8;
T_14.24 ; End of true expr.
    %load/vec4 v0x1a6c970_0;
    %parti/u 1, 5, 32;
    %jmp/0 T_14.25, 8;
 ; End of false expr.
    %blend;
T_14.25;
    %assign/vec4 v0x1a6ce30_0, 0;
    %load/vec4 v0x1a6d530_0;
    %assign/vec4 v0x1a6d5f0_0, 0;
    %load/vec4 v0x1a6d530_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.26, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.27, 8;
T_14.26 ; End of true expr.
    %load/vec4 v0x1a6c970_0;
    %parti/u 2, 0, 32;
    %jmp/0 T_14.27, 8;
 ; End of false expr.
    %blend;
T_14.27;
    %assign/vec4 v0x1a6c890_0, 0;
    %load/vec4 v0x1a6d530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.28, 8;
    %vpi_call/w 9 72 "$display", "STALL" {0 0 0};
T_14.28 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1a6dd70;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a6ec20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a6fbf0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1a6f7d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6f290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a6f0d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6f610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6f450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6f990_0, 0, 1;
    %end;
    .thread T_15, $init;
    .scope S_0x1a6dd70;
T_16 ;
    %wait E_0x1a6b670;
    %load/vec4 v0x1a6f6f0_0;
    %assign/vec4 v0x1a6f7d0_0, 0;
    %load/vec4 v0x1a6fb30_0;
    %assign/vec4 v0x1a6fbf0_0, 0;
    %load/vec4 v0x1a6f370_0;
    %assign/vec4 v0x1a6f450_0, 0;
    %load/vec4 v0x1a6f530_0;
    %assign/vec4 v0x1a6f610_0, 0;
    %load/vec4 v0x1a6f8b0_0;
    %assign/vec4 v0x1a6f990_0, 0;
    %load/vec4 v0x1a6eb80_0;
    %assign/vec4 v0x1a6ec20_0, 0;
    %load/vec4 v0x1a6f1b0_0;
    %load/vec4 v0x1a6ed00_0;
    %load/vec4 v0x1a6eac0_0;
    %load/vec4 v0x1a6eb80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %and;
    %or;
    %assign/vec4 v0x1a6f290_0, 0;
    %load/vec4 v0x1a6eff0_0;
    %assign/vec4 v0x1a6f0d0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1a70200;
T_17 ;
    %pushi/vec4 60480, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1a70af0, 4, 0;
    %pushi/vec4 5600, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1a70af0, 4, 0;
    %end;
    .thread T_17;
    .scope S_0x1a70200;
T_18 ;
    %wait E_0x1a704b0;
    %load/vec4 v0x1a70d70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x1a70c90_0;
    %load/vec4 v0x1a70a10_0;
    %parti/s 8, 2, 3;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1a70af0, 0, 4;
    %vpi_call/w 14 19 "$display", "MEM: write [%h]=%d", v0x1a70a10_0, v0x1a70c90_0 {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1a70070;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a716e0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1a717c0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a71590_0, 0, 32;
    %end;
    .thread T_19, $init;
    .scope S_0x1a70070;
T_20 ;
    %wait E_0x1a704b0;
    %load/vec4 v0x1a713c0_0;
    %assign/vec4 v0x1a716e0_0, 0;
    %load/vec4 v0x1a71300_0;
    %assign/vec4 v0x1a717c0_0, 0;
    %load/vec4 v0x1a710a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %load/vec4 v0x1a71170_0;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0x1a70ef0_0;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %assign/vec4 v0x1a71590_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1a40db0;
T_21 ;
    %wait E_0x19ba7f0;
    %load/vec4 v0x1a71e40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %jmp T_21.2;
T_21.0 ;
    %vpi_call/w 5 193 "$display", "Breakpoint reached" {0 0 0};
    %vpi_call/w 5 194 "$finish" {0 0 0};
    %jmp T_21.2;
T_21.1 ;
    %vpi_call/w 5 197 "$display", "Illegal instruction - teminating" {0 0 0};
    %vpi_call/w 5 198 "$finish" {0 0 0};
    %jmp T_21.2;
T_21.2 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1a40db0;
T_22 ;
    %vpi_call/w 5 204 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call/w 5 205 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a71d30_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x1a40db0;
T_23 ;
    %delay 2, 0;
    %load/vec4 v0x1a71d30_0;
    %inv;
    %store/vec4 v0x1a71d30_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1a40db0;
T_24 ;
    %delay 10000, 0;
    %vpi_call/w 5 212 "$finish" {0 0 0};
    %jmp T_24;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "alu/alu.sv";
    "decode/decode.sv";
    "test_pipeline_cpu.sv";
    "pipeline/stage_1_fetch.sv";
    "memory/instruction_memory.sv";
    "register/program_counter.sv";
    "pipeline/stage_2_decode.sv";
    "register/gp_register_file.sv";
    "support/hazard_unit.sv";
    "pipeline/stage_3_exec.sv";
    "pipeline/stage_4_mem.sv";
    "memory/data_memory.sv";
