<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2A-18C" package="PBGA256" speed="8" partNumber="GW2A-LV18PG256C8/I7"/>
    <FileList>
        <File path="/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/myperiph.v" type="verilog"/>
        <File path="/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/sdr_periph/verilog/sdr_periph.v" type="verilog"/>
        <File path="/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/sdr_periph/verilog/Hilbert.v" type="verilog"/>
        <File path="/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/sdr_periph/verilog/NCO.v" type="verilog"/>
        <File path="/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/sdr_periph/verilog/pt8211_drive.v" type="verilog"/>
        <File path="/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/sdr_periph/verilog/SinCos.v" type="verilog"/>
        <File path="/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/sdr_periph/verilog/dds_ii.v" type="verilog"/>
        <File path="/home/alberto/self_socmel_1/litex-boards/litex_boards/targets/socmel_1/sdr_periph/verilog/cic_filter.v" type="verilog"/>
        <File path="/home/alberto/litex_venv/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Lite.v" type="verilog"/>
        <File path="/home/alberto/socmel_1/litex-boards/litex_boards/targets/socmel_1/build/sipeed_tang_primer_20k_socmel_1/gateware/sipeed_tang_primer_20k_socmel_1.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="global_freq" value="100.000"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="/home/alberto/socmel_1/litex-boards/litex_boards/targets/socmel_1/build/sipeed_tang_primer_20k_socmel_1/gateware/impl/gwsynthesis/project.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="vcc" value="1.0"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
