parent	,	V_28
IRQ_NOREQUEST	,	V_19
__iomem	,	T_2
num	,	V_3
sirfsoc_handle_irq	,	F_5
writel_relaxed	,	F_13
irq_gc_mask_clr_bit	,	V_12
asmlinkage	,	T_3
u32	,	T_5
sirfsoc_irqdomain	,	V_21
"SIRFINTC"	,	L_1
sirfsoc_alloc_gc	,	F_1
"unable to map intc cpu registers\n"	,	L_2
pt_regs	,	V_20
sirfsoc_irq_init	,	F_9
sirfsoc_irq_st	,	V_34
panic	,	F_11
readl_relaxed	,	F_6
sirfsoc_irq_suspend	,	F_15
level1	,	V_38
level0	,	V_37
irq_domain_simple_ops	,	V_30
sirfsoc_irq_syscore_ops	,	V_39
irq_mask	,	V_11
np	,	V_27
__exception_irq_entry	,	T_4
irq_alloc_generic_chip	,	F_2
chip_types	,	V_9
SIRFSOC_INIT_IRQ_ID	,	V_25
irq_chip_type	,	V_6
handle_IRQ	,	F_8
handle_level_irq	,	V_8
device_node	,	V_26
irq_domain_add_legacy	,	F_12
SIRFSOC_INT_RISC_MASK0	,	V_17
IRQ_GC_INIT_MASK_CACHE	,	V_18
SIRFSOC_INT_RISC_MASK1	,	V_33
irqnr	,	V_24
irq_start	,	V_2
host_data	,	V_22
irq_find_mapping	,	F_7
IRQ_MSK	,	F_4
irq_chip_generic	,	V_4
irqstat	,	V_23
sirfsoc_irq_pm_init	,	F_17
gc	,	V_5
mask	,	V_16
irq_gc_mask_set_bit	,	V_14
chip	,	V_10
set_handle_irq	,	F_14
irq_setup_generic_chip	,	F_3
mask1	,	V_36
irq_unmask	,	V_13
mask0	,	V_35
regs	,	V_15
ct	,	V_7
SIRFSOC_NUM_IRQS	,	V_29
sirfsoc_irq_resume	,	F_16
SIRFSOC_INT_RISC_LEVEL0	,	V_31
SIRFSOC_INT_RISC_LEVEL1	,	V_32
__init	,	T_1
of_iomap	,	F_10
register_syscore_ops	,	F_18
base	,	V_1
