#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Apr 21 02:09:08 2025
# Process ID         : 9648
# Current directory  : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_pipe
# Command line       : vivado.exe -mode batch -source synth.tcl
# Log file           : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_pipe/vivado.log
# Journal file       : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_pipe\vivado.jou
# Running On         : wenruoxu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 7950X 16-Core Processor            
# CPU Frequency      : 4491 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 50621 MB
# Swap memory        : 9220 MB
# Total Virtual      : 59841 MB
# Available Virtual  : 23631 MB
#-----------------------------------------------------------
source synth.tcl
# create_project dct_1d_8x1_proj ./dct_1d_8x1_proj -part xc7z020clg484-1 -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_pipe/dct_1d_8x1_proj'
# set_property target_language Verilog [current_project]
# add_files -norecurse {../chen_1d_dct.v ../chen_2d_pipe.sv}
# update_compile_order -fileset sources_1
# set_property top dct8x8_2d_pipe [current_fileset]
# synth_design -top dct8x8_2d_pipe -part xc7z020clg484-1
Command: synth_design -top dct8x8_2d_pipe -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37568
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1132.336 ; gain = 463.480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dct8x8_2d_pipe' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_pipe.sv:33]
INFO: [Synth 8-6157] synthesizing module 'dct8_chen' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_pipe.sv:218]
	Parameter IN_W bound to: 32'sb00000000000000000000000000001100 
	Parameter FRAC bound to: 32'sb00000000000000000000000000001110 
	Parameter CONST_W bound to: 32'sb00000000000000000000000000001110 
INFO: [Synth 8-6155] done synthesizing module 'dct8_chen' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_pipe.sv:218]
INFO: [Synth 8-6155] done synthesizing module 'dct8x8_2d_pipe' (0#1) [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_pipe.sv:33]
WARNING: [Synth 8-7137] Register row_mem_reg in module dct8x8_2d_pipe has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register coef_mem_reg in module dct8x8_2d_pipe has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'row_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "row_mem_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'coef_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "coef_mem_reg" dissolved into registers
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1300.395 ; gain = 631.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1300.395 ; gain = 631.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1300.395 ; gain = 631.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dct8x8_2d_pipe'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_ROW |                               01 |                               01
                   S_COL |                               10 |                               10
                   S_OUT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dct8x8_2d_pipe'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1300.395 ; gain = 631.539
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 8     
	   4 Input   12 Bit       Adders := 3     
	   5 Input   12 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 128   
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 52    
	   3 Input   12 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 18    
	   4 Input    2 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 56    
	   8 Input    1 Bit        Muxes := 8     
	   9 Input    1 Bit        Muxes := 120   
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul6_return0, operation Mode is: (A:0x16a1)*B.
DSP Report: operator mul6_return0 is absorbed into DSP mul6_return0.
DSP Report: Generating DSP mul3_return0, operation Mode is: (A:0x3ffff537)*B.
DSP Report: operator mul3_return0 is absorbed into DSP mul3_return0.
DSP Report: Generating DSP mul4_return0, operation Mode is: (A:0x3fffe38e)*B.
DSP Report: operator mul4_return0 is absorbed into DSP mul4_return0.
DSP Report: Generating DSP mul5_return0, operation Mode is: (A:0xc7c)*B.
DSP Report: operator mul5_return0 is absorbed into DSP mul5_return0.
DSP Report: Generating DSP mul2_return0, operation Mode is: A*(B:0x3fec5).
DSP Report: operator mul2_return0 is absorbed into DSP mul2_return0.
DSP Report: Generating DSP mul1_return0, operation Mode is: (A:0x187e)*B.
DSP Report: operator mul1_return0 is absorbed into DSP mul1_return0.
DSP Report: Generating DSP mul0_return0, operation Mode is: A*(B:0x3fb21).
DSP Report: operator mul0_return0 is absorbed into DSP mul0_return0.
DSP Report: Generating DSP mul5_return0, operation Mode is: (A:0xc7c)*B.
DSP Report: operator mul5_return0 is absorbed into DSP mul5_return0.
DSP Report: Generating DSP mul2_return0, operation Mode is: A*(B:0x3fec5).
DSP Report: operator mul2_return0 is absorbed into DSP mul2_return0.
DSP Report: Generating DSP mul4_return0, operation Mode is: (A:0x3fffe38e)*B.
DSP Report: operator mul4_return0 is absorbed into DSP mul4_return0.
DSP Report: Generating DSP mul3_return0, operation Mode is: (A:0x3ffff537)*B.
DSP Report: operator mul3_return0 is absorbed into DSP mul3_return0.
DSP Report: Generating DSP mul_return0, operation Mode is: (A:0x3fffed41)*B.
DSP Report: operator mul_return0 is absorbed into DSP mul_return0.
DSP Report: Generating DSP mul2_return0, operation Mode is: A*(B:0x3fec5).
DSP Report: operator mul2_return0 is absorbed into DSP mul2_return0.
DSP Report: Generating DSP mul5_return0, operation Mode is: (A:0xc7c)*B.
DSP Report: operator mul5_return0 is absorbed into DSP mul5_return0.
DSP Report: Generating DSP mul3_return0, operation Mode is: (A:0x3ffff537)*B.
DSP Report: operator mul3_return0 is absorbed into DSP mul3_return0.
DSP Report: Generating DSP mul4_return0, operation Mode is: (A:0x3fffe38e)*B.
DSP Report: operator mul4_return0 is absorbed into DSP mul4_return0.
DSP Report: Generating DSP mul0_return0, operation Mode is: A*(B:0x3fb21).
DSP Report: operator mul0_return0 is absorbed into DSP mul0_return0.
DSP Report: Generating DSP mul1_return0, operation Mode is: (A:0x187e)*B.
DSP Report: operator mul1_return0 is absorbed into DSP mul1_return0.
DSP Report: Generating DSP mul4_return0, operation Mode is: (A:0x3fffe38e)*B.
DSP Report: operator mul4_return0 is absorbed into DSP mul4_return0.
DSP Report: Generating DSP mul3_return0, operation Mode is: (A:0x3ffff537)*B.
DSP Report: operator mul3_return0 is absorbed into DSP mul3_return0.
DSP Report: Generating DSP mul2_return0, operation Mode is: A*(B:0x3fec5).
DSP Report: operator mul2_return0 is absorbed into DSP mul2_return0.
DSP Report: Generating DSP mul5_return0, operation Mode is: (A:0xc7c)*B.
DSP Report: operator mul5_return0 is absorbed into DSP mul5_return0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1509.215 ; gain = 840.359
---------------------------------------------------------------------------------
 Sort Area is  mul1_return0_14 : 0 0 : 805 805 : Used 1 time 0
 Sort Area is  mul1_return0_a : 0 0 : 805 805 : Used 1 time 0
 Sort Area is  mul4_return0_10 : 0 0 : 805 805 : Used 1 time 0
 Sort Area is  mul4_return0_19 : 0 0 : 805 805 : Used 1 time 0
 Sort Area is  mul4_return0_6 : 0 0 : 805 805 : Used 1 time 0
 Sort Area is  mul4_return0_c : 0 0 : 805 805 : Used 1 time 0
 Sort Area is  mul6_return0_0 : 0 0 : 805 805 : Used 1 time 0
 Sort Area is  mul_return0_f : 0 0 : 805 805 : Used 1 time 0
 Sort Area is  mul3_return0_11 : 0 0 : 697 697 : Used 1 time 0
 Sort Area is  mul3_return0_18 : 0 0 : 697 697 : Used 1 time 0
 Sort Area is  mul3_return0_7 : 0 0 : 697 697 : Used 1 time 0
 Sort Area is  mul3_return0_b : 0 0 : 697 697 : Used 1 time 0
 Sort Area is  mul5_return0_12 : 0 0 : 697 697 : Used 1 time 0
 Sort Area is  mul5_return0_16 : 0 0 : 697 697 : Used 1 time 0
 Sort Area is  mul5_return0_4 : 0 0 : 697 697 : Used 1 time 0
 Sort Area is  mul5_return0_e : 0 0 : 697 697 : Used 1 time 0
 Sort Area is  mul0_return0_15 : 0 0 : 578 578 : Used 1 time 0
 Sort Area is  mul0_return0_8 : 0 0 : 578 578 : Used 1 time 0
 Sort Area is  mul2_return0_13 : 0 0 : 333 333 : Used 1 time 0
 Sort Area is  mul2_return0_17 : 0 0 : 333 333 : Used 1 time 0
 Sort Area is  mul2_return0_2 : 0 0 : 333 333 : Used 1 time 0
 Sort Area is  mul2_return0_d : 0 0 : 333 333 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dct8_chen   | (A:0x16a1)*B     | 12     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | (A:0x3ffff537)*B | 12     | 13     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | (A:0x3fffe38e)*B | 12     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | (A:0xc7c)*B      | 12     | 13     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*(B:0x3fec5)    | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | (A:0x187e)*B     | 12     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*(B:0x3fb21)    | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | (A:0xc7c)*B      | 12     | 13     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*(B:0x3fec5)    | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | (A:0x3fffe38e)*B | 12     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | (A:0x3ffff537)*B | 12     | 13     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | (A:0x3fffed41)*B | 12     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*(B:0x3fec5)    | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | (A:0xc7c)*B      | 12     | 13     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | (A:0x3ffff537)*B | 12     | 13     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | (A:0x3fffe38e)*B | 12     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*(B:0x3fb21)    | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | (A:0x187e)*B     | 12     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | (A:0x3fffe38e)*B | 12     | 14     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | (A:0x3ffff537)*B | 12     | 13     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*(B:0x3fec5)    | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | (A:0xc7c)*B      | 12     | 13     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1509.215 ; gain = 840.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1509.215 ; gain = 840.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1678.488 ; gain = 1009.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1678.488 ; gain = 1009.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1678.488 ; gain = 1009.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1678.488 ; gain = 1009.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1678.488 ; gain = 1009.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1678.488 ; gain = 1009.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dct8_chen   | A*B         | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 18     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 18     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 18     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 18     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dct8_chen   | A*B         | 30     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    89|
|3     |DSP48E1 |    22|
|4     |LUT1    |    66|
|5     |LUT2    |    80|
|6     |LUT3    |    38|
|7     |LUT4    |    42|
|8     |LUT5    |    56|
|9     |LUT6    |   320|
|10    |MUXF7   |    16|
|11    |FDCE    |    14|
|12    |FDRE    |   128|
|13    |IBUF    |   100|
|14    |OBUF    |    98|
+------+--------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |  1070|
|2     |  u_dct  |dct8_chen |   665|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1678.488 ; gain = 1009.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1678.488 ; gain = 1009.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1678.488 ; gain = 1009.633
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1730.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1831.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5744527b
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1831.809 ; gain = 1162.969
# report_utilization -file utilization_synth.rpt
# report_power -file power_synth.rpt
Command: report_power -file power_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_checkpoint -force post_synth.dcp
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2153.645 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_pipe/post_synth.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 21 02:09:46 2025...
