{
    "S5.T1": {
        "caption": "TABLE I: Model parameters in the scope of this study.",
        "table": "<table class=\"ltx_tabular ltx_centering ltx_guessed_headers ltx_align_middle\" id=\"S5.T1.4\">\n<thead class=\"ltx_thead\">\n<tr class=\"ltx_tr\" id=\"S5.T1.4.1.1\">\n<th class=\"ltx_td ltx_align_left ltx_th ltx_th_column ltx_border_tt\" id=\"S5.T1.4.1.1.1\"><span class=\"ltx_text ltx_font_bold\" id=\"S5.T1.4.1.1.1.1\" style=\"font-size:80%;\">Name</span></th>\n<th class=\"ltx_td ltx_align_center ltx_th ltx_th_column ltx_border_tt\" id=\"S5.T1.4.1.1.2\"><span class=\"ltx_text ltx_font_bold\" id=\"S5.T1.4.1.1.2.1\" style=\"font-size:80%;\">Emb. Num</span></th>\n<th class=\"ltx_td ltx_align_center ltx_th ltx_th_column ltx_border_tt\" id=\"S5.T1.4.1.1.3\"><span class=\"ltx_text ltx_font_bold\" id=\"S5.T1.4.1.1.3.1\" style=\"font-size:80%;\">Emb. Dim</span></th>\n<th class=\"ltx_td ltx_align_center ltx_th ltx_th_column ltx_border_tt\" id=\"S5.T1.4.1.1.4\"><span class=\"ltx_text ltx_font_bold\" id=\"S5.T1.4.1.1.4.1\" style=\"font-size:80%;\">Bottom-MLP</span></th>\n<th class=\"ltx_td ltx_align_center ltx_th ltx_th_column ltx_border_tt\" id=\"S5.T1.4.1.1.5\"><span class=\"ltx_text ltx_font_bold\" id=\"S5.T1.4.1.1.5.1\" style=\"font-size:80%;\">Top-MLP</span></th>\n</tr>\n</thead>\n<tbody class=\"ltx_tbody\">\n<tr class=\"ltx_tr\" id=\"S5.T1.4.2.1\">\n<td class=\"ltx_td ltx_align_left ltx_border_t\" id=\"S5.T1.4.2.1.1\"><span class=\"ltx_text\" id=\"S5.T1.4.2.1.1.1\" style=\"font-size:80%;\">RMC1</span></td>\n<td class=\"ltx_td ltx_align_center ltx_border_t\" id=\"S5.T1.4.2.1.2\"><span class=\"ltx_text\" id=\"S5.T1.4.2.1.2.1\" style=\"font-size:80%;\">16384</span></td>\n<td class=\"ltx_td ltx_align_center ltx_border_t\" id=\"S5.T1.4.2.1.3\"><span class=\"ltx_text\" id=\"S5.T1.4.2.1.3.1\" style=\"font-size:80%;\">64</span></td>\n<td class=\"ltx_td ltx_align_center ltx_border_t\" id=\"S5.T1.4.2.1.4\"><span class=\"ltx_text\" id=\"S5.T1.4.2.1.4.1\" style=\"font-size:80%;\">256-128-128</span></td>\n<td class=\"ltx_td ltx_align_center ltx_border_t\" id=\"S5.T1.4.2.1.5\"><span class=\"ltx_text\" id=\"S5.T1.4.2.1.5.1\" style=\"font-size:80%;\">128-64-1</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S5.T1.4.3.2\">\n<td class=\"ltx_td ltx_align_left\" id=\"S5.T1.4.3.2.1\"><span class=\"ltx_text\" id=\"S5.T1.4.3.2.1.1\" style=\"font-size:80%;\">RMC2</span></td>\n<td class=\"ltx_td ltx_align_center\" id=\"S5.T1.4.3.2.2\"><span class=\"ltx_text\" id=\"S5.T1.4.3.2.2.1\" style=\"font-size:80%;\">131072</span></td>\n<td class=\"ltx_td ltx_align_center\" id=\"S5.T1.4.3.2.3\"><span class=\"ltx_text\" id=\"S5.T1.4.3.2.3.1\" style=\"font-size:80%;\">64</span></td>\n<td class=\"ltx_td ltx_align_center\" id=\"S5.T1.4.3.2.4\"><span class=\"ltx_text\" id=\"S5.T1.4.3.2.4.1\" style=\"font-size:80%;\">1024-512-128</span></td>\n<td class=\"ltx_td ltx_align_center\" id=\"S5.T1.4.3.2.5\"><span class=\"ltx_text\" id=\"S5.T1.4.3.2.5.1\" style=\"font-size:80%;\">384-192-1</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S5.T1.4.4.3\">\n<td class=\"ltx_td ltx_align_left\" id=\"S5.T1.4.4.3.1\"><span class=\"ltx_text\" id=\"S5.T1.4.4.3.1.1\" style=\"font-size:80%;\">RMC3</span></td>\n<td class=\"ltx_td ltx_align_center\" id=\"S5.T1.4.4.3.2\"><span class=\"ltx_text\" id=\"S5.T1.4.4.3.2.1\" style=\"font-size:80%;\">1048576</span></td>\n<td class=\"ltx_td ltx_align_center\" id=\"S5.T1.4.4.3.3\"><span class=\"ltx_text\" id=\"S5.T1.4.4.3.3.1\" style=\"font-size:80%;\">64</span></td>\n<td class=\"ltx_td ltx_align_center\" id=\"S5.T1.4.4.3.4\"><span class=\"ltx_text\" id=\"S5.T1.4.4.3.4.1\" style=\"font-size:80%;\">2048-1024-256</span></td>\n<td class=\"ltx_td ltx_align_center\" id=\"S5.T1.4.4.3.5\"><span class=\"ltx_text\" id=\"S5.T1.4.4.3.5.1\" style=\"font-size:80%;\">512-256-1</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S5.T1.4.5.4\">\n<td class=\"ltx_td ltx_align_left ltx_border_bb\" id=\"S5.T1.4.5.4.1\"><span class=\"ltx_text\" id=\"S5.T1.4.5.4.1.1\" style=\"font-size:80%;\">RMC4</span></td>\n<td class=\"ltx_td ltx_align_center ltx_border_bb\" id=\"S5.T1.4.5.4.2\"><span class=\"ltx_text\" id=\"S5.T1.4.5.4.2.1\" style=\"font-size:80%;\">1048576</span></td>\n<td class=\"ltx_td ltx_align_center ltx_border_bb\" id=\"S5.T1.4.5.4.3\"><span class=\"ltx_text\" id=\"S5.T1.4.5.4.3.1\" style=\"font-size:80%;\">128</span></td>\n<td class=\"ltx_td ltx_align_center ltx_border_bb\" id=\"S5.T1.4.5.4.4\"><span class=\"ltx_text\" id=\"S5.T1.4.5.4.4.1\" style=\"font-size:80%;\">2048-2048-256</span></td>\n<td class=\"ltx_td ltx_align_center ltx_border_bb\" id=\"S5.T1.4.5.4.5\"><span class=\"ltx_text\" id=\"S5.T1.4.5.4.5.1\" style=\"font-size:80%;\">768-384-1</span></td>\n</tr>\n</tbody>\n</table>\n\n",
        "footnotes": [],
        "references": [
            "We adhered to the methodology outlined in a previous study\u00a0<cite class=\"ltx_cite ltx_citemacro_cite\">[<a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib7\" title=\"\">7</a>, <a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib33\" title=\"\">33</a>]</cite>. As described in Table&#160;\n[7, 33]. As described in Table\u00a0II, we conducted cycle-level memory simulations using Ramulator 2.0\u00a0<cite class=\"ltx_cite ltx_citemacro_cite\">[<a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib57\" title=\"\">57</a>]</cite> for a detailed evaluation of PIFS-Rec. We wrapped Ramulator 2.0 into our simulator; the top module includes a cycle-accurate processing logic for Process Core, FM Endpoint Extension, Instruction Repacking, and Memopcode Checker and with a top-module clock tick period of one ns/clk. We introduced additional latency (ticks) for data directed to the CXL memory to accurately simulate performance impacts, considering its inherently higher access latency than on-switch DRAM (refers to Table&#160;\n[57] for a detailed evaluation of PIFS-Rec. We wrapped Ramulator 2.0 into our simulator; the top module includes a cycle-accurate processing logic for Process Core, FM Endpoint Extension, Instruction Repacking, and Memopcode Checker and with a top-module clock tick period of one ns/clk. We introduced additional latency (ticks) for data directed to the CXL memory to accurately simulate performance impacts, considering its inherently higher access latency than on-switch DRAM (refers to Table\u00a0II ). We use the open-source Meta traces\u00a0<cite class=\"ltx_cite ltx_citemacro_cite\">[<a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib58\" title=\"\">58</a>]</cite> and models (Table&#160;\n[58] and models (Table\u00a0I) for reproducibility. A \u201clookup table\u201d was developed to facilitate address indexing and mapping logic, directing the memory footprint to either CXL memory or an on-switch buffer. This table is used to record memory access and I/O patterns. Our comprehensive latency evaluation considered several critical factors, such as the additional DRAM cycles required for initializing accumulation counters, the latency introduced by the fabric switch, and the time needed to transfer the final computed sum back to the host system; we extracted the performance from top module synthesis."
        ]
    },
    "S5.T2": {
        "caption": "TABLE II: Hardware configuration.",
        "table": "<table class=\"ltx_tabular ltx_centering ltx_guessed_headers ltx_align_middle\" id=\"S5.T2.1\">\n<tbody class=\"ltx_tbody\">\n<tr class=\"ltx_tr\" id=\"S5.T2.1.2.1\">\n<th class=\"ltx_td ltx_align_left ltx_th ltx_th_row ltx_border_tt\" id=\"S5.T2.1.2.1.1\" style=\"padding-left:35.0pt;padding-right:35.0pt;\">\n<span class=\"ltx_text\" id=\"S5.T2.1.2.1.1.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</span><span class=\"ltx_text ltx_font_bold\" id=\"S5.T2.1.2.1.1.2\" style=\"font-size:70%;\">DRAM Configuration</span><span class=\"ltx_text\" id=\"S5.T2.1.2.1.1.3\" style=\"font-size:70%;\"/>\n</th>\n<td class=\"ltx_td ltx_nopad_r ltx_border_tt\" id=\"S5.T2.1.2.1.2\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"/>\n</tr>\n<tr class=\"ltx_tr\" id=\"S5.T2.1.3.2\">\n<th class=\"ltx_td ltx_align_left ltx_th ltx_th_row ltx_border_t\" id=\"S5.T2.1.3.2.1\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.3.2.1.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;DIMM Capacity</span></th>\n<td class=\"ltx_td ltx_nopad_r ltx_align_left ltx_border_t\" id=\"S5.T2.1.3.2.2\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.3.2.2.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;64 GBs per DIMM</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S5.T2.1.4.3\">\n<th class=\"ltx_td ltx_align_left ltx_th ltx_th_row\" id=\"S5.T2.1.4.3.1\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.4.3.1.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;DIMM Channels/Ranks</span></th>\n<td class=\"ltx_td ltx_nopad_r ltx_align_left\" id=\"S5.T2.1.4.3.2\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.4.3.2.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;4/2</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S5.T2.1.5.4\">\n<th class=\"ltx_td ltx_align_left ltx_th ltx_th_row\" id=\"S5.T2.1.5.4.1\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.5.4.1.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;Frequency (MHz)</span></th>\n<td class=\"ltx_td ltx_nopad_r ltx_align_left\" id=\"S5.T2.1.5.4.2\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.5.4.2.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;4800</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S5.T2.1.6.5\">\n<th class=\"ltx_td ltx_align_left ltx_th ltx_th_row\" id=\"S5.T2.1.6.5.1\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.6.5.1.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;Timings (CL-RCD-RP-RAS)</span></th>\n<td class=\"ltx_td ltx_nopad_r ltx_align_left\" id=\"S5.T2.1.6.5.2\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.6.5.2.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;28-28-28-52</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S5.T2.1.7.6\">\n<th class=\"ltx_td ltx_align_left ltx_th ltx_th_row\" id=\"S5.T2.1.7.6.1\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.7.6.1.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;tRC/tWR/tRTP</span></th>\n<td class=\"ltx_td ltx_nopad_r ltx_align_left\" id=\"S5.T2.1.7.6.2\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.7.6.2.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;79/48/12</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S5.T2.1.8.7\">\n<th class=\"ltx_td ltx_align_left ltx_th ltx_th_row\" id=\"S5.T2.1.8.7.1\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.8.7.1.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;tCWL/nRFC1/tCK_ps</span></th>\n<td class=\"ltx_td ltx_nopad_r ltx_align_left\" id=\"S5.T2.1.8.7.2\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.8.7.2.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;22/30/625</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S5.T2.1.9.8\">\n<th class=\"ltx_td ltx_align_left ltx_th ltx_th_row ltx_border_t\" id=\"S5.T2.1.9.8.1\" style=\"padding-left:35.0pt;padding-right:35.0pt;\">\n<span class=\"ltx_text\" id=\"S5.T2.1.9.8.1.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</span><span class=\"ltx_text ltx_font_bold\" id=\"S5.T2.1.9.8.1.2\" style=\"font-size:70%;\">CXL Configuration</span><span class=\"ltx_text\" id=\"S5.T2.1.9.8.1.3\" style=\"font-size:70%;\"/>\n</th>\n<td class=\"ltx_td ltx_nopad_r ltx_border_t\" id=\"S5.T2.1.9.8.2\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"/>\n</tr>\n<tr class=\"ltx_tr\" id=\"S5.T2.1.1\">\n<th class=\"ltx_td ltx_align_left ltx_th ltx_th_row ltx_border_t\" id=\"S5.T2.1.1.2\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.1.2.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;Fabric Switch Downstream Ports:</span></th>\n<td class=\"ltx_td ltx_nopad_r ltx_align_left ltx_border_t\" id=\"S5.T2.1.1.1\" style=\"padding-left:35.0pt;padding-right:35.0pt;\">\n<span class=\"ltx_text\" id=\"S5.T2.1.1.1.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;64GB/s </span><math alttext=\"\\times 16\" class=\"ltx_Math\" display=\"inline\" id=\"S5.T2.1.1.1.m1.1\"><semantics id=\"S5.T2.1.1.1.m1.1a\"><mrow id=\"S5.T2.1.1.1.m1.1.1\" xref=\"S5.T2.1.1.1.m1.1.1.cmml\"><mi id=\"S5.T2.1.1.1.m1.1.1.2\" xref=\"S5.T2.1.1.1.m1.1.1.2.cmml\"/><mo id=\"S5.T2.1.1.1.m1.1.1.1\" lspace=\"0.222em\" mathsize=\"70%\" rspace=\"0.222em\" xref=\"S5.T2.1.1.1.m1.1.1.1.cmml\">&#215;</mo><mn id=\"S5.T2.1.1.1.m1.1.1.3\" mathsize=\"70%\" xref=\"S5.T2.1.1.1.m1.1.1.3.cmml\">16</mn></mrow><annotation-xml encoding=\"MathML-Content\" id=\"S5.T2.1.1.1.m1.1b\"><apply id=\"S5.T2.1.1.1.m1.1.1.cmml\" xref=\"S5.T2.1.1.1.m1.1.1\"><times id=\"S5.T2.1.1.1.m1.1.1.1.cmml\" xref=\"S5.T2.1.1.1.m1.1.1.1\"/><csymbol cd=\"latexml\" id=\"S5.T2.1.1.1.m1.1.1.2.cmml\" xref=\"S5.T2.1.1.1.m1.1.1.2\">absent</csymbol><cn id=\"S5.T2.1.1.1.m1.1.1.3.cmml\" type=\"integer\" xref=\"S5.T2.1.1.1.m1.1.1.3\">16</cn></apply></annotation-xml><annotation encoding=\"application/x-tex\" id=\"S5.T2.1.1.1.m1.1c\">\\times 16</annotation><annotation encoding=\"application/x-llamapun\" id=\"S5.T2.1.1.1.m1.1d\">&#215; 16</annotation></semantics></math>\n</td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S5.T2.1.10.9\">\n<th class=\"ltx_td ltx_align_left ltx_th ltx_th_row\" id=\"S5.T2.1.10.9.1\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.10.9.1.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;Fabric Switch Buffer R/W Speed</span></th>\n<td class=\"ltx_td ltx_nopad_r ltx_align_left\" id=\"S5.T2.1.10.9.2\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.10.9.2.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;0.91-4.19 ns/0.91-4.17 ns</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S5.T2.1.11.10\">\n<th class=\"ltx_td ltx_align_left ltx_th ltx_th_row ltx_border_bb\" id=\"S5.T2.1.11.10.1\" style=\"padding-left:35.0pt;padding-right:35.0pt;\"><span class=\"ltx_text\" id=\"S5.T2.1.11.10.1.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;CXL Access Penalty over DRAM:</span></th>\n<td class=\"ltx_td ltx_nopad_r ltx_align_left ltx_border_bb\" id=\"S5.T2.1.11.10.2\" style=\"padding-left:35.0pt;padding-right:35.0pt;\">\n<span class=\"ltx_text\" id=\"S5.T2.1.11.10.2.1\" style=\"font-size:70%;\">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;100 ns&#160;</span><cite class=\"ltx_cite ltx_citemacro_cite\"><span class=\"ltx_text\" id=\"S5.T2.1.11.10.2.2.1\" style=\"font-size:70%;\">[</span><a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib28\" title=\"\">28</a><span class=\"ltx_text\" id=\"S5.T2.1.11.10.2.3.2\" style=\"font-size:70%;\">]</span></cite>\n</td>\n</tr>\n</tbody>\n</table>\n\n",
        "footnotes": [],
        "references": [
            "We adhered to the methodology outlined in a previous study\u00a0<cite class=\"ltx_cite ltx_citemacro_cite\">[<a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib7\" title=\"\">7</a>, <a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib33\" title=\"\">33</a>]</cite>. As described in Table&#160;\n[7, 33]. As described in Table\u00a0II, we conducted cycle-level memory simulations using Ramulator 2.0\u00a0<cite class=\"ltx_cite ltx_citemacro_cite\">[<a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib57\" title=\"\">57</a>]</cite> for a detailed evaluation of PIFS-Rec. We wrapped Ramulator 2.0 into our simulator; the top module includes a cycle-accurate processing logic for Process Core, FM Endpoint Extension, Instruction Repacking, and Memopcode Checker and with a top-module clock tick period of one ns/clk. We introduced additional latency (ticks) for data directed to the CXL memory to accurately simulate performance impacts, considering its inherently higher access latency than on-switch DRAM (refers to Table&#160;\n[57] for a detailed evaluation of PIFS-Rec. We wrapped Ramulator 2.0 into our simulator; the top module includes a cycle-accurate processing logic for Process Core, FM Endpoint Extension, Instruction Repacking, and Memopcode Checker and with a top-module clock tick period of one ns/clk. We introduced additional latency (ticks) for data directed to the CXL memory to accurately simulate performance impacts, considering its inherently higher access latency than on-switch DRAM (refers to Table\u00a0II ). We use the open-source Meta traces\u00a0<cite class=\"ltx_cite ltx_citemacro_cite\">[<a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib58\" title=\"\">58</a>]</cite> and models (Table&#160;\n[58] and models (Table\u00a0I) for reproducibility. A \u201clookup table\u201d was developed to facilitate address indexing and mapping logic, directing the memory footprint to either CXL memory or an on-switch buffer. This table is used to record memory access and I/O patterns. Our comprehensive latency evaluation considered several critical factors, such as the additional DRAM cycles required for initializing accumulation counters, the latency introduced by the fabric switch, and the time needed to transfer the final computed sum back to the host system; we extracted the performance from top module synthesis.",
            "We adhered to the methodology outlined in a previous study\u00a0<cite class=\"ltx_cite ltx_citemacro_cite\">[<a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib7\" title=\"\">7</a>, <a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib33\" title=\"\">33</a>]</cite>. As described in Table&#160;\n[7, 33]. As described in Table\u00a0II, we conducted cycle-level memory simulations using Ramulator 2.0\u00a0<cite class=\"ltx_cite ltx_citemacro_cite\">[<a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib57\" title=\"\">57</a>]</cite> for a detailed evaluation of PIFS-Rec. We wrapped Ramulator 2.0 into our simulator; the top module includes a cycle-accurate processing logic for Process Core, FM Endpoint Extension, Instruction Repacking, and Memopcode Checker and with a top-module clock tick period of one ns/clk. We introduced additional latency (ticks) for data directed to the CXL memory to accurately simulate performance impacts, considering its inherently higher access latency than on-switch DRAM (refers to Table&#160;\n[57] for a detailed evaluation of PIFS-Rec. We wrapped Ramulator 2.0 into our simulator; the top module includes a cycle-accurate processing logic for Process Core, FM Endpoint Extension, Instruction Repacking, and Memopcode Checker and with a top-module clock tick period of one ns/clk. We introduced additional latency (ticks) for data directed to the CXL memory to accurately simulate performance impacts, considering its inherently higher access latency than on-switch DRAM (refers to Table\u00a0II ). We use the open-source Meta traces\u00a0<cite class=\"ltx_cite ltx_citemacro_cite\">[<a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib58\" title=\"\">58</a>]</cite> and models (Table&#160;\n[58] and models (Table\u00a0I) for reproducibility. A \u201clookup table\u201d was developed to facilitate address indexing and mapping logic, directing the memory footprint to either CXL memory or an on-switch buffer. This table is used to record memory access and I/O patterns. Our comprehensive latency evaluation considered several critical factors, such as the additional DRAM cycles required for initializing accumulation counters, the latency introduced by the fabric switch, and the time needed to transfer the final computed sum back to the host system; we extracted the performance from top module synthesis."
        ]
    },
    "S6.T3": {
        "caption": "TABLE III: Hardware specifications.",
        "table": "<table class=\"ltx_tabular ltx_centering ltx_figure_panel ltx_guessed_headers ltx_align_middle\" id=\"S6.T3.1\">\n<thead class=\"ltx_thead\">\n<tr class=\"ltx_tr\" id=\"S6.T3.1.1.1\">\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_column ltx_th_row ltx_border_tt\" id=\"S6.T3.1.1.1.1\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text ltx_font_bold\" id=\"S6.T3.1.1.1.1.1\" style=\"font-size:70%;\">Hardware</span></th>\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_column ltx_th_row ltx_border_tt\" id=\"S6.T3.1.1.1.2\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text ltx_font_bold\" id=\"S6.T3.1.1.1.2.1\" style=\"font-size:70%;\">Spec</span></th>\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right ltx_th ltx_th_column ltx_border_tt\" id=\"S6.T3.1.1.1.3\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text ltx_font_bold\" id=\"S6.T3.1.1.1.3.1\" style=\"font-size:70%;\">TDP</span></th>\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right ltx_th ltx_th_column ltx_border_tt\" id=\"S6.T3.1.1.1.4\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text ltx_font_bold\" id=\"S6.T3.1.1.1.4.1\" style=\"font-size:70%;\">Price</span></th>\n</tr>\n</thead>\n<tbody class=\"ltx_tbody\">\n<tr class=\"ltx_tr\" id=\"S6.T3.1.2.1\">\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_row ltx_border_t\" id=\"S6.T3.1.2.1.1\" style=\"padding-left:1.0pt;padding-right:1.0pt;\">\n<span class=\"ltx_text\" id=\"S6.T3.1.2.1.1.1\" style=\"font-size:70%;\">Server CPU&#160;</span><cite class=\"ltx_cite ltx_citemacro_cite\"><span class=\"ltx_text\" id=\"S6.T3.1.2.1.1.2.1\" style=\"font-size:70%;\">[</span><a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib59\" title=\"\">59</a><span class=\"ltx_text\" id=\"S6.T3.1.2.1.1.3.2\" style=\"font-size:70%;\">]</span></cite>\n</th>\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_row ltx_border_t\" id=\"S6.T3.1.2.1.2\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.2.1.2.1\" style=\"font-size:70%;\">AMD EPYC&#8482; 9654 96C@2.4GHz</span></th>\n<td class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right ltx_border_t\" id=\"S6.T3.1.2.1.3\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.2.1.3.1\" style=\"font-size:70%;\">360W</span></td>\n<td class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right ltx_border_t\" id=\"S6.T3.1.2.1.4\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.2.1.4.1\" style=\"font-size:70%;\">$4,695</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S6.T3.1.3.2\">\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_row\" id=\"S6.T3.1.3.2.1\" style=\"padding-left:1.0pt;padding-right:1.0pt;\">\n<span class=\"ltx_text\" id=\"S6.T3.1.3.2.1.1\" style=\"font-size:70%;\">DIMM &amp; CXL mem&#160;</span><cite class=\"ltx_cite ltx_citemacro_cite\"><span class=\"ltx_text\" id=\"S6.T3.1.3.2.1.2.1\" style=\"font-size:70%;\">[</span><a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib60\" title=\"\">60</a><span class=\"ltx_text\" id=\"S6.T3.1.3.2.1.3.2\" style=\"font-size:70%;\">]</span></cite>\n</th>\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_row\" id=\"S6.T3.1.3.2.2\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.3.2.2.1\" style=\"font-size:70%;\">per GB, DDR4</span></th>\n<td class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right\" id=\"S6.T3.1.3.2.3\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.3.2.3.1\" style=\"font-size:70%;\">21.6W (64GB)</span></td>\n<td class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right\" id=\"S6.T3.1.3.2.4\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.3.2.4.1\" style=\"font-size:70%;\">$4.90</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S6.T3.1.4.3\">\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_row\" id=\"S6.T3.1.4.3.1\" style=\"padding-left:1.0pt;padding-right:1.0pt;\">\n<span class=\"ltx_text\" id=\"S6.T3.1.4.3.1.1\" style=\"font-size:70%;\">DIMM&#160;</span><cite class=\"ltx_cite ltx_citemacro_cite\"><span class=\"ltx_text\" id=\"S6.T3.1.4.3.1.2.1\" style=\"font-size:70%;\">[</span><a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib60\" title=\"\">60</a><span class=\"ltx_text\" id=\"S6.T3.1.4.3.1.3.2\" style=\"font-size:70%;\">]</span></cite>\n</th>\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_row\" id=\"S6.T3.1.4.3.2\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.4.3.2.1\" style=\"font-size:70%;\">per GB, DDR5</span></th>\n<td class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right\" id=\"S6.T3.1.4.3.3\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.4.3.3.1\" style=\"font-size:70%;\">24W (64GB)</span></td>\n<td class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right\" id=\"S6.T3.1.4.3.4\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.4.3.4.1\" style=\"font-size:70%;\">$11.25</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S6.T3.1.5.4\">\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_row\" id=\"S6.T3.1.5.4.1\" style=\"padding-left:1.0pt;padding-right:1.0pt;\">\n<span class=\"ltx_text\" id=\"S6.T3.1.5.4.1.1\" style=\"font-size:70%;\">NIC&#160;</span><cite class=\"ltx_cite ltx_citemacro_cite\"><span class=\"ltx_text\" id=\"S6.T3.1.5.4.1.2.1\" style=\"font-size:70%;\">[</span><a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib61\" title=\"\">61</a><span class=\"ltx_text\" id=\"S6.T3.1.5.4.1.3.2\" style=\"font-size:70%;\">]</span></cite>\n</th>\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_row\" id=\"S6.T3.1.5.4.2\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.5.4.2.1\" style=\"font-size:70%;\">NVIDIA ConnectX-6@200Gbps IB</span></th>\n<td class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right\" id=\"S6.T3.1.5.4.3\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.5.4.3.1\" style=\"font-size:70%;\">23.6W</span></td>\n<td class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right\" id=\"S6.T3.1.5.4.4\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.5.4.4.1\" style=\"font-size:70%;\">$1,900</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S6.T3.1.6.5\">\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_row\" id=\"S6.T3.1.6.5.1\" style=\"padding-left:1.0pt;padding-right:1.0pt;\">\n<span class=\"ltx_text\" id=\"S6.T3.1.6.5.1.1\" style=\"font-size:70%;\">SWITCH&#160;</span><cite class=\"ltx_cite ltx_citemacro_cite\"><span class=\"ltx_text\" id=\"S6.T3.1.6.5.1.2.1\" style=\"font-size:70%;\">[</span><a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib62\" title=\"\">62</a><span class=\"ltx_text\" id=\"S6.T3.1.6.5.1.3.2\" style=\"font-size:70%;\">]</span></cite>\n</th>\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_row\" id=\"S6.T3.1.6.5.2\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.6.5.2.1\" style=\"font-size:70%;\">Juniper QFX10002-36Q @100Gbps</span></th>\n<td class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right\" id=\"S6.T3.1.6.5.3\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.6.5.3.1\" style=\"font-size:70%;\">360W</span></td>\n<td class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right\" id=\"S6.T3.1.6.5.4\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.6.5.4.1\" style=\"font-size:70%;\">$11,899</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S6.T3.1.7.6\">\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_row\" id=\"S6.T3.1.7.6.1\" style=\"padding-left:1.0pt;padding-right:1.0pt;\">\n<span class=\"ltx_text\" id=\"S6.T3.1.7.6.1.1\" style=\"font-size:70%;\">SWITCH + PUs&#160;</span><cite class=\"ltx_cite ltx_citemacro_cite\"><span class=\"ltx_text\" id=\"S6.T3.1.7.6.1.2.1\" style=\"font-size:70%;\">[</span><a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib63\" title=\"\">63</a><span class=\"ltx_text\" id=\"S6.T3.1.7.6.1.3.2\" style=\"font-size:70%;\">]</span></cite>\n</th>\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_row\" id=\"S6.T3.1.7.6.2\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.7.6.2.1\" style=\"font-size:70%;\">3.2Tbps, 2 pipelines (ASIC)</span></th>\n<td class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right\" id=\"S6.T3.1.7.6.3\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.7.6.3.1\" style=\"font-size:70%;\">400W</span></td>\n<td class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right\" id=\"S6.T3.1.7.6.4\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.7.6.4.1\" style=\"font-size:70%;\">$13,039</span></td>\n</tr>\n<tr class=\"ltx_tr\" id=\"S6.T3.1.8.7\">\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_row ltx_border_bb\" id=\"S6.T3.1.8.7.1\" style=\"padding-left:1.0pt;padding-right:1.0pt;\">\n<span class=\"ltx_text\" id=\"S6.T3.1.8.7.1.1\" style=\"font-size:70%;\">GPU&#160;</span><cite class=\"ltx_cite ltx_citemacro_cite\"><span class=\"ltx_text\" id=\"S6.T3.1.8.7.1.2.1\" style=\"font-size:70%;\">[</span><a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib64\" title=\"\">64</a><span class=\"ltx_text\" id=\"S6.T3.1.8.7.1.3.2\" style=\"font-size:70%;\">]</span></cite>\n</th>\n<th class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_left ltx_th ltx_th_row ltx_border_bb\" id=\"S6.T3.1.8.7.2\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.8.7.2.1\" style=\"font-size:70%;\">NVIDIA A100 80GB PCIe HBM2e</span></th>\n<td class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right ltx_border_bb\" id=\"S6.T3.1.8.7.3\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.8.7.3.1\" style=\"font-size:70%;\">300W</span></td>\n<td class=\"ltx_td ltx_nopad_l ltx_nopad_r ltx_align_right ltx_border_bb\" id=\"S6.T3.1.8.7.4\" style=\"padding-left:1.0pt;padding-right:1.0pt;\"><span class=\"ltx_text\" id=\"S6.T3.1.8.7.4.1\" style=\"font-size:70%;\">$18,900</span></td>\n</tr>\n</tbody>\n</table>\n\n",
        "footnotes": [
            "Note: The prices shown here are subject to market fluctuations and may not accurately reflect the actual procurement prices."
        ],
        "references": [
            "TCO Model: We assess capital expenditure (CAPEX) (Table III) for RDMA hardware acquisition and operational expenditure (OPEX), including three years of power usage. Traditional setups involve a CPU in the GPU server along with NICs and a network switch. PIFS-Rec uses a CPU and fabric switch. We estimate the cost of a fabric switch considering the price of a standard network switch with an Intel Tofino core\u00a0<cite class=\"ltx_cite ltx_citemacro_cite\">[<a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib63\" title=\"\">63</a>]</cite>. We get power costs from the network&#8217;s standalone consumption and DC analysis data. Figure&#160;\n[63]. We get power costs from the network\u2019s standalone consumption and DC analysis data. Figure\u00a018 demonstrates that PIFS-Rec offers superior TCO benefits compared to traditional GPU-based systems. For models with a few hundred parameters (RMC1), PIFS-Rec is 3.38<math alttext=\"\\times\" class=\"ltx_Math\" display=\"inline\" id=\"S6.SS5.p2.1.m1.1\">\n  <semantics id=\"S6.SS5.p2.1.m1.1a\">\n    <mo id=\"S6.SS5.p2.1.m1.1.1\" xref=\"S6.SS5.p2.1.m1.1.1.cmml\">&#215;</mo>\n    <annotation-xml encoding=\"MathML-Content\" id=\"S6.SS5.p2.1.m1.1b\">\n      <times id=\"S6.SS5.p2.1.m1.1.1.cmml\" xref=\"S6.SS5.p2.1.m1.1.1\"/>\n    </annotation-xml>\n    <annotation encoding=\"application/x-tex\" id=\"S6.SS5.p2.1.m1.1c\">\\times</annotation>\n    <annotation encoding=\"application/x-llamapun\" id=\"S6.SS5.p2.1.m1.1d\">&#215;</annotation>\n  </semantics>\n</math> more cost-effective. Even for the largest models (RMC4) utilizing one GPU, PIFS-Rec is 2.53\n<semantics id=\"S6.SS5.p2.1.m1.1a\">\n  <mo id=\"S6.SS5.p2.1.m1.1.1\" xref=\"S6.SS5.p2.1.m1.1.1.cmml\">&#215;</mo>\n  <annotation-xml encoding=\"MathML-Content\" id=\"S6.SS5.p2.1.m1.1b\">\n    <times id=\"S6.SS5.p2.1.m1.1.1.cmml\" xref=\"S6.SS5.p2.1.m1.1.1\"/>\n  </annotation-xml>\n  <annotation encoding=\"application/x-tex\" id=\"S6.SS5.p2.1.m1.1c\">\\times</annotation>\n  <annotation encoding=\"application/x-llamapun\" id=\"S6.SS5.p2.1.m1.1d\">&#215;</annotation>\n</semantics>\n<mo id=\"S6.SS5.p2.1.m1.1.1\" xref=\"S6.SS5.p2.1.m1.1.1.cmml\">&#215;</mo>\n\u00d7<annotation-xml encoding=\"MathML-Content\" id=\"S6.SS5.p2.1.m1.1b\">\n  <times id=\"S6.SS5.p2.1.m1.1.1.cmml\" xref=\"S6.SS5.p2.1.m1.1.1\"/>\n</annotation-xml>\n<times id=\"S6.SS5.p2.1.m1.1.1.cmml\" xref=\"S6.SS5.p2.1.m1.1.1\"/>\n<annotation encoding=\"application/x-tex\" id=\"S6.SS5.p2.1.m1.1c\">\\times</annotation>\n\\times<annotation encoding=\"application/x-llamapun\" id=\"S6.SS5.p2.1.m1.1d\">&#215;</annotation>\n\u00d7 more cost-effective. Even for the largest models (RMC4) utilizing one GPU, PIFS-Rec is 2.53<math alttext=\"\\times\" class=\"ltx_Math\" display=\"inline\" id=\"S6.SS5.p2.2.m2.1\">\n  <semantics id=\"S6.SS5.p2.2.m2.1a\">\n    <mo id=\"S6.SS5.p2.2.m2.1.1\" xref=\"S6.SS5.p2.2.m2.1.1.cmml\">&#215;</mo>\n    <annotation-xml encoding=\"MathML-Content\" id=\"S6.SS5.p2.2.m2.1b\">\n      <times id=\"S6.SS5.p2.2.m2.1.1.cmml\" xref=\"S6.SS5.p2.2.m2.1.1\"/>\n    </annotation-xml>\n    <annotation encoding=\"application/x-tex\" id=\"S6.SS5.p2.2.m2.1c\">\\times</annotation>\n    <annotation encoding=\"application/x-llamapun\" id=\"S6.SS5.p2.2.m2.1d\">&#215;</annotation>\n  </semantics>\n</math> cheaper. For instance, deploying RMC4 on a 2TB system with 64GB DIMMs requires $27,769 to build a PIFS-Rec system, whereas a parameter server with a single GPU costs $57,639. Assuming an energy cost of $0.05 per-KWh&#160;\n<semantics id=\"S6.SS5.p2.2.m2.1a\">\n  <mo id=\"S6.SS5.p2.2.m2.1.1\" xref=\"S6.SS5.p2.2.m2.1.1.cmml\">&#215;</mo>\n  <annotation-xml encoding=\"MathML-Content\" id=\"S6.SS5.p2.2.m2.1b\">\n    <times id=\"S6.SS5.p2.2.m2.1.1.cmml\" xref=\"S6.SS5.p2.2.m2.1.1\"/>\n  </annotation-xml>\n  <annotation encoding=\"application/x-tex\" id=\"S6.SS5.p2.2.m2.1c\">\\times</annotation>\n  <annotation encoding=\"application/x-llamapun\" id=\"S6.SS5.p2.2.m2.1d\">&#215;</annotation>\n</semantics>\n<mo id=\"S6.SS5.p2.2.m2.1.1\" xref=\"S6.SS5.p2.2.m2.1.1.cmml\">&#215;</mo>\n\u00d7<annotation-xml encoding=\"MathML-Content\" id=\"S6.SS5.p2.2.m2.1b\">\n  <times id=\"S6.SS5.p2.2.m2.1.1.cmml\" xref=\"S6.SS5.p2.2.m2.1.1\"/>\n</annotation-xml>\n<times id=\"S6.SS5.p2.2.m2.1.1.cmml\" xref=\"S6.SS5.p2.2.m2.1.1\"/>\n<annotation encoding=\"application/x-tex\" id=\"S6.SS5.p2.2.m2.1c\">\\times</annotation>\n\\times<annotation encoding=\"application/x-llamapun\" id=\"S6.SS5.p2.2.m2.1d\">&#215;</annotation>\n\u00d7 cheaper. For instance, deploying RMC4 on a 2TB system with 64GB DIMMs requires $27,769 to build a PIFS-Rec system, whereas a parameter server with a single GPU costs $57,639. Assuming an energy cost of $0.05 per-KWh\u00a0<cite class=\"ltx_cite ltx_citemacro_cite\">[<a class=\"ltx_ref\" href=\"https://arxiv.org/html/2409.16633v1#bib.bib68\" title=\"\">68</a>]</cite>, PIFS-Rec can save an additional $2,332.14 in OPEX over three years. In a traditional GPU system, memory cost increases with the model size, whereas in our system, TCO benefit converges to the cost-benefit of DIMM and CXL memory. For smaller models (RMC1), GPU provides better throughput (Figure&#160;\n[68], PIFS-Rec can save an additional $2,332.14 in OPEX over three years. In a traditional GPU system, memory cost increases with the model size, whereas in our system, TCO benefit converges to the cost-benefit of DIMM and CXL memory. For smaller models (RMC1), GPU provides better throughput (Figure\u00a018). However, with a large memory footprint and vector size, when memory bandwidth on the parameter server becomes the bottleneck throughput drops. In contrast, PIFS-Rec demonstrates high robustness compared to parameter server-based solutions and outperforms a 4-GPU cluster by 1.6<math alttext=\"\\times\" class=\"ltx_Math\" display=\"inline\" id=\"S6.SS5.p2.3.m3.1\">\n  <semantics id=\"S6.SS5.p2.3.m3.1a\">\n    <mo id=\"S6.SS5.p2.3.m3.1.1\" xref=\"S6.SS5.p2.3.m3.1.1.cmml\">&#215;</mo>\n    <annotation-xml encoding=\"MathML-Content\" id=\"S6.SS5.p2.3.m3.1b\">\n      <times id=\"S6.SS5.p2.3.m3.1.1.cmml\" xref=\"S6.SS5.p2.3.m3.1.1\"/>\n    </annotation-xml>\n    <annotation encoding=\"application/x-tex\" id=\"S6.SS5.p2.3.m3.1c\">\\times</annotation>\n    <annotation encoding=\"application/x-llamapun\" id=\"S6.SS5.p2.3.m3.1d\">&#215;</annotation>\n  </semantics>\n</math>. To understand the margin gain, we calculate performance-per-watt (PPW). As the model size increases, the PIFS-Rec&#8217;s PPW improves from 1.22\n<semantics id=\"S6.SS5.p2.3.m3.1a\">\n  <mo id=\"S6.SS5.p2.3.m3.1.1\" xref=\"S6.SS5.p2.3.m3.1.1.cmml\">&#215;</mo>\n  <annotation-xml encoding=\"MathML-Content\" id=\"S6.SS5.p2.3.m3.1b\">\n    <times id=\"S6.SS5.p2.3.m3.1.1.cmml\" xref=\"S6.SS5.p2.3.m3.1.1\"/>\n  </annotation-xml>\n  <annotation encoding=\"application/x-tex\" id=\"S6.SS5.p2.3.m3.1c\">\\times</annotation>\n  <annotation encoding=\"application/x-llamapun\" id=\"S6.SS5.p2.3.m3.1d\">&#215;</annotation>\n</semantics>\n<mo id=\"S6.SS5.p2.3.m3.1.1\" xref=\"S6.SS5.p2.3.m3.1.1.cmml\">&#215;</mo>\n\u00d7<annotation-xml encoding=\"MathML-Content\" id=\"S6.SS5.p2.3.m3.1b\">\n  <times id=\"S6.SS5.p2.3.m3.1.1.cmml\" xref=\"S6.SS5.p2.3.m3.1.1\"/>\n</annotation-xml>\n<times id=\"S6.SS5.p2.3.m3.1.1.cmml\" xref=\"S6.SS5.p2.3.m3.1.1\"/>\n<annotation encoding=\"application/x-tex\" id=\"S6.SS5.p2.3.m3.1c\">\\times</annotation>\n\\times<annotation encoding=\"application/x-llamapun\" id=\"S6.SS5.p2.3.m3.1d\">&#215;</annotation>\n\u00d7. To understand the margin gain, we calculate performance-per-watt (PPW). As the model size increases, the PIFS-Rec\u2019s PPW improves from 1.22<math alttext=\"\\times\" class=\"ltx_Math\" display=\"inline\" id=\"S6.SS5.p2.4.m4.1\">\n  <semantics id=\"S6.SS5.p2.4.m4.1a\">\n    <mo id=\"S6.SS5.p2.4.m4.1.1\" xref=\"S6.SS5.p2.4.m4.1.1.cmml\">&#215;</mo>\n    <annotation-xml encoding=\"MathML-Content\" id=\"S6.SS5.p2.4.m4.1b\">\n      <times id=\"S6.SS5.p2.4.m4.1.1.cmml\" xref=\"S6.SS5.p2.4.m4.1.1\"/>\n    </annotation-xml>\n    <annotation encoding=\"application/x-tex\" id=\"S6.SS5.p2.4.m4.1c\">\\times</annotation>\n    <annotation encoding=\"application/x-llamapun\" id=\"S6.SS5.p2.4.m4.1d\">&#215;</annotation>\n  </semantics>\n</math> to 1.61\n<semantics id=\"S6.SS5.p2.4.m4.1a\">\n  <mo id=\"S6.SS5.p2.4.m4.1.1\" xref=\"S6.SS5.p2.4.m4.1.1.cmml\">&#215;</mo>\n  <annotation-xml encoding=\"MathML-Content\" id=\"S6.SS5.p2.4.m4.1b\">\n    <times id=\"S6.SS5.p2.4.m4.1.1.cmml\" xref=\"S6.SS5.p2.4.m4.1.1\"/>\n  </annotation-xml>\n  <annotation encoding=\"application/x-tex\" id=\"S6.SS5.p2.4.m4.1c\">\\times</annotation>\n  <annotation encoding=\"application/x-llamapun\" id=\"S6.SS5.p2.4.m4.1d\">&#215;</annotation>\n</semantics>\n<mo id=\"S6.SS5.p2.4.m4.1.1\" xref=\"S6.SS5.p2.4.m4.1.1.cmml\">&#215;</mo>\n\u00d7<annotation-xml encoding=\"MathML-Content\" id=\"S6.SS5.p2.4.m4.1b\">\n  <times id=\"S6.SS5.p2.4.m4.1.1.cmml\" xref=\"S6.SS5.p2.4.m4.1.1\"/>\n</annotation-xml>\n<times id=\"S6.SS5.p2.4.m4.1.1.cmml\" xref=\"S6.SS5.p2.4.m4.1.1\"/>\n<annotation encoding=\"application/x-tex\" id=\"S6.SS5.p2.4.m4.1c\">\\times</annotation>\n\\times<annotation encoding=\"application/x-llamapun\" id=\"S6.SS5.p2.4.m4.1d\">&#215;</annotation>\n\u00d7 to 1.61<math alttext=\"\\times\" class=\"ltx_Math\" display=\"inline\" id=\"S6.SS5.p2.5.m5.1\">\n  <semantics id=\"S6.SS5.p2.5.m5.1a\">\n    <mo id=\"S6.SS5.p2.5.m5.1.1\" xref=\"S6.SS5.p2.5.m5.1.1.cmml\">&#215;</mo>\n    <annotation-xml encoding=\"MathML-Content\" id=\"S6.SS5.p2.5.m5.1b\">\n      <times id=\"S6.SS5.p2.5.m5.1.1.cmml\" xref=\"S6.SS5.p2.5.m5.1.1\"/>\n    </annotation-xml>\n    <annotation encoding=\"application/x-tex\" id=\"S6.SS5.p2.5.m5.1c\">\\times</annotation>\n    <annotation encoding=\"application/x-llamapun\" id=\"S6.SS5.p2.5.m5.1d\">&#215;</annotation>\n  </semantics>\n</math>, compared to a 4-GPU conventional parameter server-based system.\n<semantics id=\"S6.SS5.p2.5.m5.1a\">\n  <mo id=\"S6.SS5.p2.5.m5.1.1\" xref=\"S6.SS5.p2.5.m5.1.1.cmml\">&#215;</mo>\n  <annotation-xml encoding=\"MathML-Content\" id=\"S6.SS5.p2.5.m5.1b\">\n    <times id=\"S6.SS5.p2.5.m5.1.1.cmml\" xref=\"S6.SS5.p2.5.m5.1.1\"/>\n  </annotation-xml>\n  <annotation encoding=\"application/x-tex\" id=\"S6.SS5.p2.5.m5.1c\">\\times</annotation>\n  <annotation encoding=\"application/x-llamapun\" id=\"S6.SS5.p2.5.m5.1d\">&#215;</annotation>\n</semantics>\n<mo id=\"S6.SS5.p2.5.m5.1.1\" xref=\"S6.SS5.p2.5.m5.1.1.cmml\">&#215;</mo>\n\u00d7<annotation-xml encoding=\"MathML-Content\" id=\"S6.SS5.p2.5.m5.1b\">\n  <times id=\"S6.SS5.p2.5.m5.1.1.cmml\" xref=\"S6.SS5.p2.5.m5.1.1\"/>\n</annotation-xml>\n<times id=\"S6.SS5.p2.5.m5.1.1.cmml\" xref=\"S6.SS5.p2.5.m5.1.1\"/>\n<annotation encoding=\"application/x-tex\" id=\"S6.SS5.p2.5.m5.1c\">\\times</annotation>\n\\times<annotation encoding=\"application/x-llamapun\" id=\"S6.SS5.p2.5.m5.1d\">&#215;</annotation>\n\u00d7, compared to a 4-GPU conventional parameter server-based system."
        ]
    }
}