INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/18340045_guanyawen/18340045_guanyawen_project_files/CPU/CPU.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/18340045_guanyawen/18340045_guanyawen_project_files/CPU/CPU.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/18340045_guanyawen/18340045_guanyawen_project_files/CPU/CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/18340045_guanyawen/18340045_guanyawen_project_files/CPU/CPU.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/18340045_guanyawen/18340045_guanyawen_project_files/CPU/CPU.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/18340045_guanyawen/18340045_guanyawen_project_files/CPU/CPU.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/18340045_guanyawen/18340045_guanyawen_project_files/CPU/CPU.srcs/sources_1/new/aluCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/18340045_guanyawen/18340045_guanyawen_project_files/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/18340045_guanyawen/18340045_guanyawen_project_files/CPU/CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/18340045_guanyawen/18340045_guanyawen_project_files/CPU/CPU.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A_GW/Courses/Computer_organization/lab/vivado/18340045_guanyawen/18340045_guanyawen_project_files/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
