{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675912426377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675912426377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 00:13:46 2023 " "Processing started: Thu Feb 09 00:13:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675912426377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675912426377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HelloWorld_from_NIOS_II -c HelloWorld_from_NIOS_II " "Command: quartus_map --read_settings_files=on --write_settings_files=off HelloWorld_from_NIOS_II -c HelloWorld_from_NIOS_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675912426377 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675912426785 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "JSJCCA_QSYS.qsys " "Elaborating Qsys system entity \"JSJCCA_QSYS.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912426848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:47 Progress: Loading HelloWorld_from_NIOS_II/JSJCCA_QSYS.qsys " "2023.02.09.01:13:47 Progress: Loading HelloWorld_from_NIOS_II/JSJCCA_QSYS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912427664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:47 Progress: Reading input file " "2023.02.09.01:13:47 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912427868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:47 Progress: Adding clk \[clock_source 13.0\] " "2023.02.09.01:13:47 Progress: Adding clk \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912427899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:48 Progress: Parameterizing module clk " "2023.02.09.01:13:48 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912428087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:48 Progress: Adding nios2_qsys \[altera_nios2_qsys 13.0\] " "2023.02.09.01:13:48 Progress: Adding nios2_qsys \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912428087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:48 Progress: Parameterizing module nios2_qsys " "2023.02.09.01:13:48 Progress: Parameterizing module nios2_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912428827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:48 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2023.02.09.01:13:48 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912428827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:48 Progress: Parameterizing module onchip_memory2 " "2023.02.09.01:13:48 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912428904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:48 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2023.02.09.01:13:48 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912428904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:48 Progress: Parameterizing module jtag_uart " "2023.02.09.01:13:48 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912428936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:48 Progress: Adding timer \[altera_avalon_timer 13.0.1.99.2\] " "2023.02.09.01:13:48 Progress: Adding timer \[altera_avalon_timer 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912428951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:48 Progress: Parameterizing module timer " "2023.02.09.01:13:48 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912428982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:48 Progress: Adding led_yellow \[altera_avalon_pio 13.0.1.99.2\] " "2023.02.09.01:13:48 Progress: Adding led_yellow \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912428982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:49 Progress: Parameterizing module led_yellow " "2023.02.09.01:13:49 Progress: Parameterizing module led_yellow" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912429030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:49 Progress: Adding key \[altera_avalon_pio 13.0.1.99.2\] " "2023.02.09.01:13:49 Progress: Adding key \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912429030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:49 Progress: Parameterizing module key " "2023.02.09.01:13:49 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912429045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:49 Progress: Building connections " "2023.02.09.01:13:49 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912429045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:49 Progress: Parameterizing connections " "2023.02.09.01:13:49 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912429344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:49 Progress: Validating " "2023.02.09.01:13:49 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912429344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:13:49 Progress: Done reading input file " "2023.02.09.01:13:49 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912429908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JSJCCA_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "JSJCCA_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912430191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JSJCCA_QSYS: Generating JSJCCA_QSYS \"JSJCCA_QSYS\" for QUARTUS_SYNTH " "JSJCCA_QSYS: Generating JSJCCA_QSYS \"JSJCCA_QSYS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912430803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 7 modules, 26 connections " "Pipeline_bridge_swap_transform: After transform: 7 modules, 26 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912430980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912430989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 15 modules, 50 connections " "Merlin_translator_transform: After transform: 15 modules, 50 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912431393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 30 modules, 124 connections " "Merlin_domain_transform: After transform: 30 modules, 124 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912431920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 38 modules, 148 connections " "Merlin_router_transform: After transform: 38 modules, 148 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 39 modules, 150 connections " "Reset_adaptation_transform: After transform: 39 modules, 150 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 54 modules, 190 connections " "Merlin_network_to_switch_transform: After transform: 54 modules, 190 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 54 modules, 190 connections " "Merlin_mm_transform: After transform: 54 modules, 190 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 55 modules, 193 connections " "Merlin_interrupt_mapper_transform: After transform: 55 modules, 193 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432441 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912432979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Starting RTL generation for module 'JSJCCA_QSYS_nios2_qsys' " "Nios2_qsys: Starting RTL generation for module 'JSJCCA_QSYS_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912433261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys:   Generation command is \[exec F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -- F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=JSJCCA_QSYS_nios2_qsys --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0001_nios2_qsys_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0001_nios2_qsys_gen//JSJCCA_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys:   Generation command is \[exec F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -- F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=JSJCCA_QSYS_nios2_qsys --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0001_nios2_qsys_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0001_nios2_qsys_gen//JSJCCA_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912433261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:13:53 (*) Starting Nios II generation " "Nios2_qsys: # 2023.02.09 00:13:53 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:13:53 (*)   Checking for plaintext license. " "Nios2_qsys: # 2023.02.09 00:13:53 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:13:54 (*)   Couldn't query license setup in Quartus directory F:/altera/quartus " "Nios2_qsys: # 2023.02.09 00:13:54 (*)   Couldn't query license setup in Quartus directory F:/altera/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:13:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys: # 2023.02.09 00:13:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:13:54 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys: # 2023.02.09 00:13:54 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:13:54 (*)   Plaintext license not found. " "Nios2_qsys: # 2023.02.09 00:13:54 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:13:54 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys: # 2023.02.09 00:13:54 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:13:54 (*)   Elaborating CPU configuration settings " "Nios2_qsys: # 2023.02.09 00:13:54 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:13:54 (*)   Creating all objects for CPU " "Nios2_qsys: # 2023.02.09 00:13:54 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:13:55 (*)   Generating RTL from CPU objects " "Nios2_qsys: # 2023.02.09 00:13:55 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:13:55 (*)   Creating plain-text RTL " "Nios2_qsys: # 2023.02.09 00:13:55 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:13:58 (*) Done Nios II generation " "Nios2_qsys: # 2023.02.09 00:13:58 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Done RTL generation for module 'JSJCCA_QSYS_nios2_qsys' " "Nios2_qsys: Done RTL generation for module 'JSJCCA_QSYS_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: \"JSJCCA_QSYS\" instantiated altera_nios2_qsys \"nios2_qsys\" " "Nios2_qsys: \"JSJCCA_QSYS\" instantiated altera_nios2_qsys \"nios2_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'JSJCCA_QSYS_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'JSJCCA_QSYS_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=JSJCCA_QSYS_onchip_memory2 --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0002_onchip_memory2_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0002_onchip_memory2_gen//JSJCCA_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=JSJCCA_QSYS_onchip_memory2 --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0002_onchip_memory2_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0002_onchip_memory2_gen//JSJCCA_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'JSJCCA_QSYS_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'JSJCCA_QSYS_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"JSJCCA_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"JSJCCA_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'JSJCCA_QSYS_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'JSJCCA_QSYS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=JSJCCA_QSYS_jtag_uart --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0003_jtag_uart_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0003_jtag_uart_gen//JSJCCA_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=JSJCCA_QSYS_jtag_uart --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0003_jtag_uart_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0003_jtag_uart_gen//JSJCCA_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912438933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'JSJCCA_QSYS_jtag_uart' " "Jtag_uart: Done RTL generation for module 'JSJCCA_QSYS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912439372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"JSJCCA_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"JSJCCA_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912439388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'JSJCCA_QSYS_timer' " "Timer: Starting RTL generation for module 'JSJCCA_QSYS_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912439388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=JSJCCA_QSYS_timer --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0004_timer_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0004_timer_gen//JSJCCA_QSYS_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=JSJCCA_QSYS_timer --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0004_timer_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0004_timer_gen//JSJCCA_QSYS_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912439388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'JSJCCA_QSYS_timer' " "Timer: Done RTL generation for module 'JSJCCA_QSYS_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912439733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"JSJCCA_QSYS\" instantiated altera_avalon_timer \"timer\" " "Timer: \"JSJCCA_QSYS\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912439749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_yellow: Starting RTL generation for module 'JSJCCA_QSYS_led_yellow' " "Led_yellow: Starting RTL generation for module 'JSJCCA_QSYS_led_yellow'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912439752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_yellow:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=JSJCCA_QSYS_led_yellow --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0005_led_yellow_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0005_led_yellow_gen//JSJCCA_QSYS_led_yellow_component_configuration.pl  --do_build_sim=0  \] " "Led_yellow:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=JSJCCA_QSYS_led_yellow --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0005_led_yellow_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0005_led_yellow_gen//JSJCCA_QSYS_led_yellow_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912439752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_yellow: Done RTL generation for module 'JSJCCA_QSYS_led_yellow' " "Led_yellow: Done RTL generation for module 'JSJCCA_QSYS_led_yellow'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_yellow: \"JSJCCA_QSYS\" instantiated altera_avalon_pio \"led_yellow\" " "Led_yellow: \"JSJCCA_QSYS\" instantiated altera_avalon_pio \"led_yellow\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'JSJCCA_QSYS_key' " "Key: Starting RTL generation for module 'JSJCCA_QSYS_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=JSJCCA_QSYS_key --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0006_key_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0006_key_gen//JSJCCA_QSYS_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=JSJCCA_QSYS_key --dir=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0006_key_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_3898796912372228212.dir/0006_key_gen//JSJCCA_QSYS_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'JSJCCA_QSYS_key' " "Key: Done RTL generation for module 'JSJCCA_QSYS_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"JSJCCA_QSYS\" instantiated altera_avalon_pio \"key\" " "Key: \"JSJCCA_QSYS\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_instruction_master_translator: \"JSJCCA_QSYS\" instantiated altera_merlin_master_translator \"nios2_qsys_instruction_master_translator\" " "Nios2_qsys_instruction_master_translator: \"JSJCCA_QSYS\" instantiated altera_merlin_master_translator \"nios2_qsys_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator: \"JSJCCA_QSYS\" instantiated altera_merlin_slave_translator \"nios2_qsys_jtag_debug_module_translator\" " "Nios2_qsys_jtag_debug_module_translator: \"JSJCCA_QSYS\" instantiated altera_merlin_slave_translator \"nios2_qsys_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: \"JSJCCA_QSYS\" instantiated altera_merlin_master_agent \"nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: \"JSJCCA_QSYS\" instantiated altera_merlin_master_agent \"nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"JSJCCA_QSYS\" instantiated altera_merlin_slave_agent \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"JSJCCA_QSYS\" instantiated altera_merlin_slave_agent \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"JSJCCA_QSYS\" instantiated altera_avalon_sc_fifo \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"JSJCCA_QSYS\" instantiated altera_avalon_sc_fifo \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"JSJCCA_QSYS\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"JSJCCA_QSYS\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"JSJCCA_QSYS\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"JSJCCA_QSYS\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"JSJCCA_QSYS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"JSJCCA_QSYS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"JSJCCA_QSYS\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"JSJCCA_QSYS\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"JSJCCA_QSYS\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"JSJCCA_QSYS\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"JSJCCA_QSYS\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"JSJCCA_QSYS\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"JSJCCA_QSYS\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"JSJCCA_QSYS\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"JSJCCA_QSYS\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"JSJCCA_QSYS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JSJCCA_QSYS: Done JSJCCA_QSYS\" with 20 modules, 80 files, 1609513 bytes " "JSJCCA_QSYS: Done JSJCCA_QSYS\" with 20 modules, 80 files, 1609513 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912440565 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "JSJCCA_QSYS.qsys " "Finished elaborating Qsys system entity \"JSJCCA_QSYS.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912441342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_timer " "Found entity 1: JSJCCA_QSYS_timer" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_timer.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_rsp_xbar_mux " "Found entity 1: JSJCCA_QSYS_rsp_xbar_mux" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_rsp_xbar_mux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_rsp_xbar_demux " "Found entity 1: JSJCCA_QSYS_rsp_xbar_demux" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_rsp_xbar_demux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_onchip_memory2 " "Found entity 1: JSJCCA_QSYS_onchip_memory2" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_test_bench " "Found entity 1: JSJCCA_QSYS_nios2_qsys_test_bench" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_test_bench.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: JSJCCA_QSYS_nios2_qsys_oci_test_bench" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys.v 21 21 " "Found 21 design units, including 21 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_register_bank_a_module " "Found entity 1: JSJCCA_QSYS_nios2_qsys_register_bank_a_module" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_nios2_qsys_register_bank_b_module " "Found entity 2: JSJCCA_QSYS_nios2_qsys_register_bank_b_module" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "3 JSJCCA_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 3: JSJCCA_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "4 JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 4: JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "5 JSJCCA_QSYS_nios2_qsys_nios2_ocimem " "Found entity 5: JSJCCA_QSYS_nios2_qsys_nios2_ocimem" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "6 JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 6: JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "7 JSJCCA_QSYS_nios2_qsys_nios2_oci_break " "Found entity 7: JSJCCA_QSYS_nios2_qsys_nios2_oci_break" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "8 JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 8: JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "9 JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 9: JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "10 JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 10: JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "11 JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 11: JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "12 JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 12: JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "13 JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 13: JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "14 JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 14: JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "15 JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 15: JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "16 JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 16: JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "17 JSJCCA_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 17: JSJCCA_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "18 JSJCCA_QSYS_nios2_qsys_nios2_oci_im " "Found entity 18: JSJCCA_QSYS_nios2_qsys_nios2_oci_im" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "19 JSJCCA_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 19: JSJCCA_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "20 JSJCCA_QSYS_nios2_qsys_nios2_oci " "Found entity 20: JSJCCA_QSYS_nios2_qsys_nios2_oci" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""} { "Info" "ISGN_ENTITY_NAME" "21 JSJCCA_QSYS_nios2_qsys " "Found entity 21: JSJCCA_QSYS_nios2_qsys" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_led_yellow.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_led_yellow.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_led_yellow " "Found entity 1: JSJCCA_QSYS_led_yellow" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_led_yellow.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_led_yellow.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_key " "Found entity 1: JSJCCA_QSYS_key" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_key.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: JSJCCA_QSYS_jtag_uart_sim_scfifo_w" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441515 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_jtag_uart_scfifo_w " "Found entity 2: JSJCCA_QSYS_jtag_uart_scfifo_w" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441515 ""} { "Info" "ISGN_ENTITY_NAME" "3 JSJCCA_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: JSJCCA_QSYS_jtag_uart_sim_scfifo_r" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441515 ""} { "Info" "ISGN_ENTITY_NAME" "4 JSJCCA_QSYS_jtag_uart_scfifo_r " "Found entity 4: JSJCCA_QSYS_jtag_uart_scfifo_r" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441515 ""} { "Info" "ISGN_ENTITY_NAME" "5 JSJCCA_QSYS_jtag_uart " "Found entity 5: JSJCCA_QSYS_jtag_uart" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_irq_mapper " "Found entity 1: JSJCCA_QSYS_irq_mapper" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_irq_mapper.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel JSJCCA_QSYS_id_router.sv(48) " "Verilog HDL Declaration information at JSJCCA_QSYS_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912441531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel JSJCCA_QSYS_id_router.sv(49) " "Verilog HDL Declaration information at JSJCCA_QSYS_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912441531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_id_router_default_decode " "Found entity 1: JSJCCA_QSYS_id_router_default_decode" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441531 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_id_router " "Found entity 2: JSJCCA_QSYS_id_router" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_cmd_xbar_mux " "Found entity 1: JSJCCA_QSYS_cmd_xbar_mux" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_cmd_xbar_mux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_cmd_xbar_demux " "Found entity 1: JSJCCA_QSYS_cmd_xbar_demux" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_cmd_xbar_demux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel JSJCCA_QSYS_addr_router.sv(48) " "Verilog HDL Declaration information at JSJCCA_QSYS_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912441562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel JSJCCA_QSYS_addr_router.sv(49) " "Verilog HDL Declaration information at JSJCCA_QSYS_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912441562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_addr_router_default_decode " "Found entity 1: JSJCCA_QSYS_addr_router_default_decode" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441562 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_addr_router " "Found entity 2: JSJCCA_QSYS_addr_router" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsjcca_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441656 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912441656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912441656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_timer_s1_translator-rtl " "Found design unit 1: jsjcca_qsys_timer_s1_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442142 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_timer_s1_translator " "Found entity 1: jsjcca_qsys_timer_s1_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_onchip_memory2_s1_translator-rtl " "Found design unit 1: jsjcca_qsys_onchip_memory2_s1_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442158 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_onchip_memory2_s1_translator " "Found entity 1: jsjcca_qsys_onchip_memory2_s1_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_nios2_qsys_jtag_debug_module_translator-rtl " "Found design unit 1: jsjcca_qsys_nios2_qsys_jtag_debug_module_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442158 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_nios2_qsys_jtag_debug_module_translator " "Found entity 1: jsjcca_qsys_nios2_qsys_jtag_debug_module_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_nios2_qsys_instruction_master_translator-rtl " "Found design unit 1: jsjcca_qsys_nios2_qsys_instruction_master_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442174 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_nios2_qsys_instruction_master_translator " "Found entity 1: jsjcca_qsys_nios2_qsys_instruction_master_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_nios2_qsys_data_master_translator-rtl " "Found design unit 1: jsjcca_qsys_nios2_qsys_data_master_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442190 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_nios2_qsys_data_master_translator " "Found entity 1: jsjcca_qsys_nios2_qsys_data_master_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_led_yellow_s1_translator-rtl " "Found design unit 1: jsjcca_qsys_led_yellow_s1_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442190 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_led_yellow_s1_translator " "Found entity 1: jsjcca_qsys_led_yellow_s1_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_key_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_key_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_key_s1_translator-rtl " "Found design unit 1: jsjcca_qsys_key_s1_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442206 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_key_s1_translator " "Found entity 1: jsjcca_qsys_key_s1_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442222 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JSJCCA_QSYS-rtl " "Found design unit 1: JSJCCA_QSYS-rtl" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442237 ""} { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS " "Found entity 1: JSJCCA_QSYS" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld_from_nios_ii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file helloworld_from_nios_ii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HelloWorld_from_Nios_II-hardware " "Found design unit 1: HelloWorld_from_Nios_II-hardware" {  } { { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442237 ""} { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_from_Nios_II " "Found entity 1: HelloWorld_from_Nios_II" {  } { { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/jsjcca_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/jsjcca_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS " "Found entity 1: JSJCCA_QSYS" {  } { { "db/ip/JSJCCA_QSYS/JSJCCA_QSYS.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/JSJCCA_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel JSJCCA_QSYS_addr_router.sv(48) " "Verilog HDL Declaration information at JSJCCA_QSYS_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912442285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel JSJCCA_QSYS_addr_router.sv(49) " "Verilog HDL Declaration information at JSJCCA_QSYS_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912442285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_addr_router_default_decode " "Found entity 1: JSJCCA_QSYS_addr_router_default_decode" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442285 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_addr_router " "Found entity 2: JSJCCA_QSYS_addr_router" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_cmd_xbar_demux " "Found entity 1: JSJCCA_QSYS_cmd_xbar_demux" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_cmd_xbar_demux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_cmd_xbar_mux " "Found entity 1: JSJCCA_QSYS_cmd_xbar_mux" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_cmd_xbar_mux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel JSJCCA_QSYS_id_router.sv(48) " "Verilog HDL Declaration information at JSJCCA_QSYS_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912442316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel JSJCCA_QSYS_id_router.sv(49) " "Verilog HDL Declaration information at JSJCCA_QSYS_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912442316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_id_router_default_decode " "Found entity 1: JSJCCA_QSYS_id_router_default_decode" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442316 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_id_router " "Found entity 2: JSJCCA_QSYS_id_router" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_irq_mapper " "Found entity 1: JSJCCA_QSYS_irq_mapper" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_irq_mapper.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: JSJCCA_QSYS_jtag_uart_sim_scfifo_w" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442332 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_jtag_uart_scfifo_w " "Found entity 2: JSJCCA_QSYS_jtag_uart_scfifo_w" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442332 ""} { "Info" "ISGN_ENTITY_NAME" "3 JSJCCA_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: JSJCCA_QSYS_jtag_uart_sim_scfifo_r" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442332 ""} { "Info" "ISGN_ENTITY_NAME" "4 JSJCCA_QSYS_jtag_uart_scfifo_r " "Found entity 4: JSJCCA_QSYS_jtag_uart_scfifo_r" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442332 ""} { "Info" "ISGN_ENTITY_NAME" "5 JSJCCA_QSYS_jtag_uart " "Found entity 5: JSJCCA_QSYS_jtag_uart" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_key " "Found entity 1: JSJCCA_QSYS_key" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_key.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_led_yellow.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_led_yellow.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_led_yellow " "Found entity 1: JSJCCA_QSYS_led_yellow" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_led_yellow.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_led_yellow.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_register_bank_a_module " "Found entity 1: JSJCCA_QSYS_nios2_qsys_register_bank_a_module" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_nios2_qsys_register_bank_b_module " "Found entity 2: JSJCCA_QSYS_nios2_qsys_register_bank_b_module" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "3 JSJCCA_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 3: JSJCCA_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "4 JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 4: JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "5 JSJCCA_QSYS_nios2_qsys_nios2_ocimem " "Found entity 5: JSJCCA_QSYS_nios2_qsys_nios2_ocimem" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "6 JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 6: JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "7 JSJCCA_QSYS_nios2_qsys_nios2_oci_break " "Found entity 7: JSJCCA_QSYS_nios2_qsys_nios2_oci_break" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "8 JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 8: JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "9 JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 9: JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "10 JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 10: JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "11 JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 11: JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "12 JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 12: JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "13 JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 13: JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "14 JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 14: JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "15 JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 15: JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "16 JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 16: JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "17 JSJCCA_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 17: JSJCCA_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "18 JSJCCA_QSYS_nios2_qsys_nios2_oci_im " "Found entity 18: JSJCCA_QSYS_nios2_qsys_nios2_oci_im" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "19 JSJCCA_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 19: JSJCCA_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "20 JSJCCA_QSYS_nios2_qsys_nios2_oci " "Found entity 20: JSJCCA_QSYS_nios2_qsys_nios2_oci" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""} { "Info" "ISGN_ENTITY_NAME" "21 JSJCCA_QSYS_nios2_qsys " "Found entity 21: JSJCCA_QSYS_nios2_qsys" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: JSJCCA_QSYS_nios2_qsys_oci_test_bench" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_test_bench " "Found entity 1: JSJCCA_QSYS_nios2_qsys_test_bench" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_test_bench.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_onchip_memory2 " "Found entity 1: JSJCCA_QSYS_onchip_memory2" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_rsp_xbar_demux " "Found entity 1: JSJCCA_QSYS_rsp_xbar_demux" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_rsp_xbar_demux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_rsp_xbar_mux " "Found entity 1: JSJCCA_QSYS_rsp_xbar_mux" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_rsp_xbar_mux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_timer " "Found entity 1: JSJCCA_QSYS_timer" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_timer.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/jsjcca_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442489 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_merlin_master_translator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_reset_controller.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_reset_synchronizer.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912442583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912442583 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(1567) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(1567): conditional expression evaluates to a constant" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912442599 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(1569) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(1569): conditional expression evaluates to a constant" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912442599 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(1725) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(1725): conditional expression evaluates to a constant" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912442599 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(2553) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(2553): conditional expression evaluates to a constant" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912442599 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(1567) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912442630 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(1569) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912442630 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(1725) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912442630 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(2553) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912442645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HelloWorld_from_NIOS_II " "Elaborating entity \"HelloWorld_from_NIOS_II\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675912442771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS JSJCCA_QSYS:Processor " "Elaborating entity \"JSJCCA_QSYS\" for hierarchy \"JSJCCA_QSYS:Processor\"" {  } { { "HelloWorld_from_NIOS_II.vhd" "Processor" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912442771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_test_bench JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_test_bench:the_JSJCCA_QSYS_nios2_qsys_test_bench " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_test_bench\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_test_bench:the_JSJCCA_QSYS_nios2_qsys_test_bench\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_test_bench" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_register_bank_a_module JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_register_bank_a_module\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "JSJCCA_QSYS_nios2_qsys_register_bank_a" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_altsyncram" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file JSJCCA_QSYS_nios2_qsys_rf_ram_a.mif " "Parameter \"init_file\" = \"JSJCCA_QSYS_nios2_qsys_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443210 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912443210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9h1 " "Found entity 1: altsyncram_g9h1" {  } { { "db/altsyncram_g9h1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_g9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912443305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912443305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g9h1 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g9h1:auto_generated " "Elaborating entity \"altsyncram_g9h1\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_register_bank_b_module JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_register_bank_b_module\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "JSJCCA_QSYS_nios2_qsys_register_bank_b" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_altsyncram" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file JSJCCA_QSYS_nios2_qsys_rf_ram_b.mif " "Parameter \"init_file\" = \"JSJCCA_QSYS_nios2_qsys_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443336 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912443336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h9h1 " "Found entity 1: altsyncram_h9h1" {  } { { "db/altsyncram_h9h1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_h9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912443414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912443414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h9h1 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h9h1:auto_generated " "Elaborating entity \"altsyncram_h9h1\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_debug JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_altera_std_synchronizer" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912443477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443477 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912443477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_ocimem JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_ocimem\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "JSJCCA_QSYS_nios2_qsys_ociram_sp_ram" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_altsyncram" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912443493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file JSJCCA_QSYS_nios2_qsys_ociram_default_contents.mif " "Parameter \"init_file\" = \"JSJCCA_QSYS_nios2_qsys_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443493 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912443493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_km81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_km81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_km81 " "Found entity 1: altsyncram_km81" {  } { { "db/altsyncram_km81.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_km81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912443587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912443587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_km81 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_km81:auto_generated " "Elaborating entity \"altsyncram_km81\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_km81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg:the_JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg:the_JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_break JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_break:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_break " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_break\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_break:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_break\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_break" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace\|JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode:JSJCCA_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace\|JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode:JSJCCA_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "JSJCCA_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count:JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count:JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc:JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc:JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc:JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc:JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_oci_test_bench JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_oci_test_bench:the_JSJCCA_QSYS_nios2_qsys_oci_test_bench " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_oci_test_bench\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_oci_test_bench:the_JSJCCA_QSYS_nios2_qsys_oci_test_bench\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_oci_test_bench" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_pib JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_pib:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_pib " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_pib\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_pib:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_pib\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_pib" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_im JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_im:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_im " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_im\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_im:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_im\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_im" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912443712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443712 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912443712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443712 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_onchip_memory2 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"JSJCCA_QSYS_onchip_memory2\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "onchip_memory2" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "the_altsyncram" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912443791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file JSJCCA_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"JSJCCA_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6490 " "Parameter \"maximum_depth\" = \"6490\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6490 " "Parameter \"numwords_a\" = \"6490\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443791 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912443791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9cd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9cd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9cd1 " "Found entity 1: altsyncram_9cd1" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912443870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912443870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9cd1 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated " "Elaborating entity \"altsyncram_9cd1\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912443870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_jtag_uart JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"JSJCCA_QSYS_jtag_uart\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "jtag_uart" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_jtag_uart_scfifo_w JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"JSJCCA_QSYS_jtag_uart_scfifo_w\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "the_JSJCCA_QSYS_jtag_uart_scfifo_w" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "wfifo" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912444292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444292 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912444292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912444371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912444371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912444402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912444402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912444418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912444418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912444496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912444496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912444575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912444575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912444662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912444662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912444732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912444732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_jtag_uart_scfifo_r JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_r:the_JSJCCA_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"JSJCCA_QSYS_jtag_uart_scfifo_r\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_r:the_JSJCCA_QSYS_jtag_uart_scfifo_r\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "the_JSJCCA_QSYS_jtag_uart_scfifo_r" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:JSJCCA_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:JSJCCA_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "JSJCCA_QSYS_jtag_uart_alt_jtag_atlantic" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:JSJCCA_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:JSJCCA_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912444889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:JSJCCA_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:JSJCCA_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444889 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912444889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_timer JSJCCA_QSYS:Processor\|JSJCCA_QSYS_timer:timer " "Elaborating entity \"JSJCCA_QSYS_timer\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_timer:timer\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "timer" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_led_yellow JSJCCA_QSYS:Processor\|JSJCCA_QSYS_led_yellow:led_yellow " "Elaborating entity \"JSJCCA_QSYS_led_yellow\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_led_yellow:led_yellow\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "led_yellow" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_key JSJCCA_QSYS:Processor\|JSJCCA_QSYS_key:key " "Elaborating entity \"JSJCCA_QSYS_key\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_key:key\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "key" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_nios2_qsys_instruction_master_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"jsjcca_qsys_nios2_qsys_instruction_master_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys_instruction_master_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444904 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444904 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444904 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444904 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444904 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444904 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "nios2_qsys_instruction_master_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_nios2_qsys_data_master_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"jsjcca_qsys_nios2_qsys_data_master_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys_data_master_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444920 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid jsjcca_qsys_nios2_qsys_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444936 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response jsjcca_qsys_nios2_qsys_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444936 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid jsjcca_qsys_nios2_qsys_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444936 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken jsjcca_qsys_nios2_qsys_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444936 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest jsjcca_qsys_nios2_qsys_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444936 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "nios2_qsys_data_master_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_nios2_qsys_jtag_debug_module_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"jsjcca_qsys_nios2_qsys_jtag_debug_module_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys_jtag_debug_module_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444951 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444951 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444951 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444951 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444951 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444951 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444951 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444951 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444951 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444951 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444951 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444951 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "nios2_qsys_jtag_debug_module_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_onchip_memory2_s1_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator " "Elaborating entity \"jsjcca_qsys_onchip_memory2_s1_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "onchip_memory2_s1_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912444998 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer jsjcca_qsys_onchip_memory2_s1_translator.vhd(58) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444998 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer jsjcca_qsys_onchip_memory2_s1_translator.vhd(59) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444998 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount jsjcca_qsys_onchip_memory2_s1_translator.vhd(60) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444998 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess jsjcca_qsys_onchip_memory2_s1_translator.vhd(61) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444998 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock jsjcca_qsys_onchip_memory2_s1_translator.vhd(62) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444998 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable jsjcca_qsys_onchip_memory2_s1_translator.vhd(63) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444998 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read jsjcca_qsys_onchip_memory2_s1_translator.vhd(64) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444998 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable jsjcca_qsys_onchip_memory2_s1_translator.vhd(68) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444998 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest jsjcca_qsys_onchip_memory2_s1_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444998 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response jsjcca_qsys_onchip_memory2_s1_translator.vhd(72) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444998 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid jsjcca_qsys_onchip_memory2_s1_translator.vhd(74) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912444998 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "onchip_memory2_s1_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445045 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445045 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445045 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445045 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445045 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445045 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445045 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445045 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445045 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445045 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445045 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445045 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445045 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_timer_s1_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_timer_s1_translator:timer_s1_translator " "Elaborating entity \"jsjcca_qsys_timer_s1_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_timer_s1_translator:timer_s1_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "timer_s1_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 2022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445077 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer jsjcca_qsys_timer_s1_translator.vhd(56) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445077 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer jsjcca_qsys_timer_s1_translator.vhd(57) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445077 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount jsjcca_qsys_timer_s1_translator.vhd(58) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445077 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable jsjcca_qsys_timer_s1_translator.vhd(59) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445077 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken jsjcca_qsys_timer_s1_translator.vhd(60) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445077 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess jsjcca_qsys_timer_s1_translator.vhd(61) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445077 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock jsjcca_qsys_timer_s1_translator.vhd(62) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445077 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable jsjcca_qsys_timer_s1_translator.vhd(63) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445077 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read jsjcca_qsys_timer_s1_translator.vhd(64) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445077 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable jsjcca_qsys_timer_s1_translator.vhd(68) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445077 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest jsjcca_qsys_timer_s1_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445077 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response jsjcca_qsys_timer_s1_translator.vhd(72) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445077 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid jsjcca_qsys_timer_s1_translator.vhd(74) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445077 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "timer_s1_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_led_yellow_s1_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator " "Elaborating entity \"jsjcca_qsys_led_yellow_s1_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "led_yellow_s1_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 2090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445093 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer jsjcca_qsys_led_yellow_s1_translator.vhd(56) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445093 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer jsjcca_qsys_led_yellow_s1_translator.vhd(57) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445093 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount jsjcca_qsys_led_yellow_s1_translator.vhd(58) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445093 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable jsjcca_qsys_led_yellow_s1_translator.vhd(59) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445093 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken jsjcca_qsys_led_yellow_s1_translator.vhd(60) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445093 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess jsjcca_qsys_led_yellow_s1_translator.vhd(61) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445093 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock jsjcca_qsys_led_yellow_s1_translator.vhd(62) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445093 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable jsjcca_qsys_led_yellow_s1_translator.vhd(63) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445093 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read jsjcca_qsys_led_yellow_s1_translator.vhd(64) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445093 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable jsjcca_qsys_led_yellow_s1_translator.vhd(68) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445093 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest jsjcca_qsys_led_yellow_s1_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445093 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response jsjcca_qsys_led_yellow_s1_translator.vhd(72) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445108 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid jsjcca_qsys_led_yellow_s1_translator.vhd(74) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445108 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator\|altera_merlin_slave_translator:led_yellow_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator\|altera_merlin_slave_translator:led_yellow_s1_translator\"" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "led_yellow_s1_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_key_s1_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_key_s1_translator:key_s1_translator " "Elaborating entity \"jsjcca_qsys_key_s1_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_key_s1_translator:key_s1_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "key_s1_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445124 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer jsjcca_qsys_key_s1_translator.vhd(53) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer jsjcca_qsys_key_s1_translator.vhd(54) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount jsjcca_qsys_key_s1_translator.vhd(55) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable jsjcca_qsys_key_s1_translator.vhd(56) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect jsjcca_qsys_key_s1_translator.vhd(57) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken jsjcca_qsys_key_s1_translator.vhd(58) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess jsjcca_qsys_key_s1_translator.vhd(59) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock jsjcca_qsys_key_s1_translator.vhd(60) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable jsjcca_qsys_key_s1_translator.vhd(61) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read jsjcca_qsys_key_s1_translator.vhd(62) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write jsjcca_qsys_key_s1_translator.vhd(66) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable jsjcca_qsys_key_s1_translator.vhd(67) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata jsjcca_qsys_key_s1_translator.vhd(68) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest jsjcca_qsys_key_s1_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response jsjcca_qsys_key_s1_translator.vhd(72) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid jsjcca_qsys_key_s1_translator.vhd(74) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912445124 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent JSJCCA_QSYS:Processor\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"JSJCCA_QSYS:Processor\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent JSJCCA_QSYS:Processor\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"JSJCCA_QSYS:Processor\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys_data_master_translator_avalon_universal_master_0_agent" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent JSJCCA_QSYS:Processor\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"JSJCCA_QSYS:Processor\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor JSJCCA_QSYS:Processor\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"JSJCCA_QSYS:Processor\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo JSJCCA_QSYS:Processor\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"JSJCCA_QSYS:Processor\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 2473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_addr_router JSJCCA_QSYS:Processor\|JSJCCA_QSYS_addr_router:addr_router " "Elaborating entity \"JSJCCA_QSYS_addr_router\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_addr_router:addr_router\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "addr_router" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_addr_router_default_decode JSJCCA_QSYS:Processor\|JSJCCA_QSYS_addr_router:addr_router\|JSJCCA_QSYS_addr_router_default_decode:the_default_decode " "Elaborating entity \"JSJCCA_QSYS_addr_router_default_decode\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_addr_router:addr_router\|JSJCCA_QSYS_addr_router_default_decode:the_default_decode\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" "the_default_decode" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_id_router JSJCCA_QSYS:Processor\|JSJCCA_QSYS_id_router:id_router " "Elaborating entity \"JSJCCA_QSYS_id_router\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_id_router:id_router\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "id_router" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_id_router_default_decode JSJCCA_QSYS:Processor\|JSJCCA_QSYS_id_router:id_router\|JSJCCA_QSYS_id_router_default_decode:the_default_decode " "Elaborating entity \"JSJCCA_QSYS_id_router_default_decode\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_id_router:id_router\|JSJCCA_QSYS_id_router_default_decode:the_default_decode\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" "the_default_decode" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller JSJCCA_QSYS:Processor\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"JSJCCA_QSYS:Processor\|altera_reset_controller:rst_controller\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "rst_controller" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer JSJCCA_QSYS:Processor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"JSJCCA_QSYS:Processor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_cmd_xbar_demux JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"JSJCCA_QSYS_cmd_xbar_demux\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "cmd_xbar_demux" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_cmd_xbar_mux JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"JSJCCA_QSYS_cmd_xbar_mux\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "cmd_xbar_mux" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_cmd_xbar_mux.sv" "arb" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_rsp_xbar_demux JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"JSJCCA_QSYS_rsp_xbar_demux\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "rsp_xbar_demux" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_rsp_xbar_mux JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"JSJCCA_QSYS_rsp_xbar_mux\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "rsp_xbar_mux" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_rsp_xbar_mux.sv" "arb" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_irq_mapper JSJCCA_QSYS:Processor\|JSJCCA_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"JSJCCA_QSYS_irq_mapper\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_irq_mapper:irq_mapper\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "irq_mapper" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912445375 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a3 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a22 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a23 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a24 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 590 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a25 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a26 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a2 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a1 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a0 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a4 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a16 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a15 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a5 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a11 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a12 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a13 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a14 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a21 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a7 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a20 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a6 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a19 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a18 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a17 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a10 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a9 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a8 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a27 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a28 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a29 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a30 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""} { "Info" "IBAL_BAL_RAM_SLICE" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a31 " "RAM block slice \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } } { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } } { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912448947 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1675912448947 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Quartus II" 0 -1 1675912448947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_9cd1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6490 " "Parameter \"NUMWORDS_A\" = \"6490\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE JSJCCA_QSYS_onchip_memory2.hex " "Parameter \"INIT_FILE\" = \"JSJCCA_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912449260 ""}  } { { "db/altsyncram_9cd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_9cd1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912449260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vdd3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vdd3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vdd3 " "Found entity 1: altsyncram_vdd3" {  } { { "db/altsyncram_vdd3.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_vdd3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912449386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912449386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_qsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_qsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_qsa " "Found entity 1: decode_qsa" {  } { { "db/decode_qsa.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/decode_qsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912450061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912450061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nob " "Found entity 1: mux_nob" {  } { { "db/mux_nob.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/mux_nob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912450155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912450155 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1675912450720 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 3167 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 4133 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 348 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 3740 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 599 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_timer.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_timer.v" 166 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1675912450924 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1675912450924 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912452841 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1675912454166 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1675912454289 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1675912454289 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675912454367 "|HelloWorld_from_Nios_II|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1675912454367 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912454477 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Estudos/HelloWorld_from_NIOS_II/output_files/HelloWorld_from_NIOS_II.map.smsg " "Generated suppressed messages file F:/Estudos/HelloWorld_from_NIOS_II/output_files/HelloWorld_from_NIOS_II.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1675912454932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675912455717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912455717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2674 " "Implemented 2674 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675912456094 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675912456094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2323 " "Implemented 2323 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675912456094 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1675912456094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675912456094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675912456172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 00:14:16 2023 " "Processing ended: Thu Feb 09 00:14:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675912456172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675912456172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675912456172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675912456172 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675912457394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675912457394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 00:14:16 2023 " "Processing started: Thu Feb 09 00:14:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675912457394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1675912457394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HelloWorld_from_NIOS_II -c HelloWorld_from_NIOS_II " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HelloWorld_from_NIOS_II -c HelloWorld_from_NIOS_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1675912457403 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1675912457497 ""}
{ "Info" "0" "" "Project  = HelloWorld_from_NIOS_II" {  } {  } 0 0 "Project  = HelloWorld_from_NIOS_II" 0 0 "Fitter" 0 0 1675912457497 ""}
{ "Info" "0" "" "Revision = HelloWorld_from_NIOS_II" {  } {  } 0 0 "Revision = HelloWorld_from_NIOS_II" 0 0 "Fitter" 0 0 1675912457497 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1675912457670 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HelloWorld_from_NIOS_II EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"HelloWorld_from_NIOS_II\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1675912457728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675912457765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675912457765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1675912457765 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1675912457901 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1675912457917 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675912458121 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675912458121 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1675912458121 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1675912458121 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/HelloWorld_from_NIOS_II/" { { 0 { 0 ""} 0 10436 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675912458121 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/HelloWorld_from_NIOS_II/" { { 0 { 0 ""} 0 10438 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675912458121 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/HelloWorld_from_NIOS_II/" { { 0 { 0 ""} 0 10440 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675912458121 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/HelloWorld_from_NIOS_II/" { { 0 { 0 ""} 0 10442 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675912458121 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/HelloWorld_from_NIOS_II/" { { 0 { 0 ""} 0 10444 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1675912458121 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1675912458121 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1675912458121 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1675912458136 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1675912458921 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1675912458921 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HelloWorld_from_NIOS_II.sdc " "Synopsys Design Constraints File file not found: 'HelloWorld_from_NIOS_II.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1675912458952 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1675912458968 "|HelloWorld_from_Nios_II|CLK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1675912459015 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1675912459015 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1675912459015 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1675912459015 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1675912459015 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1675912459015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1675912459015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1675912459015 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1675912459015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675912459250 ""}  } { { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 7 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/HelloWorld_from_NIOS_II/" { { 0 { 0 ""} 0 10421 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675912459250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675912459250 ""}  } { { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/HelloWorld_from_NIOS_II/" { { 0 { 0 ""} 0 2887 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675912459250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node RESET~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675912459250 ""}  } { { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 8 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/HelloWorld_from_NIOS_II/" { { 0 { 0 ""} 0 10426 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675912459250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "JSJCCA_QSYS:Processor\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node JSJCCA_QSYS:Processor\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1675912459250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JSJCCA_QSYS:Processor\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node JSJCCA_QSYS:Processor\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JSJCCA_QSYS:Processor|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/HelloWorld_from_NIOS_II/" { { 0 { 0 ""} 0 3399 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675912459250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|W_rf_wren " "Destination node JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|W_rf_wren" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 3700 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JSJCCA_QSYS:Processor|JSJCCA_QSYS_nios2_qsys:nios2_qsys|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/HelloWorld_from_NIOS_II/" { { 0 { 0 ""} 0 2490 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675912459250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JSJCCA_QSYS:Processor|JSJCCA_QSYS_nios2_qsys:nios2_qsys|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/HelloWorld_from_NIOS_II/" { { 0 { 0 ""} 0 5111 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1675912459250 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1675912459250 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JSJCCA_QSYS:Processor|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/HelloWorld_from_NIOS_II/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1675912459250 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1675912459940 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675912459940 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1675912459940 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675912459956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1675912459956 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1675912459972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1675912459972 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1675912459972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1675912460583 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1675912460602 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1675912460602 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BEEP " "Node \"BEEP\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BEEP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1 " "Node \"HEX1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2 " "Node \"HEX2\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3 " "Node \"HEX3\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4 " "Node \"HEX4\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IR " "Node \"IR\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD1_RS " "Node \"LCD1_RS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD1_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD2_RW " "Node \"LCD2_RW\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD2_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD3_E " "Node \"LCD3_E\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD3_E" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D0\] " "Node \"LCD4\[D0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D1\] " "Node \"LCD4\[D1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D2\] " "Node \"LCD4\[D2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D3\] " "Node \"LCD4\[D3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D4\] " "Node \"LCD4\[D4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D5\] " "Node \"LCD4\[D5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D6\] " "Node \"LCD4\[D6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D7\] " "Node \"LCD4\[D7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS_CLOCK " "Node \"PS_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS_DATA " "Node \"PS_DATA\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS_DATA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCL " "Node \"SCL\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDA " "Node \"SDA\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_BS\[0\] " "Node \"SD_BS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_BS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_BS\[1\] " "Node \"SD_BS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_BS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CAS " "Node \"SD_CAS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CKE " "Node \"SD_CKE\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CS " "Node \"SD_CS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_LDQM " "Node \"SD_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_RAS " "Node \"SD_RAS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_UDQM " "Node \"SD_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WE " "Node \"SD_WE\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG\[0\] " "Node \"SEG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG\[1\] " "Node \"SEG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG\[2\] " "Node \"SEG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG\[3\] " "Node \"SEG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG\[4\] " "Node \"SEG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG\[5\] " "Node \"SEG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG\[6\] " "Node \"SEG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG\[7\] " "Node \"SEG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[0\] " "Node \"S_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[10\] " "Node \"S_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[11\] " "Node \"S_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[1\] " "Node \"S_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[2\] " "Node \"S_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[3\] " "Node \"S_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[4\] " "Node \"S_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[5\] " "Node \"S_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[6\] " "Node \"S_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[7\] " "Node \"S_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[8\] " "Node \"S_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[9\] " "Node \"S_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[0\] " "Node \"S_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[10\] " "Node \"S_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[11\] " "Node \"S_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[12\] " "Node \"S_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[13\] " "Node \"S_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[14\] " "Node \"S_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[15\] " "Node \"S_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[1\] " "Node \"S_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[2\] " "Node \"S_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[3\] " "Node \"S_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[4\] " "Node \"S_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[5\] " "Node \"S_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[6\] " "Node \"S_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[7\] " "Node \"S_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[8\] " "Node \"S_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[9\] " "Node \"S_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B " "Node \"VGA_B\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G " "Node \"VGA_G\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HSYNC " "Node \"VGA_HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R " "Node \"VGA_R\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VSYNC " "Node \"VGA_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1675912460725 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1675912460725 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675912460725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1675912461938 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_RAM_PACKING_RESOURCE_OVERUSE" "" "Can't place all RAM cells in design" { { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_ADDITIONAL_RAMS_REQUIRED" "30 M9K 31 " "Selected device has 30 memory locations of type M9K. The current design requires 31 memory locations of type M9K to successfully fit." {  } {  } 0 170034 "Selected device has %1!d! memory locations of type %2!s!. The current design requires %3!d! memory locations of type %2!s! to successfully fit." 0 0 "Quartus II" 0 -1 1675912462424 ""} { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_REQUIRED_MEMORY_USAGE_ON_DEVICE" "103% M9K memory block locations required " "Memory usage required for the design in the current device: 103% M9K memory block locations required" {  } {  } 0 170033 "Memory usage required for the design in the current device: %1!s!" 0 0 "Quartus II" 0 -1 1675912462424 ""}  } { { "f:/altera/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "F:/Estudos/HelloWorld_from_NIOS_II/" "MEM" } }  } 0 170040 "Can't place all RAM cells in design" 0 0 "Fitter" 0 -1 1675912462424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1675912462424 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1675912462424 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1675912464091 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1675912464091 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Estudos/HelloWorld_from_NIOS_II/output_files/HelloWorld_from_NIOS_II.fit.smsg " "Generated suppressed messages file F:/Estudos/HelloWorld_from_NIOS_II/output_files/HelloWorld_from_NIOS_II.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1675912464358 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 91 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 91 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675912464719 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 09 00:14:24 2023 " "Processing ended: Thu Feb 09 00:14:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675912464719 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675912464719 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675912464719 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1675912464719 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 241 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 241 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1675912465369 ""}
