

================================================================
== Vivado HLS Report for 'algo_b'
================================================================
* Date:           Fri Jun 25 16:35:53 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_b
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.485|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   14|   14|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-------------------+-----+-----+-----+-----+----------+
        |                                        |                   |  Latency  |  Interval | Pipeline |
        |                Instance                |       Module      | min | max | min | max |   Type   |
        +----------------------------------------+-------------------+-----+-----+-----+-----+----------+
        |grp_myproject_fu_321                    |myproject          |   14|   14|    3|    3| function |
        |b_tag_input_V_make_inputs_10u_s_fu_328  |make_inputs_10u_s  |    0|    0|    1|    1| function |
        +----------------------------------------+-------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      0|        0|       44|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        1|   2014|    21810|   139929|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       30|    -|
|Register             |        -|      -|        8|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|   2014|    21818|   140003|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     88|        2|       35|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |     29|    ~0   |       11|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------+---------+-------+-------+--------+-----+
    |                Instance                |       Module      | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +----------------------------------------+-------------------+---------+-------+-------+--------+-----+
    |b_tag_input_V_make_inputs_10u_s_fu_328  |make_inputs_10u_s  |        0|      0|      0|     720|    0|
    |grp_myproject_fu_321                    |myproject          |        1|   2014|  21810|  139209|    0|
    +----------------------------------------+-------------------+---------+-------+-------+--------+-----+
    |Total                                   |                   |        1|   2014|  21810|  139929|    0|
    +----------------------------------------+-------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_357_p2              |     *    |      0|  0|  40|           8|           7|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  44|          10|          10|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  30|          6|    2|          6|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |  8|   0|    8|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    algo_b    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    algo_b    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    algo_b    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    algo_b    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    algo_b    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    algo_b    | return value |
|input_0_V   |  in |   64|   ap_none  |   input_0_V  |    pointer   |
|input_1_V   |  in |   64|   ap_none  |   input_1_V  |    pointer   |
|input_2_V   |  in |   64|   ap_none  |   input_2_V  |    pointer   |
|input_3_V   |  in |   64|   ap_none  |   input_3_V  |    pointer   |
|input_4_V   |  in |   64|   ap_none  |   input_4_V  |    pointer   |
|input_5_V   |  in |   64|   ap_none  |   input_5_V  |    pointer   |
|input_6_V   |  in |   64|   ap_none  |   input_6_V  |    pointer   |
|input_7_V   |  in |   64|   ap_none  |   input_7_V  |    pointer   |
|input_8_V   |  in |   64|   ap_none  |   input_8_V  |    pointer   |
|input_9_V   |  in |   64|   ap_none  |   input_9_V  |    pointer   |
|output_0_V  | out |   64|   ap_none  |  output_0_V  |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

