

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_bias_i10_l_j8'
================================================================
* Date:           Tue Sep  5 11:45:30 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36866|    36866|  0.369 ms|  0.369 ms|  36866|  36866|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_bias_i10_l_j8  |    36864|    36864|         2|          1|          1|  36864|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     91|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      51|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      51|    163|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln295_1_fu_303_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln295_fu_315_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln296_fu_348_p2       |         +|   0|  0|  12|          12|           1|
    |icmp_ln295_fu_297_p2      |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln296_fu_321_p2      |      icmp|   0|  0|  12|          12|          12|
    |select_ln295_1_fu_335_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln295_fu_327_p3    |    select|   0|  0|  12|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  91|          63|          38|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i10_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten34_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_j8_load                |   9|          2|   12|         24|
    |i10_fu_90                               |   9|          2|    4|          8|
    |indvar_flatten34_fu_94                  |   9|          2|   16|         32|
    |j8_fu_86                                |   9|          2|   12|         24|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   66|        132|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i10_fu_90                |   4|   0|    4|          0|
    |indvar_flatten34_fu_94   |  16|   0|   16|          0|
    |j8_fu_86                 |  12|   0|   12|          0|
    |select_ln295_1_reg_393   |   4|   0|    4|          0|
    |zext_ln296_reg_397       |  12|   0|   64|         52|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  51|   0|  103|         52|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j8|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j8|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j8|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j8|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j8|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_bias_i10_l_j8|  return value|
|v257_address0        |  out|   12|   ap_memory|                                 v257|         array|
|v257_ce0             |  out|    1|   ap_memory|                                 v257|         array|
|v257_q0              |   in|   24|   ap_memory|                                 v257|         array|
|outp1_V_address0     |  out|   12|   ap_memory|                              outp1_V|         array|
|outp1_V_ce0          |  out|    1|   ap_memory|                              outp1_V|         array|
|outp1_V_we0          |  out|    1|   ap_memory|                              outp1_V|         array|
|outp1_V_d0           |  out|   24|   ap_memory|                              outp1_V|         array|
|outp1_V_1_address0   |  out|   12|   ap_memory|                            outp1_V_1|         array|
|outp1_V_1_ce0        |  out|    1|   ap_memory|                            outp1_V_1|         array|
|outp1_V_1_we0        |  out|    1|   ap_memory|                            outp1_V_1|         array|
|outp1_V_1_d0         |  out|   24|   ap_memory|                            outp1_V_1|         array|
|outp1_V_2_address0   |  out|   12|   ap_memory|                            outp1_V_2|         array|
|outp1_V_2_ce0        |  out|    1|   ap_memory|                            outp1_V_2|         array|
|outp1_V_2_we0        |  out|    1|   ap_memory|                            outp1_V_2|         array|
|outp1_V_2_d0         |  out|   24|   ap_memory|                            outp1_V_2|         array|
|outp1_V_3_address0   |  out|   12|   ap_memory|                            outp1_V_3|         array|
|outp1_V_3_ce0        |  out|    1|   ap_memory|                            outp1_V_3|         array|
|outp1_V_3_we0        |  out|    1|   ap_memory|                            outp1_V_3|         array|
|outp1_V_3_d0         |  out|   24|   ap_memory|                            outp1_V_3|         array|
|outp1_V_4_address0   |  out|   12|   ap_memory|                            outp1_V_4|         array|
|outp1_V_4_ce0        |  out|    1|   ap_memory|                            outp1_V_4|         array|
|outp1_V_4_we0        |  out|    1|   ap_memory|                            outp1_V_4|         array|
|outp1_V_4_d0         |  out|   24|   ap_memory|                            outp1_V_4|         array|
|outp1_V_5_address0   |  out|   12|   ap_memory|                            outp1_V_5|         array|
|outp1_V_5_ce0        |  out|    1|   ap_memory|                            outp1_V_5|         array|
|outp1_V_5_we0        |  out|    1|   ap_memory|                            outp1_V_5|         array|
|outp1_V_5_d0         |  out|   24|   ap_memory|                            outp1_V_5|         array|
|outp1_V_6_address0   |  out|   12|   ap_memory|                            outp1_V_6|         array|
|outp1_V_6_ce0        |  out|    1|   ap_memory|                            outp1_V_6|         array|
|outp1_V_6_we0        |  out|    1|   ap_memory|                            outp1_V_6|         array|
|outp1_V_6_d0         |  out|   24|   ap_memory|                            outp1_V_6|         array|
|outp1_V_7_address0   |  out|   12|   ap_memory|                            outp1_V_7|         array|
|outp1_V_7_ce0        |  out|    1|   ap_memory|                            outp1_V_7|         array|
|outp1_V_7_we0        |  out|    1|   ap_memory|                            outp1_V_7|         array|
|outp1_V_7_d0         |  out|   24|   ap_memory|                            outp1_V_7|         array|
|outp1_V_8_address0   |  out|   12|   ap_memory|                            outp1_V_8|         array|
|outp1_V_8_ce0        |  out|    1|   ap_memory|                            outp1_V_8|         array|
|outp1_V_8_we0        |  out|    1|   ap_memory|                            outp1_V_8|         array|
|outp1_V_8_d0         |  out|   24|   ap_memory|                            outp1_V_8|         array|
|outp1_V_9_address0   |  out|   12|   ap_memory|                            outp1_V_9|         array|
|outp1_V_9_ce0        |  out|    1|   ap_memory|                            outp1_V_9|         array|
|outp1_V_9_we0        |  out|    1|   ap_memory|                            outp1_V_9|         array|
|outp1_V_9_d0         |  out|   24|   ap_memory|                            outp1_V_9|         array|
|outp1_V_10_address0  |  out|   12|   ap_memory|                           outp1_V_10|         array|
|outp1_V_10_ce0       |  out|    1|   ap_memory|                           outp1_V_10|         array|
|outp1_V_10_we0       |  out|    1|   ap_memory|                           outp1_V_10|         array|
|outp1_V_10_d0        |  out|   24|   ap_memory|                           outp1_V_10|         array|
|outp1_V_11_address0  |  out|   12|   ap_memory|                           outp1_V_11|         array|
|outp1_V_11_ce0       |  out|    1|   ap_memory|                           outp1_V_11|         array|
|outp1_V_11_we0       |  out|    1|   ap_memory|                           outp1_V_11|         array|
|outp1_V_11_d0        |  out|   24|   ap_memory|                           outp1_V_11|         array|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

