FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GENERIC_DELAY_IN_MZ";
2"GPIO5";
3"GPIO3";
4"VCC\G";
5"VCC\G";
6"V3P3\G";
7"UN$1$BSS138$I128$1";
8"V3P3\G";
9"LE1_MZ";
10"LE0_MZ";
11"TELLIE_PRE_DELAY_MZ";
12"SMELLIE_PRE_DELAY_MZ";
13"VCC\G";
14"JX2_SE_1";
15"JX1_SE_1";
16"INIT#";
17"JX2_SE_0";
18"PWR_GOOD";
19"MTCA_MIMIC_TRIG2_MZ";
20"MTCA_MIMIC_TRIG1_MZ";
21"JTAG_TMS";
22"LE<0>";
23"CNTRL_RDY";
24"LE<1>";
25"FPGA_DONE";
26"UN$1$FCI61083-101400LF$I23$14";
27"MZ_HAPPY";
28"TUBII_RT_OUT_MZ";
29"CARRIER_SRST#";
30"JTAG_TDI";
31"CAEN_DATA_RDY_MZ";
32"GPIO0";
33"GPIO2";
34"GPIO4";
35"GND\G";
36"GENERIC_DELAY_OUT_MZ";
37"CNTRL_REG_CHK_MZ";
38"JX2_GUIDE_PIN2";
39"VCC\G";
40"EXT_TRIG<10>";
41"GT_MZ";
42"V3P3\G";
43"SYNC24_MZ";
44"EXT_TRIG<6>";
45"VCC\G";
46"READ_CNTRL_REG_BIT_MZ";
47"JX2_GUIDE_PIN1";
48"VCC\G";
49"EXT_TRIG<2>";
50"EXT_TRIG<3>";
51"SMELLIE_DELAY_MZ";
52"GND\G";
53"VCC\G";
54"LE<2>";
55"MUX_ENABLE";
56"SYNC_MZ";
57"EXT_TRIG<8>";
58"EXT_TRIG<11>";
59"UNNUSED_MZ<5>";
60"EXT_TRIG<13>";
61"EXT_TRIG<14>";
62"EXT_TRIG<9>";
63"TELLIE_PULSE_MZ";
64"TELLIE_DELAY_MZ";
65"EXT_TRIG<12>";
66"MTCA_MIMIC_TRIG1";
67"GND\G";
68"DATA_MZ";
69"CLK_MZ";
70"SPKR_MZ";
71"SMELLIE_PULSE_MZ";
72"UNNUSED_MZ<1>";
73"EXT_TRIG<5>";
74"EXT_TRIG<4>";
75"UNNUSED_MZ<14>";
76"UNNUSED_MZ<15>";
77"UNNUSED_MZ<13>";
78"UNNUSED_MZ<12>";
79"UNNUSED_MZ<11>";
80"UNNUSED_MZ<10>";
81"UNNUSED_MZ<9>";
82"UNNUSED_MZ<8>";
83"V3P3\G";
84"UNNUSED_MZ<7>";
85"JX1_GUIDE_PIN1";
86"EXT_TRIG<15>";
87"SYNC";
88"VCC\G";
89"UNNUSED_MZ<3>";
90"DATA";
91"MTCA_MIMIC_DATA_RDY";
92"CLK";
93"UNNUSED_MZ<6>";
94"UNNUSED_MZ<4>";
95"UNNUSED_MZ<2>";
96"GND\G";
97"SYNC24";
98"GT";
99"MTCA_MIMIC_TRIG2";
100"V3P3\G";
101"V3P3\G";
102"UNNUSED_MZ<0>";
103"SPKR";
104"GND\G";
105"GND\G";
106"GND\G";
107"JX1_GUIDE_PIN2";
108"CNTRL_REG_CHK";
109"TUBII_RT_OUT";
110"SCALER<6>";
111"READ_CNTRL_REG_BIT";
112"SCALER<5>";
113"SCALER<4>";
114"EXT_TRIG<0>";
115"V3P3\G";
116"EXT_TRIG<1>";
117"V3P3\G";
118"V3P3\G";
119"GND\G";
120"V3P3";
121"VCC\G";
122"VCC\G";
123"V3P3\G";
124"GND\G";
125"VCC\G";
126"VCC\G";
127"UN$1$LEDL$I102$A";
128"SMELLIE_DELAY";
129"TELLIE_DELAY";
130"SMELLIE_PULSE";
131"TELLIE_PULSE";
132"RESET_CLK";
133"CLOCKS_DATA_RDY";
134"GENERIC_DELAY_OUT";
135"GENERIC_PULSE";
136"CAEN_DATA_RDY";
137"V3P3\G";
138"GND\G";
139"TELLIE_PRE_DELAY";
140"SMELLIE_PRE_DELAY";
141"GENERIC_DELAY_IN";
142"GND\G";
143"EXT_TRIG<7>";
144"GND\G";
145"GND\G";
146"BCKP_CLK_IN_USE";
147"CLK100_IN";
148"RESET_CLK_MZ";
149"CLOCKS_DATA_RDY_MZ";
150"VCCIO\G";
151"VCCIO\G";
152"VCCIO\G";
153"VCCIO\G";
154"GND\G";
155"JX1_SE_0";
156"VBAT";
157"GENERIC_PULSE_MZ";
158"BCKP_CLK_IN_USE_MZ";
159"CLK100_IN_MZ";
160"SCALER6_MZ";
161"SCALER5_MZ";
162"SCALER4_MZ";
163"GND\G";
164"GND\G";
165"PWR_EN";
166"JTAG_TDO";
167"JTAG_TCK";
168"CNTRL_RDY_MZ";
169"MUX_ENABLE_MZ";
170"LE2_MZ";
171"I2C_SCL";
172"GND\G";
173"GPIO1";
174"I2C_SDA";
175"VCCIO_EN_0";
176"MTCA_MIMIC_DATA_RDY_MZ";
177"GND\G";
178"VCC_IO_EN";
179"V3P3\G";
180"UN$1$74LV06A$I237$VCC";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"85;
"100"
$PN"100"0;
"96"
$PN"96"177;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"177;
"88"
$PN"88"0;
"84"
$PN"84"84;
"82"
$PN"82"93;
"80"
$PN"80"152;
"76"
$PN"76"59;
"78"
$PN"78"152;
"74"
$PN"74"94;
"72"
$PN"72"177;
"70"
$PN"70"89;
"66"
$PN"66"177;
"68"
$PN"68"95;
"64"
$PN"64"72;
"62"
$PN"62"102;
"60"
$PN"60"88;
"58"
$PN"58"88;
"56"
$PN"56"0;
"52"
$PN"52"177;
"50"
$PN"50"64;
"54"
$PN"54"51;
"48"
$PN"48"71;
"46"
$PN"46"177;
"42"
$PN"42"70;
"40"
$PN"40"177;
"44"
$PN"44"63;
"38"
$PN"38"69;
"36"
$PN"36"68;
"34"
$PN"34"177;
"32"
$PN"32"176;
"30"
$PN"30"20;
"28"
$PN"28"177;
"26"
$PN"26"19;
"24"
$PN"24"41;
"22"
$PN"22"177;
"20"
$PN"20"56;
"18"
$PN"18"43;
"16"
$PN"16"177;
"14"
$PN"14"14;
"12"
$PN"12"13;
"10"
$PN"10"175;
"8"
$PN"8"2;
"6"
$PN"6"3;
"4"
$PN"4"173;
"2"
$PN"2"174;
"101"
$PN"101"107;
"99"
$PN"99"0;
"95"
$PN"95"177;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"177;
"87"
$PN"87"0;
"83"
$PN"83"86;
"81"
$PN"81"65;
"79"
$PN"79"151;
"75"
$PN"75"60;
"77"
$PN"77"177;
"73"
$PN"73"61;
"71"
$PN"71"177;
"69"
$PN"69"58;
"65"
$PN"65"177;
"67"
$PN"67"57;
"63"
$PN"63"62;
"61"
$PN"61"40;
"59"
$PN"59"39;
"57"
$PN"57"39;
"55"
$PN"55"169;
"51"
$PN"51"177;
"49"
$PN"49"9;
"53"
$PN"53"170;
"47"
$PN"47"10;
"45"
$PN"45"177;
"41"
$PN"41"0;
"39"
$PN"39"177;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"177;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"177;
"25"
$PN"25"0;
"23"
$PN"23"1;
"21"
$PN"21"177;
"19"
$PN"19"11;
"15"
$PN"15"177;
"17"
$PN"17"12;
"13"
$PN"13"17;
"9"
$PN"9"16;
"11"
$PN"11"18;
"5"
$PN"5"33;
"7"
$PN"7"34;
"3"
$PN"3"32;
"1"
$PN"1"171;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE";
"A\NAC"
$PN"2"127;
"B\NAC"
$PN"1"163;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1"
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"127;
"B<0>"
$PN"2"27;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"42;
"GND"
$PN"7"96;
"Y6"
$PN"12"0;
"Y5"
$PN"10"19;
"Y4"
$PN"8"20;
"Y3"
$PN"6"41;
"Y2"
$PN"4"56;
"Y1"
$PN"2"43;
"A6"
$PN"13"99;
"A5"
$PN"11"99;
"A4"
$PN"9"66;
"A3"
$PN"5"98;
"A2"
$PN"3"87;
"A1"
$PN"1"97;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"97;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"87;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"98;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"66;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"99;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"43;
"B<0>"
$PN"2"83;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"56;
"B<0>"
$PN"2"83;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"41;
"B<0>"
$PN"2"83;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"19;
"B<0>"
$PN"2"83;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"20;
"B<0>"
$PN"2"83;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"42;
"A<0>"
$PN"1"96;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
$LOCATION"U161"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"120;
"GND"
$PN"7"106;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"158;
"Y1"
$PN"2"159;
"A6"
$PN"13"145;
"A5"
$PN"11"145;
"A4"
$PN"9"145;
"A3"
$PN"5"145;
"A2"
$PN"3"147;
"A1"
$PN"1"146;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"146;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"147;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
$LOCATION"C206"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"106;
"A<0>"
$PN"1"120;
%"BSS138"
"1","(2140,4585)","0","transistors","I128";
;
$LOCATION"U218"
CDS_LOCATION"U218"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
CDS_LIB"transistors";
"1"
$PN"1"7;
"2"
$PN"2"164;
"3"
$PN"3"165;
%"RSMD0805"
"1","(1900,4775)","0","resistors","I129";
;
$LOCATION"R420"
CDS_LOCATION"R420"
$SEC"1"
CDS_SEC"1"
VALUE"NS"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"165;
%"RSMD0805"
"1","(1575,4575)","0","resistors","I130";
;
$LOCATION"R418"
CDS_LOCATION"R418"
$SEC"1"
CDS_SEC"1"
VALUE"1000"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"7;
%"RSMD0805"
"1","(1750,4425)","1","resistors","I131";
;
$LOCATION"R419"
CDS_LOCATION"R419"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"
$PN"1"164;
"B<0>"
$PN"2"7;
%"CSMD0805"
"1","(1875,4425)","1","capacitors","I132";
;
$LOCATION"C217"
CDS_LOCATION"C217"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"5PF"
TOL"5%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"7;
"A<0>"
$PN"1"164;
%"TESTPOINT_L"
"1","(-3600,4525)","2","misc","I133";
;
$LOCATION"TP53"
CDS_LOCATION"TP53"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"175;
%"TESTPOINT_L"
"1","(2325,4775)","0","misc","I134";
;
$LOCATION"TP52"
CDS_LOCATION"TP52"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"165;
%"74LV07A"
"1","(-3550,2350)","2","ttl","I135";
;
$LOCATION"U221"
CDS_LOCATION"U221"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"100;
"GND"
$PN"7"67;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"103;
"Y3"
$PN"6"92;
"Y2"
$PN"4"90;
"Y1"
$PN"2"91;
"A6"
$PN"13"105;
"A5"
$PN"11"105;
"A4"
$PN"9"70;
"A3"
$PN"5"69;
"A2"
$PN"3"68;
"A1"
$PN"1"176;
%"74LV07A"
"1","(-3550,1825)","2","ttl","I136";
;
$LOCATION"U222"
CDS_LOCATION"U222"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"101;
"GND"
$PN"7"104;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"128;
"Y3"
$PN"6"129;
"Y2"
$PN"4"130;
"Y1"
$PN"2"131;
"A6"
$PN"13"138;
"A5"
$PN"11"138;
"A4"
$PN"9"51;
"A3"
$PN"5"64;
"A2"
$PN"3"71;
"A1"
$PN"1"63;
%"OUTPORT"
"1","(-4200,2475)","2","standard","I138";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"91;
%"OUTPORT"
"1","(-4200,2425)","2","standard","I139";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"90;
%"OUTPORT"
"1","(-4200,2375)","2","standard","I140";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"92;
%"OUTPORT"
"1","(-4200,2325)","2","standard","I141";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"103;
%"OUTPORT"
"1","(-4175,1975)","2","standard","I142";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"131;
%"OUTPORT"
"1","(-4175,1925)","2","standard","I143";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"130;
%"OUTPORT"
"1","(-4175,1875)","2","standard","I144";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"129;
%"OUTPORT"
"1","(-4175,1825)","2","standard","I145";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"128;
%"CSMD0603"
"1","(-3575,2750)","0","capacitors","I146";
;
$LOCATION"C218"
CDS_LOCATION"C218"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"67;
"A<0>"
$PN"1"100;
%"CSMD0603"
"1","(-3550,2175)","0","capacitors","I147";
;
$LOCATION"C219"
CDS_LOCATION"C219"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"104;
"A<0>"
$PN"1"101;
%"RSMD0805"
"1","(-3825,1650)","1","resistors","I149";
;
$LOCATION"R431"
CDS_LOCATION"R431"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"126;
"B<0>"
$PN"2"131;
%"RSMD0805"
"1","(-3875,1650)","1","resistors","I150";
;
$LOCATION"R430"
CDS_LOCATION"R430"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"126;
"B<0>"
$PN"2"130;
%"RSMD0805"
"1","(-3925,1650)","1","resistors","I151";
;
$LOCATION"R428"
CDS_LOCATION"R428"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"126;
"B<0>"
$PN"2"129;
%"RSMD0805"
"1","(-3975,1650)","1","resistors","I152";
;
$LOCATION"R426"
CDS_LOCATION"R426"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"126;
"B<0>"
$PN"2"128;
%"RSMD0805"
"1","(-3900,2200)","1","resistors","I153";
;
$LOCATION"R429"
CDS_LOCATION"R429"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"125;
"B<0>"
$PN"2"91;
%"RSMD0805"
"1","(-3950,2200)","1","resistors","I154";
;
$LOCATION"R427"
CDS_LOCATION"R427"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"125;
"B<0>"
$PN"2"90;
%"RSMD0805"
"1","(-4000,2200)","1","resistors","I155";
;
$LOCATION"R425"
CDS_LOCATION"R425"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"125;
"B<0>"
$PN"2"92;
%"RSMD0805"
"1","(-4050,2200)","1","resistors","I156";
;
$LOCATION"R424"
CDS_LOCATION"R424"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"125;
"B<0>"
$PN"2"103;
%"74LV07A"
"1","(2950,3775)","0","ttl","I157";
;
$LOCATION"U223"
CDS_LOCATION"U223"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"137;
"GND"
$PN"7"144;
"Y6"
$PN"12"0;
"Y5"
$PN"10"132;
"Y4"
$PN"8"133;
"Y3"
$PN"6"134;
"Y2"
$PN"4"135;
"Y1"
$PN"2"136;
"A6"
$PN"13"0;
"A5"
$PN"11"148;
"A4"
$PN"9"149;
"A3"
$PN"5"36;
"A2"
$PN"3"157;
"A1"
$PN"1"31;
%"OUTPORT"
"1","(3475,3900)","0","standard","I158";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"136;
%"OUTPORT"
"1","(3475,3850)","0","standard","I159";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"135;
%"OUTPORT"
"1","(3475,3800)","0","standard","I160";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"134;
%"OUTPORT"
"1","(3475,3750)","0","standard","I161";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"133;
%"OUTPORT"
"1","(3475,3700)","0","standard","I162";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"132;
%"CSMD0603"
"1","(2950,4275)","0","capacitors","I163";
;
$LOCATION"C220"
CDS_LOCATION"C220"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"137;
"A<0>"
$PN"1"144;
%"RSMD0805"
"1","(3375,4125)","1","resistors","I164";
;
$LOCATION"R436"
CDS_LOCATION"R436"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"132;
"B<0>"
$PN"2"122;
%"RSMD0805"
"1","(3350,4125)","1","resistors","I165";
;
$LOCATION"R435"
CDS_LOCATION"R435"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"133;
"B<0>"
$PN"2"122;
%"RSMD0805"
"1","(3325,4125)","1","resistors","I166";
;
$LOCATION"R434"
CDS_LOCATION"R434"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"134;
"B<0>"
$PN"2"122;
%"RSMD0805"
"1","(3300,4125)","1","resistors","I167";
;
$LOCATION"R433"
CDS_LOCATION"R433"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"135;
"B<0>"
$PN"2"122;
%"RSMD0805"
"1","(3250,4125)","1","resistors","I168";
;
$LOCATION"R432"
CDS_LOCATION"R432"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"136;
"B<0>"
$PN"2"122;
%"74LV07A"
"1","(-1100,4400)","0","ttl","I169";
;
$LOCATION"U224"
CDS_LOCATION"U224"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"123;
"GND"
$PN"7"124;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"1;
"Y2"
$PN"4"11;
"Y1"
$PN"2"12;
"A6"
$PN"13"142;
"A5"
$PN"11"142;
"A4"
$PN"9"142;
"A3"
$PN"5"141;
"A2"
$PN"3"139;
"A1"
$PN"1"140;
%"CSMD0603"
"1","(-1075,4775)","0","capacitors","I170";
;
$LOCATION"C221"
CDS_LOCATION"C221"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"123;
"A<0>"
$PN"1"124;
%"INPORT"
"1","(-1675,4525)","0","standard","I171";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"140;
%"INPORT"
"1","(-1675,4475)","0","standard","I172";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"139;
%"INPORT"
"1","(-1675,4425)","0","standard","I173";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"141;
%"74LV07A"
"1","(75,4450)","0","ttl","I174";
;
$LOCATION"U225"
CDS_LOCATION"U225"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"8;
"GND"
$PN"7"35;
"Y6"
$PN"12"0;
"Y5"
$PN"10"23;
"Y4"
$PN"8"55;
"Y3"
$PN"6"54;
"Y2"
$PN"4"24;
"Y1"
$PN"2"22;
"A6"
$PN"13"52;
"A5"
$PN"11"168;
"A4"
$PN"9"169;
"A3"
$PN"5"170;
"A2"
$PN"3"9;
"A1"
$PN"1"10;
%"OUTPORT"
"1","(600,4575)","0","standard","I175";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"22;
%"OUTPORT"
"1","(600,4525)","0","standard","I176";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"24;
%"OUTPORT"
"1","(600,4475)","0","standard","I177";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"54;
%"OUTPORT"
"1","(600,4425)","0","standard","I178";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"55;
%"RSMD0603"
"1","(-775,4300)","1","resistors","I179";
;
$LOCATION"R437"
CDS_LOCATION"R437"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"117;
"B<0>"
$PN"2"1;
%"RSMD0603"
"1","(-725,4300)","1","resistors","I180";
;
$LOCATION"R438"
CDS_LOCATION"R438"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"117;
"B<0>"
$PN"2"11;
%"RSMD0603"
"1","(-675,4300)","1","resistors","I181";
;
$LOCATION"R439"
CDS_LOCATION"R439"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"117;
"B<0>"
$PN"2"12;
%"RSMD0603"
"1","(525,4150)","1","resistors","I183";
;
$LOCATION"R443"
CDS_LOCATION"R443"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%";
"A<0>"
$PN"1"53;
"B<0>"
$PN"2"22;
%"RSMD0603"
"1","(475,4175)","1","resistors","I184";
;
$LOCATION"R442"
CDS_LOCATION"R442"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"53;
"B<0>"
$PN"2"24;
%"RSMD0603"
"1","(375,4150)","1","resistors","I185";
;
$LOCATION"R440"
CDS_LOCATION"R440"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"53;
"B<0>"
$PN"2"55;
%"RSMD0603"
"1","(425,4150)","1","resistors","I186";
;
$LOCATION"R441"
CDS_LOCATION"R441"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"53;
"B<0>"
$PN"2"54;
%"CSMD0603"
"1","(100,4825)","0","capacitors","I187";
;
$LOCATION"C222"
CDS_LOCATION"C222"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"8;
"A<0>"
$PN"1"35;
%"OUTPORT"
"1","(600,4375)","0","standard","I188";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"23;
%"RSMD0603"
"1","(325,4150)","1","resistors","I189";
;
$LOCATION"R444"
CDS_LOCATION"R444"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"53;
"B<0>"
$PN"2"23;
%"74LVC07A"
"1","(175,725)","0","ttl","I190";
;
$LOCATION"U226"
CDS_LOCATION"U226"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"118;
"GND"
$PN"7"119;
"Y6"
$PN"12"109;
"Y5"
$PN"10"37;
"Y4"
$PN"8"111;
"Y3"
$PN"6"112;
"Y2"
$PN"4"110;
"Y1"
$PN"2"113;
"A6"
$PN"13"28;
"A5"
$PN"11"108;
"A4"
$PN"9"46;
"A3"
$PN"5"160;
"A2"
$PN"3"161;
"A1"
$PN"1"162;
%"INPORT"
"1","(-650,650)","0","standard","I191";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"108;
%"OUTPORT"
"1","(1150,850)","0","standard","I192";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"113;
%"OUTPORT"
"1","(1150,750)","0","standard","I193";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"112;
%"OUTPORT"
"1","(1150,800)","0","standard","I194";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"110;
%"OUTPORT"
"1","(1150,700)","0","standard","I195";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"111;
%"OUTPORT"
"1","(1125,625)","0","standard","I196";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"109;
%"CSMD0603"
"1","(200,1075)","0","capacitors","I197";
;
$LOCATION"C223"
CDS_LOCATION"C223"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"119;
"A<0>"
$PN"1"118;
%"RSMD0603"
"1","(-100,325)","1","resistors","I198";
;
$LOCATION"R445"
CDS_LOCATION"R445"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"115;
"B<0>"
$PN"2"37;
%"RSMD0603"
"1","(900,1075)","2","resistors","I200";
;
$LOCATION"R448"
CDS_LOCATION"R448"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"48;
"B<0>"
$PN"2"113;
%"RSMD0603"
"1","(1150,1050)","2","resistors","I201";
;
$LOCATION"R450"
CDS_LOCATION"R450"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"48;
"B<0>"
$PN"2"110;
%"RSMD0603"
"1","(775,1025)","2","resistors","I202";
;
$LOCATION"R446"
CDS_LOCATION"R446"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"48;
"B<0>"
$PN"2"112;
%"RSMD0603"
"1","(1050,1000)","2","resistors","I203";
;
$LOCATION"R449"
CDS_LOCATION"R449"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"48;
"B<0>"
$PN"2"111;
%"RSMD0603"
"1","(825,975)","2","resistors","I204";
;
$LOCATION"R447"
CDS_LOCATION"R447"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"48;
"B<0>"
$PN"2"109;
%"OUTPORT"
"1","(-2625,2350)","2","standard","I205";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"102;
%"OUTPORT"
"1","(-2625,2300)","2","standard","I206";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"72;
%"OUTPORT"
"1","(-2625,2200)","2","standard","I207";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"95;
%"OUTPORT"
"1","(-2625,2150)","2","standard","I208";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"89;
%"OUTPORT"
"1","(-2625,2050)","2","standard","I209";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"94;
%"OUTPORT"
"1","(-2625,2000)","2","standard","I210";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"59;
%"OUTPORT"
"1","(-2625,1850)","2","standard","I211";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"93;
%"OUTPORT"
"1","(-2625,1800)","2","standard","I212";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"84;
%"TESTPOINT_L"
"1","(300,3850)","2","misc","I227";
;
$LOCATION"TP67"
CDS_LOCATION"TP67"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"21;
%"TESTPOINT_L"
"1","(300,3550)","2","misc","I228";
;
$LOCATION"TP68"
CDS_LOCATION"TP68"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"26;
%"OUTPORT"
"1","(2500,2350)","0","standard","I229";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"82;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"47;
"100"
$PN"100"0;
"96"
$PN"96"163;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"163;
"88"
$PN"88"0;
"84"
$PN"84"114;
"82"
$PN"82"116;
"80"
$PN"80"150;
"76"
$PN"76"49;
"78"
$PN"78"150;
"74"
$PN"74"50;
"72"
$PN"72"163;
"70"
$PN"70"74;
"66"
$PN"66"163;
"68"
$PN"68"73;
"64"
$PN"64"44;
"62"
$PN"62"143;
"60"
$PN"60"45;
"58"
$PN"58"45;
"56"
$PN"56"0;
"52"
$PN"52"163;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"163;
"42"
$PN"42"0;
"40"
$PN"40"163;
"44"
$PN"44"0;
"38"
$PN"38"168;
"36"
$PN"36"46;
"34"
$PN"34"163;
"32"
$PN"32"37;
"30"
$PN"30"160;
"28"
$PN"28"163;
"26"
$PN"26"161;
"24"
$PN"24"162;
"22"
$PN"22"163;
"20"
$PN"20"28;
"18"
$PN"18"27;
"16"
$PN"16"163;
"14"
$PN"14"26;
"12"
$PN"12"0;
"10"
$PN"10"15;
"8"
$PN"8"25;
"6"
$PN"6"29;
"4"
$PN"4"30;
"2"
$PN"2"21;
"101"
$PN"101"38;
"99"
$PN"99"0;
"95"
$PN"95"163;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"163;
"87"
$PN"87"0;
"83"
$PN"83"76;
"81"
$PN"81"75;
"79"
$PN"79"153;
"75"
$PN"75"77;
"77"
$PN"77"163;
"73"
$PN"73"78;
"71"
$PN"71"163;
"69"
$PN"69"79;
"65"
$PN"65"163;
"67"
$PN"67"80;
"63"
$PN"63"81;
"61"
$PN"61"82;
"59"
$PN"59"121;
"57"
$PN"57"121;
"55"
$PN"55"0;
"51"
$PN"51"163;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"148;
"45"
$PN"45"163;
"41"
$PN"41"158;
"39"
$PN"39"163;
"43"
$PN"43"159;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"163;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"163;
"25"
$PN"25"149;
"23"
$PN"23"36;
"21"
$PN"21"163;
"19"
$PN"19"157;
"15"
$PN"15"163;
"17"
$PN"17"31;
"13"
$PN"13"0;
"9"
$PN"9"155;
"11"
$PN"11"0;
"5"
$PN"5"165;
"7"
$PN"7"156;
"3"
$PN"3"166;
"1"
$PN"1"167;
%"OUTPORT"
"1","(2500,2300)","0","standard","I230";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"81;
%"OUTPORT"
"1","(2500,2200)","0","standard","I231";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"80;
%"OUTPORT"
"1","(2500,2150)","0","standard","I232";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"79;
%"OUTPORT"
"1","(2500,2050)","0","standard","I233";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"78;
%"OUTPORT"
"1","(2500,2000)","0","standard","I234";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"77;
%"OUTPORT"
"1","(2500,1850)","0","standard","I235";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"75;
%"OUTPORT"
"1","(2500,1800)","0","standard","I236";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"76;
%"74LV06A"
"1","(-2875,4400)","0","ttl","I237";
;
$LOCATION"U219"
CDS_LOCATION"U219"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"GND"
$PN"7"154;
"VCC"
$PN"14"180;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"0;
"Y1"
$PN"2"178;
"A6"
$PN"13"172;
"A5"
$PN"11"172;
"A4"
$PN"9"172;
"A3"
$PN"5"172;
"A2"
$PN"3"172;
"A1"
$PN"1"175;
%"CSMD0603"
"1","(-2850,4800)","0","capacitors","I238";
;
$LOCATION"C224"
CDS_LOCATION"C224"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"154;
"A<0>"
$PN"1"180;
%"RSMD0603"
"1","(-2325,4375)","1","resistors","I239";
;
$LOCATION"R421"
CDS_LOCATION"R421"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%";
"A<0>"
$PN"1"4;
"B<0>"
$PN"2"178;
%"OUTPORT"
"1","(-2125,4525)","0","standard","I240";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"178;
%"TESTPOINT_L"
"1","(300,3800)","2","misc","I241";
;
$LOCATION"TP64"
CDS_LOCATION"TP64"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"30;
%"TESTPOINT_L"
"1","(300,3750)","2","misc","I242";
;
$LOCATION"TP65"
CDS_LOCATION"TP65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"29;
%"TESTPOINT_L"
"1","(300,3700)","2","misc","I243";
;
$LOCATION"TP66"
CDS_LOCATION"TP66"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"25;
%"TESTPOINT_L"
"1","(2550,3850)","0","misc","I244";
;
$LOCATION"TP69"
CDS_LOCATION"TP69"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"167;
%"TESTPOINT_L"
"1","(2550,3800)","0","misc","I245";
;
$LOCATION"TP70"
CDS_LOCATION"TP70"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"166;
%"TESTPOINT_L"
"1","(2550,3700)","0","misc","I247";
;
$LOCATION"TP71"
CDS_LOCATION"TP71"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"156;
%"TESTPOINT_L"
"1","(2550,3650)","0","misc","I248";
;
$LOCATION"TP72"
CDS_LOCATION"TP72"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"155;
%"TESTPOINT_L"
"1","(-600,3850)","0","misc","I249";
;
$LOCATION"TP60"
CDS_LOCATION"TP60"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"171;
%"TESTPOINT_L"
"1","(-600,3600)","0","misc","I250";
;
$LOCATION"TP62"
CDS_LOCATION"TP62"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"18;
%"TESTPOINT_L"
"1","(-600,3550)","0","misc","I251";
;
$LOCATION"TP63"
CDS_LOCATION"TP63"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"17;
%"TESTPOINT_L"
"1","(-600,3650)","0","misc","I252";
;
$LOCATION"TP61"
CDS_LOCATION"TP61"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"16;
%"TESTPOINT_L"
"1","(-2850,3850)","2","misc","I253";
;
$LOCATION"TP54"
CDS_LOCATION"TP54"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"174;
%"TESTPOINT_L"
"1","(-2850,3550)","2","misc","I254";
;
$LOCATION"TP59"
CDS_LOCATION"TP59"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"14;
%"LED_1206"
"1","(-3275,4800)","5","misc","I255";
;
$LOCATION"LED4"
CDS_LOCATION"LED4"
$SEC"1"
CDS_SEC"1"
COLOR"RED"
VALUE"RED"
PACKTYPE"1206"
VOLTAGE"16V"
CDS_LMAN_SYM_OUTLINE"-25,75,100,-25"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A"
$PN"2"179;
"B"
$PN"1"180;
%"TESTPOINT_L"
"1","(-2350,4750)","7","misc","I256";
;
$LOCATION"TP40"
CDS_LOCATION"TP40"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"178;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"40;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"62;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"57;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"58;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"61;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"60;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"65;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"86;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"143;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"44;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"73;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"74;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"50;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"49;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"116;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"114;
END.
