Determining compilation order of HDL files
Analyzing Verilog file ALUv_32bit.v
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Analyzing VHDL file ALUv_32bittest.vhw
Restoring VHDL parse-tree ieee.std_logic_textio from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_textio.vdb
Restoring VHDL parse-tree std.standard from
c:/xilinx/10.1/ise/vhdl/hdp/nt/std/standard.vdb
Restoring VHDL parse-tree std.textio from
c:/xilinx/10.1/ise/vhdl/hdp/nt/std/textio.vdb
Restoring VHDL parse-tree ieee.std_logic_1164 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_1164.vdb
Restoring VHDL parse-tree ieee.std_logic_arith from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_arith.vdb
Restoring VHDL parse-tree ieee.std_logic_unsigned from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_unsigned.vdb
Saving VHDL parse-tree work.aluv_32bittest into
c:/yzhou477/isim/work/aluv_32bittest.vdb
Starting static elaboration
WARNING:HDLCompiler:918 - "ALUv_32bittest.vhw" Line 54. Size mismatch in mixed
   language port association, verilog port a
Completed static elaboration
Fuse Memory Usage: 54856 Kb
Fuse CPU Usage: 1030 ms
Using precompiled package standard from library std
Using precompiled package textio from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_textio from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling module glbl
Compiling module ALUv_32bit
Compiling architecture testbench_arch of entity aluv_32bittest
Compiled 7 VHDL Units
Compiled 2 Verilog Units
Built simulation executable ALUv_32bittest_isim_beh.exe
Fuse Memory Usage: 56140 Kb
Fuse CPU Usage: 1468 ms
