#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1c6cd40 .scope module, "Main" "Main" 2 36;
 .timescale 0 0;
v0x1c97950_0 .var "clear", 0 0;
v0x1c979d0_0 .var "clock", 0 0;
S_0x1c5e920 .scope module, "datapath" "Datapath" 2 41, 3 9, S_0x1c6cd40;
 .timescale 0 0;
L_0x1c984e0 .functor BUFZ 32, v0x1c94890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c98a10 .functor BUFZ 32, v0x1c94890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c98c50 .functor BUFZ 32, L_0x1c98a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c98d00 .functor BUFZ 32, L_0x1c988d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c993d0 .functor BUFZ 5, L_0x1c98d60, C4<00000>, C4<00000>, C4<00000>;
L_0x1c9a060 .functor BUFZ 32, L_0x1c99a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c9a310 .functor BUFZ 32, L_0x1c994d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c9a3c0 .functor BUFZ 32, L_0x1c99ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c9b000 .functor BUFZ 32, v0x1c91740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c9b060 .functor BUFZ 32, L_0x1c99a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c9b340 .functor BUFZ 32, v0x1c91740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c9b430 .functor BUFZ 32, L_0x1c9ae20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c9b1a0 .functor BUFZ 32, L_0x1c9b200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c9bd20 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c99080 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c9c080 .functor BUFZ 32, L_0x1c9b490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c9c170 .functor BUFZ 32, L_0x1c9b490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x2b7bfc899468 .resolv tri, L_0x1c9b8e0, L_0x1c9bd20, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
L_0x1c9c4d0 .functor BUFZ 32, RS_0x2b7bfc899468, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c9c790 .functor BUFZ 32, L_0x1c9c390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c9c7f0 .functor BUFZ 32, L_0x1c988d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c9c650 .functor BUFZ 32, L_0x1c9c6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1c9c990 .functor AND 1, L_0x1c9cf20, L_0x1c9c8e0, C4<1>, C4<1>;
L_0x1c9c8e0 .functor BUFZ 1, L_0x1c9a180, C4<0>, C4<0>, C4<0>;
L_0x1c9cab0 .functor BUFZ 1, L_0x1c9c990, C4<0>, C4<0>, C4<0>;
L_0x1c9cd70 .functor BUFZ 1, v0x1c8ee10_0, C4<0>, C4<0>, C4<0>;
L_0x1c9ce20 .functor BUFZ 1, v0x1c8eeb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c9cb10 .functor BUFZ 1, v0x1c8e910_0, C4<0>, C4<0>, C4<0>;
L_0x1c9d000 .functor BUFZ 3, v0x1c35f00_0, C4<000>, C4<000>, C4<000>;
L_0x1c9cf20 .functor BUFZ 1, v0x1c8e9b0_0, C4<0>, C4<0>, C4<0>;
L_0x1c9d240 .functor BUFZ 1, v0x1c8ec80_0, C4<0>, C4<0>, C4<0>;
L_0x1c9d100 .functor BUFZ 1, v0x1c8eba0_0, C4<0>, C4<0>, C4<0>;
L_0x1c9d440 .functor BUFZ 1, v0x1c8eb00_0, C4<0>, C4<0>, C4<0>;
v0x1c94910_0 .net "adder4_in", 31 0, L_0x1c98a10; 1 drivers
v0x1c94990_0 .net "adder4_out", 31 0, L_0x1c988d0; 1 drivers
v0x1c94a10_0 .net "adder_op1", 31 0, L_0x1c9c790; 1 drivers
v0x1c94ac0_0 .net "adder_op2", 31 0, L_0x1c9c7f0; 1 drivers
v0x1c94b70_0 .net "adder_result", 31 0, L_0x1c9c6f0; 1 drivers
v0x1c94c20_0 .net "alu_f", 2 0, L_0x1c9d000; 1 drivers
v0x1c94ca0_0 .net "alu_mux_in0", 31 0, L_0x1c9a060; 1 drivers
v0x1c94d50_0 .net "alu_mux_in1", 31 0, L_0x1c9c080; 1 drivers
v0x1c94e50_0 .net "alu_mux_out", 31 0, L_0x1c99ed0; 1 drivers
v0x1c94f00_0 .net "alu_mux_sel", 0 0, L_0x1c9cb10; 1 drivers
v0x1c94fb0_0 .net "alu_op1", 31 0, L_0x1c9a310; 1 drivers
v0x1c95060_0 .net "alu_op2", 31 0, L_0x1c9a3c0; 1 drivers
v0x1c95110_0 .net "alu_result", 31 0, v0x1c91740_0; 1 drivers
v0x1c951c0_0 .net "alu_zero", 0 0, L_0x1c9a180; 1 drivers
v0x1c952f0_0 .net "and_gate_in1", 0 0, L_0x1c9cf20; 1 drivers
v0x1c95370_0 .net "and_gate_in2", 0 0, L_0x1c9c8e0; 1 drivers
v0x1c95240_0 .net "and_gate_out", 0 0, L_0x1c9c990; 1 drivers
v0x1c95480_0 .net "clear", 0 0, v0x1c97950_0; 1 drivers
v0x1c955a0_0 .net "clock", 0 0, v0x1c979d0_0; 1 drivers
v0x1c956b0_0 .net "control_unit_alu_op", 2 0, v0x1c35f00_0; 1 drivers
v0x1c957e0_0 .net "control_unit_alu_src", 0 0, v0x1c8e910_0; 1 drivers
v0x1c95860_0 .net "control_unit_branch", 0 0, v0x1c8e9b0_0; 1 drivers
v0x1c95730_0 .net "control_unit_funct", 5 0, L_0x1c9cc30; 1 drivers
v0x1c959a0_0 .net "control_unit_imm_extend", 0 0, v0x1c8eb00_0; 1 drivers
v0x1c95910_0 .net "control_unit_mem_to_reg", 0 0, v0x1c8eba0_0; 1 drivers
v0x1c95b20_0 .net "control_unit_mem_write", 0 0, v0x1c8ec80_0; 1 drivers
v0x1c95a50_0 .net "control_unit_opcode", 5 0, L_0x1c9c9f0; 1 drivers
v0x1c95cb0_0 .net "control_unit_reg_dst", 0 0, v0x1c8ee10_0; 1 drivers
v0x1c95bd0_0 .net "control_unit_reg_write", 0 0, v0x1c8eeb0_0; 1 drivers
v0x1c95e20_0 .net "data_memory_address", 31 0, L_0x1c9b000; 1 drivers
v0x1c95d60_0 .net "data_memory_mux_in0", 31 0, L_0x1c9b340; 1 drivers
v0x1c95fa0_0 .net "data_memory_mux_in1", 31 0, L_0x1c9b430; 1 drivers
v0x1c95ed0_0 .net "data_memory_mux_out", 31 0, L_0x1c9b200; 1 drivers
v0x1c96130_0 .net "data_memory_mux_sel", 0 0, L_0x1c9d100; 1 drivers
v0x1c96050_0 .net "data_memory_read_data", 31 0, L_0x1c9ae20; 1 drivers
v0x1c962d0_0 .net "data_memory_write", 0 0, L_0x1c9d240; 1 drivers
v0x1c961b0_0 .net "data_memory_write_data", 31 0, L_0x1c9b060; 1 drivers
v0x1c96480_0 .net "extension_mux_in0", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1c96350_0 .net "extension_mux_in1", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1c96400_0 .net "extension_mux_out", 31 0, L_0x1c9b490; 1 drivers
v0x1c96650_0 .net "extension_mux_sel", 0 0, L_0x1c9d440; 1 drivers
v0x1c96700_0 .net "instruction_memory_address", 31 0, L_0x1c984e0; 1 drivers
v0x1c96530_0 .net "instruction_memory_instr", 31 0, L_0x1c98300; 1 drivers
v0x1c968e0_0 .net "pc_in", 31 0, L_0x1c98c50; 1 drivers
v0x1c96780_0 .net "pc_mux_in0", 31 0, L_0x1c98d00; 1 drivers
v0x1c96830_0 .net "pc_mux_in1", 31 0, L_0x1c9c650; 1 drivers
v0x1c96ae0_0 .net "pc_mux_out", 31 0, L_0x1c98a70; 1 drivers
v0x1c96b60_0 .net "pc_mux_sel", 0 0, L_0x1c9cab0; 1 drivers
v0x1c96990_0 .net "pc_out", 31 0, v0x1c94890_0; 1 drivers
v0x1c96a40_0 .net "register_file_mux_in0", 4 0, L_0x1c98f40; 1 drivers
v0x1c96db0_0 .net "register_file_mux_in1", 4 0, L_0x1c98fe0; 1 drivers
v0x1c96e60_0 .net "register_file_mux_out", 4 0, L_0x1c98d60; 1 drivers
v0x1c96c10_0 .net "register_file_mux_sel", 0 0, L_0x1c9cd70; 1 drivers
v0x1c96cc0_0 .net "register_file_read_data1", 31 0, L_0x1c994d0; 1 drivers
v0x1c970a0_0 .net "register_file_read_data2", 31 0, L_0x1c99a40; 1 drivers
v0x1c97150_0 .net "register_file_read_index1", 4 0, L_0x1c99c70; 1 drivers
v0x1c96f10_0 .net "register_file_read_index2", 4 0, L_0x1c99da0; 1 drivers
v0x1c96fc0_0 .net "register_file_write", 0 0, L_0x1c9ce20; 1 drivers
v0x1c973b0_0 .net "register_file_write_data", 31 0, L_0x1c9b1a0; 1 drivers
v0x1c97430_0 .net "register_file_write_index", 4 0, L_0x1c993d0; 1 drivers
RS_0x2b7bfc8992e8 .resolv tri, L_0x1c9c170, L_0x1c9c4d0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1c971d0_0 .net8 "shift_left_in", 31 0, RS_0x2b7bfc8992e8; 2 drivers
v0x1c97250_0 .net "shift_left_out", 31 0, L_0x1c9c390; 1 drivers
v0x1c97300_0 .net "sign_extend_in", 15 0, L_0x1c9b9d0; 1 drivers
v0x1c976b0_0 .net8 "sign_extend_out", 31 0, RS_0x2b7bfc899468; 2 drivers
v0x1c974e0_0 .net "zero_extend_in", 15 0, L_0x1c9bed0; 1 drivers
RS_0x2b7bfc8993a8 .resolv tri, L_0x1c9ac00, L_0x1c99080, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1c97590_0 .net8 "zero_extend_out", 31 0, RS_0x2b7bfc8993a8; 2 drivers
L_0x1c98f40 .part L_0x1c98300, 16, 5;
L_0x1c98fe0 .part L_0x1c98300, 11, 5;
L_0x1c99c70 .part L_0x1c98300, 21, 5;
L_0x1c99da0 .part L_0x1c98300, 16, 5;
L_0x1c9b9d0 .part L_0x1c98300, 0, 16;
L_0x1c9bed0 .part L_0x1c98300, 0, 16;
L_0x1c9c9f0 .part L_0x1c98300, 26, 6;
L_0x1c9cc30 .part L_0x1c98300, 0, 6;
S_0x1c94620 .scope module, "pc_register" "PcRegister" 3 15, 4 1, S_0x1c5e920;
 .timescale 0 0;
v0x1c94710_0 .alias "clear", 0 0, v0x1c95480_0;
v0x1c94790_0 .alias "clock", 0 0, v0x1c955a0_0;
v0x1c94810_0 .alias "in", 31 0, v0x1c968e0_0;
v0x1c94890_0 .var "out", 31 0;
S_0x1c93840 .scope module, "instruction_memory" "InstructionMemory" 3 24, 5 1, S_0x1c5e920;
 .timescale 0 0;
L_0x1c90b90 .functor AND 1, L_0x1c97a50, L_0x1c97b50, C4<1>, C4<1>;
v0x1c93970_0 .net *"_s0", 31 0, C4<00000000010000000000000000000000>; 1 drivers
v0x1c93a30_0 .net *"_s10", 31 0, L_0x1c97cc0; 1 drivers
v0x1c93ad0_0 .net *"_s12", 31 0, C4<00000000010000000000000000000000>; 1 drivers
v0x1c93b70_0 .net *"_s14", 31 0, L_0x1c97e00; 1 drivers
v0x1c93c20_0 .net *"_s16", 31 0, L_0x1c980f0; 1 drivers
v0x1c93cc0_0 .net *"_s18", 29 0, L_0x1c97fc0; 1 drivers
v0x1c93da0_0 .net *"_s2", 0 0, L_0x1c97a50; 1 drivers
v0x1c93e40_0 .net *"_s20", 1 0, C4<00>; 1 drivers
v0x1c93ee0_0 .net *"_s22", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1c93f80_0 .net *"_s4", 31 0, C4<00000100000000000001000000000000>; 1 drivers
v0x1c94020_0 .net *"_s6", 0 0, L_0x1c97b50; 1 drivers
v0x1c940c0_0 .net *"_s8", 0 0, L_0x1c90b90; 1 drivers
v0x1c94160_0 .alias "address", 31 0, v0x1c96700_0;
v0x1c94200_0 .alias "clear", 0 0, v0x1c95480_0;
v0x1c94300_0 .alias "clock", 0 0, v0x1c955a0_0;
v0x1c943d0 .array "content", 0 255, 31 0;
v0x1c94280_0 .var/i "i", 31 0;
v0x1c94500_0 .alias "instr", 31 0, v0x1c96530_0;
E_0x1c936d0 .event edge, v0x1c94500_0;
L_0x1c97a50 .cmp/ge 32, L_0x1c984e0, C4<00000000010000000000000000000000>;
L_0x1c97b50 .cmp/gt 32, C4<00000100000000000001000000000000>, L_0x1c984e0;
L_0x1c97cc0 .array/port v0x1c943d0, L_0x1c980f0;
L_0x1c97e00 .arith/sub 32, L_0x1c984e0, C4<00000000010000000000000000000000>;
L_0x1c97fc0 .part L_0x1c97e00, 2, 30;
L_0x1c980f0 .concat [ 30 2 0 0], L_0x1c97fc0, C4<00>;
L_0x1c98300 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x1c97cc0, L_0x1c90b90, C4<>;
S_0x1c93360 .scope module, "adder4" "Adder4" 3 36, 6 1, S_0x1c5e920;
 .timescale 0 0;
v0x1c93450_0 .net *"_s0", 32 0, L_0x1c98590; 1 drivers
v0x1c93510_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1c935b0_0 .net *"_s4", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v0x1c93650_0 .net *"_s6", 32 0, L_0x1c98790; 1 drivers
v0x1c93700_0 .alias "in", 31 0, v0x1c94910_0;
v0x1c937a0_0 .alias "out", 31 0, v0x1c94990_0;
L_0x1c98590 .concat [ 32 1 0 0], L_0x1c98a10, C4<0>;
L_0x1c98790 .arith/sum 33, L_0x1c98590, C4<000000000000000000000000000000100>;
L_0x1c988d0 .part L_0x1c98790, 0, 32;
S_0x1c92fc0 .scope module, "pc_mux" "Mux32Bit2To1" 3 47, 7 1, S_0x1c5e920;
 .timescale 0 0;
v0x1c930b0_0 .alias "in0", 31 0, v0x1c96780_0;
v0x1c93170_0 .alias "in1", 31 0, v0x1c96830_0;
v0x1c93210_0 .alias "out", 31 0, v0x1c96ae0_0;
v0x1c932b0_0 .alias "sel", 0 0, v0x1c96b60_0;
L_0x1c98a70 .functor MUXZ 32, L_0x1c98d00, L_0x1c9c650, L_0x1c9cab0, C4<>;
S_0x1c92c20 .scope module, "register_file_mux" "Mux5Bit2To1" 3 61, 7 10, S_0x1c5e920;
 .timescale 0 0;
v0x1c92d10_0 .alias "in0", 4 0, v0x1c96a40_0;
v0x1c92dd0_0 .alias "in1", 4 0, v0x1c96db0_0;
v0x1c92e70_0 .alias "out", 4 0, v0x1c96e60_0;
v0x1c92f10_0 .alias "sel", 0 0, v0x1c96c10_0;
L_0x1c98d60 .functor MUXZ 5, L_0x1c98f40, L_0x1c98fe0, L_0x1c9cd70, C4<>;
S_0x1c91bf0 .scope module, "register_file" "RegisterFile" 3 79, 8 1, S_0x1c5e920;
 .timescale 0 0;
v0x1c91ce0_0 .net *"_s0", 5 0, L_0x1c99110; 1 drivers
v0x1c91da0_0 .net *"_s10", 31 0, L_0x1c99430; 1 drivers
v0x1c91e40_0 .net *"_s14", 5 0, L_0x1c99660; 1 drivers
v0x1c91ee0_0 .net *"_s17", 0 0, C4<0>; 1 drivers
v0x1c91f90_0 .net *"_s18", 5 0, C4<000000>; 1 drivers
v0x1c92030_0 .net *"_s20", 0 0, L_0x1c997e0; 1 drivers
v0x1c92110_0 .net *"_s22", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1c921b0_0 .net *"_s24", 31 0, L_0x1c999a0; 1 drivers
v0x1c92250_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1c922f0_0 .net *"_s4", 5 0, C4<000000>; 1 drivers
v0x1c92390_0 .net *"_s6", 0 0, L_0x1c99250; 1 drivers
v0x1c92430_0 .net *"_s8", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1c924d0_0 .alias "clear", 0 0, v0x1c95480_0;
v0x1c92550_0 .alias "clock", 0 0, v0x1c955a0_0;
v0x1c92680 .array "content", 0 31, 31 0;
v0x1c92700_0 .var/i "i", 31 0;
v0x1c925d0_0 .alias "read_data1", 31 0, v0x1c96cc0_0;
v0x1c92810_0 .alias "read_data2", 31 0, v0x1c970a0_0;
v0x1c92930_0 .alias "read_index1", 4 0, v0x1c97150_0;
v0x1c929b0_0 .alias "read_index2", 4 0, v0x1c96f10_0;
v0x1c92890_0 .alias "write", 0 0, v0x1c96fc0_0;
v0x1c92ae0_0 .alias "write_data", 31 0, v0x1c973b0_0;
v0x1c92a30_0 .alias "write_index", 4 0, v0x1c97430_0;
L_0x1c99110 .concat [ 5 1 0 0], L_0x1c99c70, C4<0>;
L_0x1c99250 .cmp/eq 6, L_0x1c99110, C4<000000>;
L_0x1c99430 .array/port v0x1c92680, L_0x1c99c70;
L_0x1c994d0 .functor MUXZ 32, L_0x1c99430, C4<00000000000000000000000000000000>, L_0x1c99250, C4<>;
L_0x1c99660 .concat [ 5 1 0 0], L_0x1c99da0, C4<0>;
L_0x1c997e0 .cmp/eq 6, L_0x1c99660, C4<000000>;
L_0x1c999a0 .array/port v0x1c92680, L_0x1c99da0;
L_0x1c99a40 .functor MUXZ 32, L_0x1c999a0, C4<00000000000000000000000000000000>, L_0x1c997e0, C4<>;
S_0x1c91880 .scope module, "alu_mux" "Mux32Bit2To1" 3 100, 7 1, S_0x1c5e920;
 .timescale 0 0;
v0x1c91970_0 .alias "in0", 31 0, v0x1c94ca0_0;
v0x1c91a30_0 .alias "in1", 31 0, v0x1c94d50_0;
v0x1c91ad0_0 .alias "out", 31 0, v0x1c94e50_0;
v0x1c91b70_0 .alias "sel", 0 0, v0x1c94f00_0;
L_0x1c99ed0 .functor MUXZ 32, L_0x1c9a060, L_0x1c9c080, L_0x1c9cb10, C4<>;
S_0x1c91420 .scope module, "alu" "Alu" 3 115, 9 1, S_0x1c5e920;
 .timescale 0 0;
v0x1c911f0_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1c91550_0 .alias "f", 2 0, v0x1c94c20_0;
v0x1c915f0_0 .alias "op1", 31 0, v0x1c94fb0_0;
v0x1c91690_0 .alias "op2", 31 0, v0x1c95060_0;
v0x1c91740_0 .var "result", 31 0;
v0x1c917e0_0 .alias "zero", 0 0, v0x1c951c0_0;
E_0x1c907c0 .event edge, v0x1c91550_0, v0x1c91690_0, v0x1c915f0_0;
L_0x1c9a180 .cmp/eq 32, v0x1c91740_0, C4<00000000000000000000000000000000>;
S_0x1c903e0 .scope module, "data_memory" "DataMemory" 3 130, 10 1, S_0x1c5e920;
 .timescale 0 0;
L_0x1c9a7c0 .functor AND 1, L_0x1c9a4c0, L_0x1c9a6d0, C4<1>, C4<1>;
v0x1c90540_0 .net *"_s0", 31 0, C4<00010000000000010000000000000000>; 1 drivers
v0x1c90600_0 .net *"_s10", 31 0, L_0x1c9a8c0; 1 drivers
v0x1c906a0_0 .net *"_s12", 31 0, C4<00010000000000010000000000000000>; 1 drivers
v0x1c90740_0 .net *"_s14", 31 0, L_0x1c9a9a0; 1 drivers
v0x1c907f0_0 .net *"_s16", 31 0, L_0x1c9aca0; 1 drivers
v0x1c90890_0 .net *"_s18", 29 0, L_0x1c9aad0; 1 drivers
v0x1c90930_0 .net *"_s2", 0 0, L_0x1c9a4c0; 1 drivers
v0x1c909d0_0 .net *"_s20", 1 0, C4<00>; 1 drivers
v0x1c90a70_0 .net *"_s22", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1c90b10_0 .net *"_s4", 31 0, C4<00010000000000010001000000000000>; 1 drivers
v0x1c90c10_0 .net *"_s6", 0 0, L_0x1c9a6d0; 1 drivers
v0x1c90cb0_0 .net *"_s8", 0 0, L_0x1c9a7c0; 1 drivers
v0x1c90dc0_0 .alias "address", 31 0, v0x1c95e20_0;
v0x1c90e60_0 .alias "clear", 0 0, v0x1c95480_0;
v0x1c90f80_0 .alias "clock", 0 0, v0x1c955a0_0;
v0x1c91020 .array "content", 0 255, 31 0;
v0x1c90ee0_0 .var/i "i", 31 0;
v0x1c91150_0 .alias "read_data", 31 0, v0x1c96050_0;
v0x1c91270_0 .alias "write", 0 0, v0x1c962d0_0;
v0x1c912f0_0 .alias "write_data", 31 0, v0x1c961b0_0;
E_0x1c904d0/0 .event negedge, v0x1c90f80_0;
E_0x1c904d0/1 .event posedge, v0x1c90e60_0;
E_0x1c904d0 .event/or E_0x1c904d0/0, E_0x1c904d0/1;
L_0x1c9a4c0 .cmp/ge 32, L_0x1c9b000, C4<00010000000000010000000000000000>;
L_0x1c9a6d0 .cmp/gt 32, C4<00010000000000010001000000000000>, L_0x1c9b000;
L_0x1c9a8c0 .array/port v0x1c91020, L_0x1c9aca0;
L_0x1c9a9a0 .arith/sub 32, L_0x1c9b000, C4<00010000000000010000000000000000>;
L_0x1c9aad0 .part L_0x1c9a9a0, 2, 30;
L_0x1c9aca0 .concat [ 30 2 0 0], L_0x1c9aad0, C4<00>;
L_0x1c9ae20 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x1c9a8c0, L_0x1c9a7c0, C4<>;
S_0x1c90040 .scope module, "data_memory_mux" "Mux32Bit2To1" 3 147, 7 1, S_0x1c5e920;
 .timescale 0 0;
v0x1c90130_0 .alias "in0", 31 0, v0x1c95d60_0;
v0x1c901f0_0 .alias "in1", 31 0, v0x1c95fa0_0;
v0x1c90290_0 .alias "out", 31 0, v0x1c95ed0_0;
v0x1c90330_0 .alias "sel", 0 0, v0x1c96130_0;
L_0x1c9b200 .functor MUXZ 32, L_0x1c9b340, L_0x1c9b430, L_0x1c9d100, C4<>;
S_0x1c8fca0 .scope module, "extension_mux" "Mux32Bit2To1" 3 163, 7 1, S_0x1c5e920;
 .timescale 0 0;
v0x1c8fd90_0 .alias "in0", 31 0, v0x1c96480_0;
v0x1c8fe50_0 .alias "in1", 31 0, v0x1c96350_0;
v0x1c8fef0_0 .alias "out", 31 0, v0x1c96400_0;
v0x1c8ff90_0 .alias "sel", 0 0, v0x1c96650_0;
L_0x1c9b490 .functor MUXZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, L_0x1c9d440, C4<>;
S_0x1c8f900 .scope module, "sign_extend" "SignExtend" 3 172, 11 1, S_0x1c5e920;
 .timescale 0 0;
v0x1c8f9f0_0 .net *"_s1", 0 0, L_0x1c9b670; 1 drivers
v0x1c8fab0_0 .net *"_s2", 15 0, L_0x1c9b760; 1 drivers
v0x1c8fb50_0 .alias "in", 15 0, v0x1c97300_0;
v0x1c8fbf0_0 .alias "out", 31 0, v0x1c976b0_0;
L_0x1c9b670 .part L_0x1c9b9d0, 15, 1;
LS_0x1c9b760_0_0 .concat [ 1 1 1 1], L_0x1c9b670, L_0x1c9b670, L_0x1c9b670, L_0x1c9b670;
LS_0x1c9b760_0_4 .concat [ 1 1 1 1], L_0x1c9b670, L_0x1c9b670, L_0x1c9b670, L_0x1c9b670;
LS_0x1c9b760_0_8 .concat [ 1 1 1 1], L_0x1c9b670, L_0x1c9b670, L_0x1c9b670, L_0x1c9b670;
LS_0x1c9b760_0_12 .concat [ 1 1 1 1], L_0x1c9b670, L_0x1c9b670, L_0x1c9b670, L_0x1c9b670;
L_0x1c9b760 .concat [ 4 4 4 4], LS_0x1c9b760_0_0, LS_0x1c9b760_0_4, LS_0x1c9b760_0_8, LS_0x1c9b760_0_12;
L_0x1c9b8e0 .concat [ 16 16 0 0], L_0x1c9b9d0, L_0x1c9b760;
S_0x1c8f610 .scope module, "zero_extend" "ZeroExtend" 3 183, 3 1, S_0x1c5e920;
 .timescale 0 0;
v0x1c8f700_0 .net *"_s0", 15 0, C4<0000000000000000>; 1 drivers
v0x1c8f7c0_0 .alias "in", 15 0, v0x1c974e0_0;
v0x1c8f860_0 .alias "out", 31 0, v0x1c97590_0;
L_0x1c9ac00 .concat [ 16 16 0 0], L_0x1c9bed0, C4<0000000000000000>;
S_0x1c8f2a0 .scope module, "shift_left" "ShiftLeft" 3 198, 12 1, S_0x1c5e920;
 .timescale 0 0;
v0x1c8f390_0 .net *"_s2", 29 0, L_0x1c9c2b0; 1 drivers
v0x1c8f450_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1c8f4f0_0 .alias "in", 31 0, v0x1c971d0_0;
v0x1c8f590_0 .alias "out", 31 0, v0x1c97250_0;
L_0x1c9c2b0 .part RS_0x2b7bfc8992e8, 0, 30;
L_0x1c9c390 .concat [ 2 30 0 0], C4<00>, L_0x1c9c2b0;
S_0x1c8efb0 .scope module, "adder" "Adder" 3 209, 13 1, S_0x1c5e920;
 .timescale 0 0;
v0x1c8f0a0_0 .alias "op1", 31 0, v0x1c94a10_0;
v0x1c8f160_0 .alias "op2", 31 0, v0x1c94ac0_0;
v0x1c8f200_0 .alias "result", 31 0, v0x1c94b70_0;
L_0x1c9c6f0 .arith/sum 32, L_0x1c9c790, L_0x1c9c7f0;
S_0x1c77120 .scope module, "control_unit" "ControlUnit" 3 241, 14 1, S_0x1c5e920;
 .timescale 0 0;
v0x1c35f00_0 .var "alu_op", 2 0;
v0x1c8e910_0 .var "alu_src", 0 0;
v0x1c8e9b0_0 .var "branch", 0 0;
v0x1c8ea50_0 .alias "funct", 5 0, v0x1c95730_0;
v0x1c8eb00_0 .var "imm_extend", 0 0;
v0x1c8eba0_0 .var "mem_to_reg", 0 0;
v0x1c8ec80_0 .var "mem_write", 0 0;
v0x1c8ed20_0 .alias "opcode", 5 0, v0x1c95a50_0;
v0x1c8ee10_0 .var "reg_dst", 0 0;
v0x1c8eeb0_0 .var "reg_write", 0 0;
E_0x1c2a960 .event edge, v0x1c8ea50_0, v0x1c8ed20_0;
    .scope S_0x1c94620;
T_0 ;
    %wait E_0x1c904d0;
    %load/v 8, v0x1c94710_0, 1;
    %jmp/0xz  T_0.0, 8;
    %movi 8, 4194304, 32;
    %set/v v0x1c94890_0, 8, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1c94810_0, 32;
    %set/v v0x1c94890_0, 8, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1c93840;
T_1 ;
    %wait E_0x1c904d0;
    %load/v 8, v0x1c94200_0, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v0x1c94280_0, 0, 32;
T_1.2 ;
    %load/v 8, v0x1c94280_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_1.3, 5;
    %ix/getv/s 3, v0x1c94280_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1c943d0, 0, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1c94280_0, 32;
    %set/v v0x1c94280_0, 8, 32;
    %jmp T_1.2;
T_1.3 ;
    %movi 8, 570425345, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v0x1c943d0, 8, 32;
    %movi 8, 907051008, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v0x1c943d0, 8, 32;
    %movi 8, 571539455, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v0x1c943d0, 8, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1c93840;
T_2 ;
    %wait E_0x1c936d0;
    %vpi_call 5 40 "$display", "Fetch at PC %08x: instruction %08x", v0x1c94160_0, v0x1c94500_0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1c91bf0;
T_3 ;
    %wait E_0x1c904d0;
    %load/v 8, v0x1c924d0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0x1c92700_0, 0, 32;
T_3.2 ;
    %load/v 8, v0x1c92700_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_3.3, 5;
    %ix/getv/s 3, v0x1c92700_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1c92680, 0, 32;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1c92700_0, 32;
    %set/v v0x1c92700_0, 8, 32;
    %jmp T_3.2;
T_3.3 ;
    %movi 8, 1, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1c92680, 8, 32;
    %movi 8, 2, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x1c92680, 8, 32;
    %movi 8, 268500992, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v0x1c92680, 8, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x1c92890_0, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v0x1c92ae0_0, 32;
    %ix/getv 3, v0x1c92a30_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1c92680, 8, 32;
t_2 ;
    %vpi_call 8 27 "$display", "\011R[%d] = %x (hex)", v0x1c92a30_0, v0x1c92ae0_0;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1c91420;
T_4 ;
    %wait E_0x1c907c0;
    %load/v 8, v0x1c91550_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_4.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_4.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/v 8, v0x1c915f0_0, 32;
    %load/v 40, v0x1c91690_0, 32;
    %and 8, 40, 32;
    %set/v v0x1c91740_0, 8, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/v 8, v0x1c915f0_0, 32;
    %load/v 40, v0x1c91690_0, 32;
    %or 8, 40, 32;
    %set/v v0x1c91740_0, 8, 32;
    %jmp T_4.8;
T_4.2 ;
    %load/v 8, v0x1c915f0_0, 32;
    %load/v 40, v0x1c91690_0, 32;
    %add 8, 40, 32;
    %set/v v0x1c91740_0, 8, 32;
    %jmp T_4.8;
T_4.3 ;
    %set/v v0x1c91740_0, 2, 32;
    %jmp T_4.8;
T_4.4 ;
    %load/v 8, v0x1c915f0_0, 32;
    %load/v 40, v0x1c91690_0, 32;
    %inv 40, 32;
    %and 8, 40, 32;
    %set/v v0x1c91740_0, 8, 32;
    %jmp T_4.8;
T_4.5 ;
    %load/v 8, v0x1c915f0_0, 32;
    %load/v 40, v0x1c91690_0, 32;
    %inv 40, 32;
    %or 8, 40, 32;
    %set/v v0x1c91740_0, 8, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/v 8, v0x1c915f0_0, 32;
    %load/v 40, v0x1c91690_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1c91740_0, 8, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/v 40, v0x1c915f0_0, 32;
    %load/v 72, v0x1c91690_0, 32;
    %cmp/u 40, 72, 32;
    %mov 40, 5, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %set/v v0x1c91740_0, 8, 32;
    %jmp T_4.8;
T_4.8 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1c903e0;
T_5 ;
    %wait E_0x1c904d0;
    %load/v 8, v0x1c90e60_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v0x1c90ee0_0, 0, 32;
T_5.2 ;
    %load/v 8, v0x1c90ee0_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_5.3, 5;
    %ix/getv/s 3, v0x1c90ee0_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1c91020, 0, 32;
t_3 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1c90ee0_0, 32;
    %set/v v0x1c90ee0_0, 8, 32;
    %jmp T_5.2;
T_5.3 ;
    %movi 8, 100, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1c91020, 8, 32;
    %movi 8, 200, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1c91020, 8, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x1c91270_0, 1;
    %movi 9, 268500992, 32;
    %load/v 41, v0x1c90dc0_0, 32;
    %cmp/u 9, 41, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1c90dc0_0, 32;
    %movi 41, 268505088, 32;
    %cmp/u 9, 41, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v0x1c912f0_0, 32;
    %load/v 40, v0x1c90dc0_0, 32;
    %subi 40, 268439552, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  40, 32;
    %ix/get 3, 40, 32;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1c91020, 8, 32;
t_4 ;
    %vpi_call 10 32 "$display", "\011M[%x] = %x (hex)", v0x1c90dc0_0, v0x1c912f0_0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1c77120;
T_6 ;
    %wait E_0x1c2a960;
    %set/v v0x1c8ee10_0, 2, 1;
    %set/v v0x1c8eeb0_0, 2, 1;
    %set/v v0x1c8e910_0, 2, 1;
    %set/v v0x1c35f00_0, 2, 3;
    %set/v v0x1c8e9b0_0, 2, 1;
    %set/v v0x1c8ec80_0, 2, 1;
    %set/v v0x1c8eba0_0, 2, 1;
    %set/v v0x1c8eb00_0, 2, 1;
    %load/v 8, v0x1c8ed20_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %set/v v0x1c8ee10_0, 1, 1;
    %set/v v0x1c8eeb0_0, 1, 1;
    %set/v v0x1c8e910_0, 0, 1;
    %set/v v0x1c8e9b0_0, 0, 1;
    %set/v v0x1c8ec80_0, 0, 1;
    %set/v v0x1c8eba0_0, 0, 1;
    %load/v 8, v0x1c8ea50_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.10, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_6.11, 6;
    %jmp T_6.12;
T_6.7 ;
    %movi 8, 2, 3;
    %set/v v0x1c35f00_0, 8, 3;
    %vpi_call 14 45 "$display", "\011Instruction 'add'";
    %jmp T_6.12;
T_6.8 ;
    %movi 8, 6, 3;
    %set/v v0x1c35f00_0, 8, 3;
    %vpi_call 14 51 "$display", "\011Instruction 'sub'";
    %jmp T_6.12;
T_6.9 ;
    %set/v v0x1c35f00_0, 1, 3;
    %vpi_call 14 57 "$display", "\011Instruction 'slt'";
    %jmp T_6.12;
T_6.10 ;
    %set/v v0x1c35f00_0, 0, 3;
    %vpi_call 14 63 "$display", "\011Instruction 'and'";
    %jmp T_6.12;
T_6.11 ;
    %movi 8, 1, 3;
    %set/v v0x1c35f00_0, 8, 3;
    %vpi_call 14 69 "$display", "\011Instruction 'or'";
    %jmp T_6.12;
T_6.12 ;
    %jmp T_6.6;
T_6.1 ;
    %set/v v0x1c8ee10_0, 0, 1;
    %set/v v0x1c8eeb0_0, 1, 1;
    %set/v v0x1c8e910_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x1c35f00_0, 8, 3;
    %set/v v0x1c8e9b0_0, 0, 1;
    %set/v v0x1c8ec80_0, 0, 1;
    %set/v v0x1c8eba0_0, 1, 1;
    %vpi_call 14 83 "$display", "\011Instruction 'lw'";
    %jmp T_6.6;
T_6.2 ;
    %set/v v0x1c8eeb0_0, 0, 1;
    %set/v v0x1c8e910_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x1c35f00_0, 8, 3;
    %set/v v0x1c8e9b0_0, 0, 1;
    %set/v v0x1c8ec80_0, 1, 1;
    %vpi_call 14 93 "$display", "\011Instruction 'sw'";
    %jmp T_6.6;
T_6.3 ;
    %set/v v0x1c8eeb0_0, 0, 1;
    %set/v v0x1c8e910_0, 0, 1;
    %movi 8, 6, 3;
    %set/v v0x1c35f00_0, 8, 3;
    %set/v v0x1c8e9b0_0, 1, 1;
    %set/v v0x1c8ec80_0, 0, 1;
    %vpi_call 14 103 "$display", "\011Instruction 'beq'";
    %jmp T_6.6;
T_6.4 ;
    %set/v v0x1c8ee10_0, 0, 1;
    %set/v v0x1c8eeb0_0, 1, 1;
    %set/v v0x1c8e910_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x1c35f00_0, 8, 3;
    %set/v v0x1c8e9b0_0, 0, 1;
    %set/v v0x1c8ec80_0, 0, 1;
    %set/v v0x1c8eba0_0, 0, 1;
    %set/v v0x1c8eb00_0, 0, 1;
    %vpi_call 14 116 "$display", "\011Instruction 'addi'";
    %jmp T_6.6;
T_6.5 ;
    %set/v v0x1c8ee10_0, 0, 1;
    %set/v v0x1c8eeb0_0, 1, 1;
    %set/v v0x1c8e910_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0x1c35f00_0, 8, 3;
    %set/v v0x1c8e9b0_0, 0, 1;
    %set/v v0x1c8ec80_0, 0, 1;
    %set/v v0x1c8eba0_0, 0, 1;
    %set/v v0x1c8eb00_0, 1, 1;
    %vpi_call 14 129 "$display", "\011Instruction 'ori'";
    %jmp T_6.6;
T_6.6 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1c6cd40;
T_7 ;
    %set/v v0x1c97950_0, 1, 1;
    %delay 5, 0;
    %set/v v0x1c97950_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x1c6cd40;
T_8 ;
    %set/v v0x1c979d0_0, 1, 1;
T_8.0 ;
    %delay 5, 0;
    %load/v 8, v0x1c979d0_0, 1;
    %inv 8, 1;
    %set/v v0x1c979d0_0, 8, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x1c6cd40;
T_9 ;
    %delay 140, 0;
    %vpi_call 2 57 "$finish";
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "Main.v";
    "Datapath.v";
    "PcRegister.v";
    "InstructionMemory.v";
    "Adder4.v";
    "Mux.v";
    "RegisterFile.v";
    "Alu.v";
    "DataMemory.v";
    "SignExtend.v";
    "ShiftLeft.v";
    "Adder.v";
    "ControlUnit.v";
