
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a5e0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000026fc  0801a7c0  0801a7c0  0001b7c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801cebc  0801cebc  0001e368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801cebc  0801cebc  0001debc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801cec4  0801cec4  0001e368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801cec4  0801cec4  0001dec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801cec8  0801cec8  0001dec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801cecc  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b70  20000368  0801d234  0001e368  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ed8  0801d234  0001eed8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001e368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002fbb9  00000000  00000000  0001e398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007c3a  00000000  00000000  0004df51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002538  00000000  00000000  00055b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c4c  00000000  00000000  000580c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f946  00000000  00000000  00059d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003cadb  00000000  00000000  0008965a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfed9  00000000  00000000  000c6135  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a600e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a8a0  00000000  00000000  001a6054  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001b08f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801a7a8 	.word	0x0801a7a8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	0801a7a8 	.word	0x0801a7a8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fd50 	bl	8002a00 <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fdf4 	bl	8002b54 <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fe84 	bl	8002c80 <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 f976 	bl	8003270 <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f002 fcb1 	bl	80038fc <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f002 fca6 	bl	80038fc <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fd1d 	bl	8002a40 <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fe56 	bl	8002cc0 <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f002 fcad 	bl	800397c <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f002 fca6 	bl	800397c <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f9ba 	bl	800153c <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f017 f95d 	bl	801860e <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f017 f96a 	bl	8018642 <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b49      	ldr	r3, [pc, #292]	@ (80014d4 <automation_save_rules+0x130>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e088      	b.n	80014ca <automation_save_rules+0x126>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4943      	ldr	r1, [pc, #268]	@ (80014d4 <automation_save_rules+0x130>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 ff37 	bl	800223a <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e076      	b.n	80014ca <automation_save_rules+0x126>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a37      	ldr	r2, [pc, #220]	@ (80014d8 <automation_save_rules+0x134>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 ff19 	bl	800223a <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e058      	b.n	80014ca <automation_save_rules+0x126>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b29      	ldr	r3, [pc, #164]	@ (80014d4 <automation_save_rules+0x130>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b26      	ldr	r3, [pc, #152]	@ (80014d4 <automation_save_rules+0x130>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <automation_save_rules+0x130>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1b      	ldr	r2, [pc, #108]	@ (80014d4 <automation_save_rules+0x130>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	4919      	ldr	r1, [pc, #100]	@ (80014d8 <automation_save_rules+0x134>)
 8001472:	4618      	mov	r0, r3
 8001474:	f017 f965 	bl	8018742 <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f004 fc20 	bl	8005cc8 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fecb 	bl	800223a <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e00a      	b.n	80014ca <automation_save_rules+0x126>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	return io_virtual_save(addr);
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f002 fa9a 	bl	80039fc <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000644 	.word	0x20000644
 80014d8:	20000384 	.word	0x20000384

080014dc <automation_factory_reset>:

bool automation_factory_reset(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	// factory reset io_holding_reg_types
	io_holding_reg_type_clear(true); // true for factory reset mode
 80014e2:	2001      	movs	r0, #1
 80014e4:	f001 fe3c 	bl	8003160 <io_holding_reg_type_clear>

	memset(rules, 0, sizeof(rules));
 80014e8:	f44f 7230 	mov.w	r2, #704	@ 0x2c0
 80014ec:	2100      	movs	r1, #0
 80014ee:	4811      	ldr	r0, [pc, #68]	@ (8001534 <automation_factory_reset+0x58>)
 80014f0:	f017 f8a7 	bl	8018642 <memset>
	rule_count = 0;
 80014f4:	4b10      	ldr	r3, [pc, #64]	@ (8001538 <automation_factory_reset+0x5c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	801a      	strh	r2, [r3, #0]

	if (!automation_save_rules()) return false;
 80014fa:	f7ff ff53 	bl	80013a4 <automation_save_rules>
 80014fe:	4603      	mov	r3, r0
 8001500:	f083 0301 	eor.w	r3, r3, #1
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <automation_factory_reset+0x32>
 800150a:	2300      	movs	r3, #0
 800150c:	e00e      	b.n	800152c <automation_factory_reset+0x50>

	uint16_t baseAddress = sizeof(rule_count) + sizeof(uint16_t);
 800150e:	2304      	movs	r3, #4
 8001510:	80fb      	strh	r3, [r7, #6]

	// Now save virtual registers
	if (!io_virtual_factory_reset(baseAddress)) return false;
 8001512:	88fb      	ldrh	r3, [r7, #6]
 8001514:	4618      	mov	r0, r3
 8001516:	f002 fc53 	bl	8003dc0 <io_virtual_factory_reset>
 800151a:	4603      	mov	r3, r0
 800151c:	f083 0301 	eor.w	r3, r3, #1
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <automation_factory_reset+0x4e>
 8001526:	2300      	movs	r3, #0
 8001528:	e000      	b.n	800152c <automation_factory_reset+0x50>

	return true;
 800152a:	2301      	movs	r3, #1
}
 800152c:	4618      	mov	r0, r3
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20000384 	.word	0x20000384
 8001538:	20000644 	.word	0x20000644

0800153c <automation_load_rules>:

bool automation_load_rules(void) {
 800153c:	b580      	push	{r7, lr}
 800153e:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 8001542:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001544:	2300      	movs	r3, #0
 8001546:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001550:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001554:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001558:	2202      	movs	r2, #2
 800155a:	4618      	mov	r0, r3
 800155c:	f000 fe85 	bl	800226a <EEPROM_LoadBlock>
 8001560:	4603      	mov	r3, r0
 8001562:	f083 0301 	eor.w	r3, r3, #1
 8001566:	b2db      	uxtb	r3, r3
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <automation_load_rules+0x34>
		return false;
 800156c:	2300      	movs	r3, #0
 800156e:	e0c5      	b.n	80016fc <automation_load_rules+0x1c0>
	}
	if (saved_count > MAX_RULES) {
 8001570:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001574:	2b20      	cmp	r3, #32
 8001576:	d901      	bls.n	800157c <automation_load_rules+0x40>
		return false;
 8001578:	2300      	movs	r3, #0
 800157a:	e0bf      	b.n	80016fc <automation_load_rules+0x1c0>
	}

	addr += sizeof(saved_count);
 800157c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001580:	3302      	adds	r3, #2
 8001582:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001586:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800158a:	2b00      	cmp	r3, #0
 800158c:	d12c      	bne.n	80015e8 <automation_load_rules+0xac>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800158e:	2300      	movs	r3, #0
 8001590:	f8a7 3586 	strh.w	r3, [r7, #1414]	@ 0x586
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001594:	f207 5186 	addw	r1, r7, #1414	@ 0x586
 8001598:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800159c:	2202      	movs	r2, #2
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 fe63 	bl	800226a <EEPROM_LoadBlock>
 80015a4:	4603      	mov	r3, r0
 80015a6:	f083 0301 	eor.w	r3, r3, #1
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <automation_load_rules+0x78>
			return false;
 80015b0:	2300      	movs	r3, #0
 80015b2:	e0a3      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80015b4:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80015b8:	2102      	movs	r1, #2
 80015ba:	4618      	mov	r0, r3
 80015bc:	f004 fb84 	bl	8005cc8 <modbus_crc16>
 80015c0:	4603      	mov	r3, r0
 80015c2:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80015c6:	f8b7 3586 	ldrh.w	r3, [r7, #1414]	@ 0x586
 80015ca:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d001      	beq.n	80015d6 <automation_load_rules+0x9a>
			return false;
 80015d2:	2300      	movs	r3, #0
 80015d4:	e092      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		rule_count = 0;
 80015d6:	4b4c      	ldr	r3, [pc, #304]	@ (8001708 <automation_load_rules+0x1cc>)
 80015d8:	2200      	movs	r2, #0
 80015da:	801a      	strh	r2, [r3, #0]

		addr += sizeof(stored_crc);
 80015dc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015e0:	3302      	adds	r3, #2
 80015e2:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
 80015e6:	e07b      	b.n	80016e0 <automation_load_rules+0x1a4>
	} else {
		// Otherwise load as usual:

		// Temporarily load the data into a buffer
		LogicRule temp_rules[MAX_RULES];
		if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 80015e8:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ec:	461a      	mov	r2, r3
 80015ee:	0092      	lsls	r2, r2, #2
 80015f0:	441a      	add	r2, r3
 80015f2:	0052      	lsls	r2, r2, #1
 80015f4:	4413      	add	r3, r2
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	b29a      	uxth	r2, r3
 80015fa:	4639      	mov	r1, r7
 80015fc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001600:	4618      	mov	r0, r3
 8001602:	f000 fe32 	bl	800226a <EEPROM_LoadBlock>
 8001606:	4603      	mov	r3, r0
 8001608:	f083 0301 	eor.w	r3, r3, #1
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <automation_load_rules+0xda>
			return false;
 8001612:	2300      	movs	r3, #0
 8001614:	e072      	b.n	80016fc <automation_load_rules+0x1c0>
		}
		addr += saved_count * sizeof(LogicRule);
 8001616:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800161a:	461a      	mov	r2, r3
 800161c:	0092      	lsls	r2, r2, #2
 800161e:	441a      	add	r2, r3
 8001620:	0052      	lsls	r2, r2, #1
 8001622:	4413      	add	r3, r2
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	b29a      	uxth	r2, r3
 8001628:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800162c:	4413      	add	r3, r2
 800162e:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

		// Read stored CRC16
		uint16_t stored_crc = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	f8a7 3584 	strh.w	r3, [r7, #1412]	@ 0x584
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001638:	f207 5184 	addw	r1, r7, #1412	@ 0x584
 800163c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001640:	2202      	movs	r2, #2
 8001642:	4618      	mov	r0, r3
 8001644:	f000 fe11 	bl	800226a <EEPROM_LoadBlock>
 8001648:	4603      	mov	r3, r0
 800164a:	f083 0301 	eor.w	r3, r3, #1
 800164e:	b2db      	uxtb	r3, r3
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <automation_load_rules+0x11c>
			return false;
 8001654:	2300      	movs	r3, #0
 8001656:	e051      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		// Compute CRC16
		uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
		memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001658:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800165c:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001660:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8001664:	801a      	strh	r2, [r3, #0]
		memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001666:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 800166a:	3302      	adds	r3, #2
 800166c:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001670:	4611      	mov	r1, r2
 8001672:	2216      	movs	r2, #22
 8001674:	fb01 f202 	mul.w	r2, r1, r2
 8001678:	4639      	mov	r1, r7
 800167a:	4618      	mov	r0, r3
 800167c:	f017 f861 	bl	8018742 <memcpy>

		uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 8001680:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001684:	461a      	mov	r2, r3
 8001686:	0092      	lsls	r2, r2, #2
 8001688:	441a      	add	r2, r3
 800168a:	0052      	lsls	r2, r2, #1
 800168c:	4413      	add	r3, r2
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	b29b      	uxth	r3, r3
 8001692:	3302      	adds	r3, #2
 8001694:	b29a      	uxth	r2, r3
 8001696:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 800169a:	4611      	mov	r1, r2
 800169c:	4618      	mov	r0, r3
 800169e:	f004 fb13 	bl	8005cc8 <modbus_crc16>
 80016a2:	4603      	mov	r3, r0
 80016a4:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

		if (computed_crc != stored_crc) {
 80016a8:	f8b7 3584 	ldrh.w	r3, [r7, #1412]	@ 0x584
 80016ac:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d001      	beq.n	80016b8 <automation_load_rules+0x17c>
			return false;
 80016b4:	2300      	movs	r3, #0
 80016b6:	e021      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		addr += sizeof(stored_crc);
 80016b8:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016bc:	3302      	adds	r3, #2
 80016be:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


		// All valid, so use these rules
		memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80016c2:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80016c6:	461a      	mov	r2, r3
 80016c8:	2316      	movs	r3, #22
 80016ca:	fb03 f202 	mul.w	r2, r3, r2
 80016ce:	463b      	mov	r3, r7
 80016d0:	4619      	mov	r1, r3
 80016d2:	480e      	ldr	r0, [pc, #56]	@ (800170c <automation_load_rules+0x1d0>)
 80016d4:	f017 f835 	bl	8018742 <memcpy>
		rule_count = saved_count;
 80016d8:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 80016dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001708 <automation_load_rules+0x1cc>)
 80016de:	801a      	strh	r2, [r3, #0]
	}


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016e0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016e4:	4618      	mov	r0, r3
 80016e6:	f002 fa3b 	bl	8003b60 <io_virtual_load>
 80016ea:	4603      	mov	r3, r0
 80016ec:	f083 0301 	eor.w	r3, r3, #1
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <automation_load_rules+0x1be>
		return false;
 80016f6:	2300      	movs	r3, #0
 80016f8:	e000      	b.n	80016fc <automation_load_rules+0x1c0>
	}

	return true;
 80016fa:	2301      	movs	r3, #1
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000644 	.word	0x20000644
 800170c:	20000384 	.word	0x20000384

08001710 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 8;

void display_Setup() {
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001714:	f000 ff20 	bl	8002558 <ssd1306_Init>
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}

0800171c <display_Boot>:

void display_Boot(void) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8001722:	2000      	movs	r0, #0
 8001724:	f000 ff82 	bl	800262c <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001728:	2114      	movs	r1, #20
 800172a:	200a      	movs	r0, #10
 800172c:	f001 f8ca 	bl	80028c4 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8001730:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <display_Boot+0x44>)
 8001732:	2201      	movs	r2, #1
 8001734:	9200      	str	r2, [sp, #0]
 8001736:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001738:	480a      	ldr	r0, [pc, #40]	@ (8001764 <display_Boot+0x48>)
 800173a:	f001 f89d 	bl	8002878 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 800173e:	212d      	movs	r1, #45	@ 0x2d
 8001740:	2019      	movs	r0, #25
 8001742:	f001 f8bf 	bl	80028c4 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001746:	4b08      	ldr	r3, [pc, #32]	@ (8001768 <display_Boot+0x4c>)
 8001748:	2201      	movs	r2, #1
 800174a:	9200      	str	r2, [sp, #0]
 800174c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800174e:	4807      	ldr	r0, [pc, #28]	@ (800176c <display_Boot+0x50>)
 8001750:	f001 f892 	bl	8002878 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001754:	f000 ff82 	bl	800265c <ssd1306_UpdateScreen>
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	0801c6bc 	.word	0x0801c6bc
 8001764:	0801a7c0 	.word	0x0801a7c0
 8001768:	0801c6b0 	.word	0x0801c6b0
 800176c:	0801a7cc 	.word	0x0801a7cc

08001770 <display_StatusPage>:

void display_StatusPage(void) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b090      	sub	sp, #64	@ 0x40
 8001774:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001776:	4bc1      	ldr	r3, [pc, #772]	@ (8001a7c <display_StatusPage+0x30c>)
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	2b08      	cmp	r3, #8
 800177c:	f200 83d6 	bhi.w	8001f2c <display_StatusPage+0x7bc>
 8001780:	a201      	add	r2, pc, #4	@ (adr r2, 8001788 <display_StatusPage+0x18>)
 8001782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001786:	bf00      	nop
 8001788:	080017ad 	.word	0x080017ad
 800178c:	08001891 	.word	0x08001891
 8001790:	08001987 	.word	0x08001987
 8001794:	08001ac1 	.word	0x08001ac1
 8001798:	08001b3b 	.word	0x08001b3b
 800179c:	08001bd1 	.word	0x08001bd1
 80017a0:	08001ca7 	.word	0x08001ca7
 80017a4:	08001ded 	.word	0x08001ded
 80017a8:	08001ea7 	.word	0x08001ea7
		case 0:
			ssd1306_Fill(Black);
 80017ac:	2000      	movs	r0, #0
 80017ae:	f000 ff3d 	bl	800262c <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 80017b2:	2100      	movs	r1, #0
 80017b4:	2019      	movs	r0, #25
 80017b6:	f001 f885 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80017ba:	4bb1      	ldr	r3, [pc, #708]	@ (8001a80 <display_StatusPage+0x310>)
 80017bc:	2201      	movs	r2, #1
 80017be:	9200      	str	r2, [sp, #0]
 80017c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017c2:	48b0      	ldr	r0, [pc, #704]	@ (8001a84 <display_StatusPage+0x314>)
 80017c4:	f001 f858 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80017c8:	2119      	movs	r1, #25
 80017ca:	2002      	movs	r0, #2
 80017cc:	f001 f87a 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80017d0:	f004 fa6e 	bl	8005cb0 <modbusGetSlaveAddress>
 80017d4:	4603      	mov	r3, r0
 80017d6:	461a      	mov	r2, r3
 80017d8:	f107 0314 	add.w	r3, r7, #20
 80017dc:	49aa      	ldr	r1, [pc, #680]	@ (8001a88 <display_StatusPage+0x318>)
 80017de:	4618      	mov	r0, r3
 80017e0:	f016 feb0 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017e4:	4ba9      	ldr	r3, [pc, #676]	@ (8001a8c <display_StatusPage+0x31c>)
 80017e6:	f107 0014 	add.w	r0, r7, #20
 80017ea:	2201      	movs	r2, #1
 80017ec:	9200      	str	r2, [sp, #0]
 80017ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017f0:	f001 f842 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80017f4:	2128      	movs	r1, #40	@ 0x28
 80017f6:	2002      	movs	r0, #2
 80017f8:	f001 f864 	bl	80028c4 <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80017fc:	f000 fe3e 	bl	800247c <INA226_ReadBusVoltage>
 8001800:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001804:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001808:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800180c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001814:	dd0a      	ble.n	800182c <display_StatusPage+0xbc>
 8001816:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001818:	f7fe febe 	bl	8000598 <__aeabi_f2d>
 800181c:	4602      	mov	r2, r0
 800181e:	460b      	mov	r3, r1
 8001820:	f107 0014 	add.w	r0, r7, #20
 8001824:	499a      	ldr	r1, [pc, #616]	@ (8001a90 <display_StatusPage+0x320>)
 8001826:	f016 fe8d 	bl	8018544 <siprintf>
 800182a:	e009      	b.n	8001840 <display_StatusPage+0xd0>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 800182c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800182e:	f7fe feb3 	bl	8000598 <__aeabi_f2d>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	f107 0014 	add.w	r0, r7, #20
 800183a:	4996      	ldr	r1, [pc, #600]	@ (8001a94 <display_StatusPage+0x324>)
 800183c:	f016 fe82 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001840:	4b92      	ldr	r3, [pc, #584]	@ (8001a8c <display_StatusPage+0x31c>)
 8001842:	f107 0014 	add.w	r0, r7, #20
 8001846:	2201      	movs	r2, #1
 8001848:	9200      	str	r2, [sp, #0]
 800184a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800184c:	f001 f814 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001850:	2137      	movs	r1, #55	@ 0x37
 8001852:	2002      	movs	r0, #2
 8001854:	f001 f836 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001858:	f000 fe30 	bl	80024bc <INA226_ReadCurrent>
 800185c:	eef0 7a40 	vmov.f32	s15, s0
 8001860:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001a98 <display_StatusPage+0x328>
 8001864:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001868:	ee17 0a90 	vmov	r0, s15
 800186c:	f7fe fe94 	bl	8000598 <__aeabi_f2d>
 8001870:	4602      	mov	r2, r0
 8001872:	460b      	mov	r3, r1
 8001874:	f107 0014 	add.w	r0, r7, #20
 8001878:	4988      	ldr	r1, [pc, #544]	@ (8001a9c <display_StatusPage+0x32c>)
 800187a:	f016 fe63 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800187e:	4b83      	ldr	r3, [pc, #524]	@ (8001a8c <display_StatusPage+0x31c>)
 8001880:	f107 0014 	add.w	r0, r7, #20
 8001884:	2201      	movs	r2, #1
 8001886:	9200      	str	r2, [sp, #0]
 8001888:	cb0e      	ldmia	r3, {r1, r2, r3}
 800188a:	f000 fff5 	bl	8002878 <ssd1306_WriteString>
			break;
 800188e:	e34d      	b.n	8001f2c <display_StatusPage+0x7bc>
		case 1:
			ssd1306_Fill(Black);
 8001890:	2000      	movs	r0, #0
 8001892:	f000 fecb 	bl	800262c <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 8001896:	2100      	movs	r1, #0
 8001898:	201e      	movs	r0, #30
 800189a:	f001 f813 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 800189e:	4b78      	ldr	r3, [pc, #480]	@ (8001a80 <display_StatusPage+0x310>)
 80018a0:	2201      	movs	r2, #1
 80018a2:	9200      	str	r2, [sp, #0]
 80018a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018a6:	487e      	ldr	r0, [pc, #504]	@ (8001aa0 <display_StatusPage+0x330>)
 80018a8:	f000 ffe6 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80018ac:	2119      	movs	r1, #25
 80018ae:	2002      	movs	r0, #2
 80018b0:	f001 f808 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80018b4:	2000      	movs	r0, #0
 80018b6:	f001 f8a3 	bl	8002a00 <io_coil_read>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <display_StatusPage+0x154>
 80018c0:	4a78      	ldr	r2, [pc, #480]	@ (8001aa4 <display_StatusPage+0x334>)
 80018c2:	e000      	b.n	80018c6 <display_StatusPage+0x156>
 80018c4:	4a78      	ldr	r2, [pc, #480]	@ (8001aa8 <display_StatusPage+0x338>)
 80018c6:	f107 0314 	add.w	r3, r7, #20
 80018ca:	4978      	ldr	r1, [pc, #480]	@ (8001aac <display_StatusPage+0x33c>)
 80018cc:	4618      	mov	r0, r3
 80018ce:	f016 fe39 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018d2:	4b6e      	ldr	r3, [pc, #440]	@ (8001a8c <display_StatusPage+0x31c>)
 80018d4:	f107 0014 	add.w	r0, r7, #20
 80018d8:	2201      	movs	r2, #1
 80018da:	9200      	str	r2, [sp, #0]
 80018dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018de:	f000 ffcb 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80018e2:	2128      	movs	r1, #40	@ 0x28
 80018e4:	2002      	movs	r0, #2
 80018e6:	f000 ffed 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80018ea:	2001      	movs	r0, #1
 80018ec:	f001 f888 	bl	8002a00 <io_coil_read>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <display_StatusPage+0x18a>
 80018f6:	4a6b      	ldr	r2, [pc, #428]	@ (8001aa4 <display_StatusPage+0x334>)
 80018f8:	e000      	b.n	80018fc <display_StatusPage+0x18c>
 80018fa:	4a6b      	ldr	r2, [pc, #428]	@ (8001aa8 <display_StatusPage+0x338>)
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	496b      	ldr	r1, [pc, #428]	@ (8001ab0 <display_StatusPage+0x340>)
 8001902:	4618      	mov	r0, r3
 8001904:	f016 fe1e 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001908:	4b60      	ldr	r3, [pc, #384]	@ (8001a8c <display_StatusPage+0x31c>)
 800190a:	f107 0014 	add.w	r0, r7, #20
 800190e:	2201      	movs	r2, #1
 8001910:	9200      	str	r2, [sp, #0]
 8001912:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001914:	f000 ffb0 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001918:	2119      	movs	r1, #25
 800191a:	203c      	movs	r0, #60	@ 0x3c
 800191c:	f000 ffd2 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 8001920:	2002      	movs	r0, #2
 8001922:	f001 f86d 	bl	8002a00 <io_coil_read>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <display_StatusPage+0x1c0>
 800192c:	4a5d      	ldr	r2, [pc, #372]	@ (8001aa4 <display_StatusPage+0x334>)
 800192e:	e000      	b.n	8001932 <display_StatusPage+0x1c2>
 8001930:	4a5d      	ldr	r2, [pc, #372]	@ (8001aa8 <display_StatusPage+0x338>)
 8001932:	f107 0314 	add.w	r3, r7, #20
 8001936:	495f      	ldr	r1, [pc, #380]	@ (8001ab4 <display_StatusPage+0x344>)
 8001938:	4618      	mov	r0, r3
 800193a:	f016 fe03 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800193e:	4b53      	ldr	r3, [pc, #332]	@ (8001a8c <display_StatusPage+0x31c>)
 8001940:	f107 0014 	add.w	r0, r7, #20
 8001944:	2201      	movs	r2, #1
 8001946:	9200      	str	r2, [sp, #0]
 8001948:	cb0e      	ldmia	r3, {r1, r2, r3}
 800194a:	f000 ff95 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 800194e:	2128      	movs	r1, #40	@ 0x28
 8001950:	203c      	movs	r0, #60	@ 0x3c
 8001952:	f000 ffb7 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001956:	2003      	movs	r0, #3
 8001958:	f001 f852 	bl	8002a00 <io_coil_read>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <display_StatusPage+0x1f6>
 8001962:	4a50      	ldr	r2, [pc, #320]	@ (8001aa4 <display_StatusPage+0x334>)
 8001964:	e000      	b.n	8001968 <display_StatusPage+0x1f8>
 8001966:	4a50      	ldr	r2, [pc, #320]	@ (8001aa8 <display_StatusPage+0x338>)
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	4952      	ldr	r1, [pc, #328]	@ (8001ab8 <display_StatusPage+0x348>)
 800196e:	4618      	mov	r0, r3
 8001970:	f016 fde8 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001974:	4b45      	ldr	r3, [pc, #276]	@ (8001a8c <display_StatusPage+0x31c>)
 8001976:	f107 0014 	add.w	r0, r7, #20
 800197a:	2201      	movs	r2, #1
 800197c:	9200      	str	r2, [sp, #0]
 800197e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001980:	f000 ff7a 	bl	8002878 <ssd1306_WriteString>
			break;
 8001984:	e2d2      	b.n	8001f2c <display_StatusPage+0x7bc>
		case 2:
			ssd1306_Fill(Black);
 8001986:	2000      	movs	r0, #0
 8001988:	f000 fe50 	bl	800262c <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 800198c:	2100      	movs	r1, #0
 800198e:	2004      	movs	r0, #4
 8001990:	f000 ff98 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 8001994:	4b3a      	ldr	r3, [pc, #232]	@ (8001a80 <display_StatusPage+0x310>)
 8001996:	2201      	movs	r2, #1
 8001998:	9200      	str	r2, [sp, #0]
 800199a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800199c:	4847      	ldr	r0, [pc, #284]	@ (8001abc <display_StatusPage+0x34c>)
 800199e:	f000 ff6b 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80019a2:	2119      	movs	r1, #25
 80019a4:	2002      	movs	r0, #2
 80019a6:	f000 ff8d 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80019aa:	2000      	movs	r0, #0
 80019ac:	f001 f8d2 	bl	8002b54 <io_discrete_in_read>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <display_StatusPage+0x24a>
 80019b6:	4a3b      	ldr	r2, [pc, #236]	@ (8001aa4 <display_StatusPage+0x334>)
 80019b8:	e000      	b.n	80019bc <display_StatusPage+0x24c>
 80019ba:	4a3b      	ldr	r2, [pc, #236]	@ (8001aa8 <display_StatusPage+0x338>)
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	493a      	ldr	r1, [pc, #232]	@ (8001aac <display_StatusPage+0x33c>)
 80019c2:	4618      	mov	r0, r3
 80019c4:	f016 fdbe 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019c8:	4b30      	ldr	r3, [pc, #192]	@ (8001a8c <display_StatusPage+0x31c>)
 80019ca:	f107 0014 	add.w	r0, r7, #20
 80019ce:	2201      	movs	r2, #1
 80019d0:	9200      	str	r2, [sp, #0]
 80019d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019d4:	f000 ff50 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80019d8:	2128      	movs	r1, #40	@ 0x28
 80019da:	2002      	movs	r0, #2
 80019dc:	f000 ff72 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80019e0:	2001      	movs	r0, #1
 80019e2:	f001 f8b7 	bl	8002b54 <io_discrete_in_read>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <display_StatusPage+0x280>
 80019ec:	4a2d      	ldr	r2, [pc, #180]	@ (8001aa4 <display_StatusPage+0x334>)
 80019ee:	e000      	b.n	80019f2 <display_StatusPage+0x282>
 80019f0:	4a2d      	ldr	r2, [pc, #180]	@ (8001aa8 <display_StatusPage+0x338>)
 80019f2:	f107 0314 	add.w	r3, r7, #20
 80019f6:	492e      	ldr	r1, [pc, #184]	@ (8001ab0 <display_StatusPage+0x340>)
 80019f8:	4618      	mov	r0, r3
 80019fa:	f016 fda3 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019fe:	4b23      	ldr	r3, [pc, #140]	@ (8001a8c <display_StatusPage+0x31c>)
 8001a00:	f107 0014 	add.w	r0, r7, #20
 8001a04:	2201      	movs	r2, #1
 8001a06:	9200      	str	r2, [sp, #0]
 8001a08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a0a:	f000 ff35 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001a0e:	2119      	movs	r1, #25
 8001a10:	203c      	movs	r0, #60	@ 0x3c
 8001a12:	f000 ff57 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001a16:	2002      	movs	r0, #2
 8001a18:	f001 f89c 	bl	8002b54 <io_discrete_in_read>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <display_StatusPage+0x2b6>
 8001a22:	4a20      	ldr	r2, [pc, #128]	@ (8001aa4 <display_StatusPage+0x334>)
 8001a24:	e000      	b.n	8001a28 <display_StatusPage+0x2b8>
 8001a26:	4a20      	ldr	r2, [pc, #128]	@ (8001aa8 <display_StatusPage+0x338>)
 8001a28:	f107 0314 	add.w	r3, r7, #20
 8001a2c:	4921      	ldr	r1, [pc, #132]	@ (8001ab4 <display_StatusPage+0x344>)
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f016 fd88 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a34:	4b15      	ldr	r3, [pc, #84]	@ (8001a8c <display_StatusPage+0x31c>)
 8001a36:	f107 0014 	add.w	r0, r7, #20
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	9200      	str	r2, [sp, #0]
 8001a3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a40:	f000 ff1a 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001a44:	2128      	movs	r1, #40	@ 0x28
 8001a46:	203c      	movs	r0, #60	@ 0x3c
 8001a48:	f000 ff3c 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a4c:	2003      	movs	r0, #3
 8001a4e:	f001 f881 	bl	8002b54 <io_discrete_in_read>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <display_StatusPage+0x2ec>
 8001a58:	4a12      	ldr	r2, [pc, #72]	@ (8001aa4 <display_StatusPage+0x334>)
 8001a5a:	e000      	b.n	8001a5e <display_StatusPage+0x2ee>
 8001a5c:	4a12      	ldr	r2, [pc, #72]	@ (8001aa8 <display_StatusPage+0x338>)
 8001a5e:	f107 0314 	add.w	r3, r7, #20
 8001a62:	4915      	ldr	r1, [pc, #84]	@ (8001ab8 <display_StatusPage+0x348>)
 8001a64:	4618      	mov	r0, r3
 8001a66:	f016 fd6d 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a6a:	4b08      	ldr	r3, [pc, #32]	@ (8001a8c <display_StatusPage+0x31c>)
 8001a6c:	f107 0014 	add.w	r0, r7, #20
 8001a70:	2201      	movs	r2, #1
 8001a72:	9200      	str	r2, [sp, #0]
 8001a74:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a76:	f000 feff 	bl	8002878 <ssd1306_WriteString>
			break;
 8001a7a:	e257      	b.n	8001f2c <display_StatusPage+0x7bc>
 8001a7c:	20000646 	.word	0x20000646
 8001a80:	0801c6bc 	.word	0x0801c6bc
 8001a84:	0801a7d8 	.word	0x0801a7d8
 8001a88:	0801a7e0 	.word	0x0801a7e0
 8001a8c:	0801c6a4 	.word	0x0801c6a4
 8001a90:	0801a7f4 	.word	0x0801a7f4
 8001a94:	0801a804 	.word	0x0801a804
 8001a98:	447a0000 	.word	0x447a0000
 8001a9c:	0801a814 	.word	0x0801a814
 8001aa0:	0801a824 	.word	0x0801a824
 8001aa4:	0801a82c 	.word	0x0801a82c
 8001aa8:	0801a830 	.word	0x0801a830
 8001aac:	0801a834 	.word	0x0801a834
 8001ab0:	0801a83c 	.word	0x0801a83c
 8001ab4:	0801a844 	.word	0x0801a844
 8001ab8:	0801a84c 	.word	0x0801a84c
 8001abc:	0801a854 	.word	0x0801a854
		case 3:
			ssd1306_Fill(Black);
 8001ac0:	2000      	movs	r0, #0
 8001ac2:	f000 fdb3 	bl	800262c <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	2002      	movs	r0, #2
 8001aca:	f000 fefb 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001ace:	4bb9      	ldr	r3, [pc, #740]	@ (8001db4 <display_StatusPage+0x644>)
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	9200      	str	r2, [sp, #0]
 8001ad4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ad6:	48b8      	ldr	r0, [pc, #736]	@ (8001db8 <display_StatusPage+0x648>)
 8001ad8:	f000 fece 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001adc:	2119      	movs	r1, #25
 8001ade:	2002      	movs	r0, #2
 8001ae0:	f000 fef0 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	f001 f8cb 	bl	8002c80 <io_holding_reg_read>
 8001aea:	4603      	mov	r3, r0
 8001aec:	461a      	mov	r2, r3
 8001aee:	f107 0314 	add.w	r3, r7, #20
 8001af2:	49b2      	ldr	r1, [pc, #712]	@ (8001dbc <display_StatusPage+0x64c>)
 8001af4:	4618      	mov	r0, r3
 8001af6:	f016 fd25 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001afa:	4bb1      	ldr	r3, [pc, #708]	@ (8001dc0 <display_StatusPage+0x650>)
 8001afc:	f107 0014 	add.w	r0, r7, #20
 8001b00:	2201      	movs	r2, #1
 8001b02:	9200      	str	r2, [sp, #0]
 8001b04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b06:	f000 feb7 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b0a:	2128      	movs	r1, #40	@ 0x28
 8001b0c:	2002      	movs	r0, #2
 8001b0e:	f000 fed9 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001b12:	2001      	movs	r0, #1
 8001b14:	f001 f8b4 	bl	8002c80 <io_holding_reg_read>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	f107 0314 	add.w	r3, r7, #20
 8001b20:	49a8      	ldr	r1, [pc, #672]	@ (8001dc4 <display_StatusPage+0x654>)
 8001b22:	4618      	mov	r0, r3
 8001b24:	f016 fd0e 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b28:	4ba5      	ldr	r3, [pc, #660]	@ (8001dc0 <display_StatusPage+0x650>)
 8001b2a:	f107 0014 	add.w	r0, r7, #20
 8001b2e:	2201      	movs	r2, #1
 8001b30:	9200      	str	r2, [sp, #0]
 8001b32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b34:	f000 fea0 	bl	8002878 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001b38:	e1f8      	b.n	8001f2c <display_StatusPage+0x7bc>
		case 4:
			ssd1306_Fill(Black);
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f000 fd76 	bl	800262c <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001b40:	2100      	movs	r1, #0
 8001b42:	2002      	movs	r0, #2
 8001b44:	f000 febe 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001b48:	4b9a      	ldr	r3, [pc, #616]	@ (8001db4 <display_StatusPage+0x644>)
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	9200      	str	r2, [sp, #0]
 8001b4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b50:	4899      	ldr	r0, [pc, #612]	@ (8001db8 <display_StatusPage+0x648>)
 8001b52:	f000 fe91 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b56:	2119      	movs	r1, #25
 8001b58:	2002      	movs	r0, #2
 8001b5a:	f000 feb3 	bl	80028c4 <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode0hr;
			io_holding_reg_get_mode(0, &mode0hr);
 8001b5e:	f107 0313 	add.w	r3, r7, #19
 8001b62:	4619      	mov	r1, r3
 8001b64:	2000      	movs	r0, #0
 8001b66:	f001 f957 	bl	8002e18 <io_holding_reg_get_mode>
			sprintf(buf, "0: %s", mode0hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001b6a:	7cfb      	ldrb	r3, [r7, #19]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d101      	bne.n	8001b74 <display_StatusPage+0x404>
 8001b70:	4a95      	ldr	r2, [pc, #596]	@ (8001dc8 <display_StatusPage+0x658>)
 8001b72:	e000      	b.n	8001b76 <display_StatusPage+0x406>
 8001b74:	4a95      	ldr	r2, [pc, #596]	@ (8001dcc <display_StatusPage+0x65c>)
 8001b76:	f107 0314 	add.w	r3, r7, #20
 8001b7a:	4995      	ldr	r1, [pc, #596]	@ (8001dd0 <display_StatusPage+0x660>)
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f016 fce1 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b82:	4b8f      	ldr	r3, [pc, #572]	@ (8001dc0 <display_StatusPage+0x650>)
 8001b84:	f107 0014 	add.w	r0, r7, #20
 8001b88:	2201      	movs	r2, #1
 8001b8a:	9200      	str	r2, [sp, #0]
 8001b8c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b8e:	f000 fe73 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b92:	2128      	movs	r1, #40	@ 0x28
 8001b94:	2002      	movs	r0, #2
 8001b96:	f000 fe95 	bl	80028c4 <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode1hr;
			io_holding_reg_get_mode(1, &mode1hr);
 8001b9a:	f107 0312 	add.w	r3, r7, #18
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	2001      	movs	r0, #1
 8001ba2:	f001 f939 	bl	8002e18 <io_holding_reg_get_mode>
			sprintf(buf, "1: %s", mode1hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001ba6:	7cbb      	ldrb	r3, [r7, #18]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d101      	bne.n	8001bb0 <display_StatusPage+0x440>
 8001bac:	4a86      	ldr	r2, [pc, #536]	@ (8001dc8 <display_StatusPage+0x658>)
 8001bae:	e000      	b.n	8001bb2 <display_StatusPage+0x442>
 8001bb0:	4a86      	ldr	r2, [pc, #536]	@ (8001dcc <display_StatusPage+0x65c>)
 8001bb2:	f107 0314 	add.w	r3, r7, #20
 8001bb6:	4987      	ldr	r1, [pc, #540]	@ (8001dd4 <display_StatusPage+0x664>)
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f016 fcc3 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bbe:	4b80      	ldr	r3, [pc, #512]	@ (8001dc0 <display_StatusPage+0x650>)
 8001bc0:	f107 0014 	add.w	r0, r7, #20
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	9200      	str	r2, [sp, #0]
 8001bc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bca:	f000 fe55 	bl	8002878 <ssd1306_WriteString>

			break;
 8001bce:	e1ad      	b.n	8001f2c <display_StatusPage+0x7bc>
		case 5:
			ssd1306_Fill(Black);
 8001bd0:	2000      	movs	r0, #0
 8001bd2:	f000 fd2b 	bl	800262c <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	200c      	movs	r0, #12
 8001bda:	f000 fe73 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001bde:	4b75      	ldr	r3, [pc, #468]	@ (8001db4 <display_StatusPage+0x644>)
 8001be0:	2201      	movs	r2, #1
 8001be2:	9200      	str	r2, [sp, #0]
 8001be4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001be6:	487c      	ldr	r0, [pc, #496]	@ (8001dd8 <display_StatusPage+0x668>)
 8001be8:	f000 fe46 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001bec:	2119      	movs	r1, #25
 8001bee:	2002      	movs	r0, #2
 8001bf0:	f000 fe68 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001bf4:	2000      	movs	r0, #0
 8001bf6:	f001 fb3b 	bl	8003270 <io_input_reg_read>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	f107 0314 	add.w	r3, r7, #20
 8001c02:	496e      	ldr	r1, [pc, #440]	@ (8001dbc <display_StatusPage+0x64c>)
 8001c04:	4618      	mov	r0, r3
 8001c06:	f016 fc9d 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c0a:	4b6d      	ldr	r3, [pc, #436]	@ (8001dc0 <display_StatusPage+0x650>)
 8001c0c:	f107 0014 	add.w	r0, r7, #20
 8001c10:	2201      	movs	r2, #1
 8001c12:	9200      	str	r2, [sp, #0]
 8001c14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c16:	f000 fe2f 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001c1a:	2128      	movs	r1, #40	@ 0x28
 8001c1c:	2002      	movs	r0, #2
 8001c1e:	f000 fe51 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001c22:	2001      	movs	r0, #1
 8001c24:	f001 fb24 	bl	8003270 <io_input_reg_read>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	f107 0314 	add.w	r3, r7, #20
 8001c30:	4964      	ldr	r1, [pc, #400]	@ (8001dc4 <display_StatusPage+0x654>)
 8001c32:	4618      	mov	r0, r3
 8001c34:	f016 fc86 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c38:	4b61      	ldr	r3, [pc, #388]	@ (8001dc0 <display_StatusPage+0x650>)
 8001c3a:	f107 0014 	add.w	r0, r7, #20
 8001c3e:	2201      	movs	r2, #1
 8001c40:	9200      	str	r2, [sp, #0]
 8001c42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c44:	f000 fe18 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001c48:	2119      	movs	r1, #25
 8001c4a:	203c      	movs	r0, #60	@ 0x3c
 8001c4c:	f000 fe3a 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001c50:	2002      	movs	r0, #2
 8001c52:	f001 fb0d 	bl	8003270 <io_input_reg_read>
 8001c56:	4603      	mov	r3, r0
 8001c58:	461a      	mov	r2, r3
 8001c5a:	f107 0314 	add.w	r3, r7, #20
 8001c5e:	495f      	ldr	r1, [pc, #380]	@ (8001ddc <display_StatusPage+0x66c>)
 8001c60:	4618      	mov	r0, r3
 8001c62:	f016 fc6f 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c66:	4b56      	ldr	r3, [pc, #344]	@ (8001dc0 <display_StatusPage+0x650>)
 8001c68:	f107 0014 	add.w	r0, r7, #20
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	9200      	str	r2, [sp, #0]
 8001c70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c72:	f000 fe01 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001c76:	2128      	movs	r1, #40	@ 0x28
 8001c78:	203c      	movs	r0, #60	@ 0x3c
 8001c7a:	f000 fe23 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001c7e:	2003      	movs	r0, #3
 8001c80:	f001 faf6 	bl	8003270 <io_input_reg_read>
 8001c84:	4603      	mov	r3, r0
 8001c86:	461a      	mov	r2, r3
 8001c88:	f107 0314 	add.w	r3, r7, #20
 8001c8c:	4954      	ldr	r1, [pc, #336]	@ (8001de0 <display_StatusPage+0x670>)
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f016 fc58 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c94:	4b4a      	ldr	r3, [pc, #296]	@ (8001dc0 <display_StatusPage+0x650>)
 8001c96:	f107 0014 	add.w	r0, r7, #20
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	9200      	str	r2, [sp, #0]
 8001c9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ca0:	f000 fdea 	bl	8002878 <ssd1306_WriteString>
			break;
 8001ca4:	e142      	b.n	8001f2c <display_StatusPage+0x7bc>
		case 6:
			ssd1306_Fill(Black);
 8001ca6:	2000      	movs	r0, #0
 8001ca8:	f000 fcc0 	bl	800262c <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001cac:	2100      	movs	r1, #0
 8001cae:	200c      	movs	r0, #12
 8001cb0:	f000 fe08 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001cb4:	4b3f      	ldr	r3, [pc, #252]	@ (8001db4 <display_StatusPage+0x644>)
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	9200      	str	r2, [sp, #0]
 8001cba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cbc:	4846      	ldr	r0, [pc, #280]	@ (8001dd8 <display_StatusPage+0x668>)
 8001cbe:	f000 fddb 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001cc2:	2119      	movs	r1, #25
 8001cc4:	2002      	movs	r0, #2
 8001cc6:	f000 fdfd 	bl	80028c4 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode0ir;
			io_input_reg_get_mode(0, &mode0ir);
 8001cca:	f107 0311 	add.w	r3, r7, #17
 8001cce:	4619      	mov	r1, r3
 8001cd0:	2000      	movs	r0, #0
 8001cd2:	f001 fb99 	bl	8003408 <io_input_reg_get_mode>
			sprintf(buf, "0: %s", mode0ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001cd6:	7c7b      	ldrb	r3, [r7, #17]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d101      	bne.n	8001ce0 <display_StatusPage+0x570>
 8001cdc:	4a3a      	ldr	r2, [pc, #232]	@ (8001dc8 <display_StatusPage+0x658>)
 8001cde:	e000      	b.n	8001ce2 <display_StatusPage+0x572>
 8001ce0:	4a3a      	ldr	r2, [pc, #232]	@ (8001dcc <display_StatusPage+0x65c>)
 8001ce2:	f107 0314 	add.w	r3, r7, #20
 8001ce6:	493a      	ldr	r1, [pc, #232]	@ (8001dd0 <display_StatusPage+0x660>)
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f016 fc2b 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cee:	4b34      	ldr	r3, [pc, #208]	@ (8001dc0 <display_StatusPage+0x650>)
 8001cf0:	f107 0014 	add.w	r0, r7, #20
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	9200      	str	r2, [sp, #0]
 8001cf8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cfa:	f000 fdbd 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001cfe:	2128      	movs	r1, #40	@ 0x28
 8001d00:	2002      	movs	r0, #2
 8001d02:	f000 fddf 	bl	80028c4 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode1ir;
			io_input_reg_get_mode(1, &mode1ir);
 8001d06:	f107 0310 	add.w	r3, r7, #16
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	2001      	movs	r0, #1
 8001d0e:	f001 fb7b 	bl	8003408 <io_input_reg_get_mode>
			sprintf(buf, "1: %s", mode1ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d12:	7c3b      	ldrb	r3, [r7, #16]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d101      	bne.n	8001d1c <display_StatusPage+0x5ac>
 8001d18:	4a2b      	ldr	r2, [pc, #172]	@ (8001dc8 <display_StatusPage+0x658>)
 8001d1a:	e000      	b.n	8001d1e <display_StatusPage+0x5ae>
 8001d1c:	4a2b      	ldr	r2, [pc, #172]	@ (8001dcc <display_StatusPage+0x65c>)
 8001d1e:	f107 0314 	add.w	r3, r7, #20
 8001d22:	492c      	ldr	r1, [pc, #176]	@ (8001dd4 <display_StatusPage+0x664>)
 8001d24:	4618      	mov	r0, r3
 8001d26:	f016 fc0d 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d2a:	4b25      	ldr	r3, [pc, #148]	@ (8001dc0 <display_StatusPage+0x650>)
 8001d2c:	f107 0014 	add.w	r0, r7, #20
 8001d30:	2201      	movs	r2, #1
 8001d32:	9200      	str	r2, [sp, #0]
 8001d34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d36:	f000 fd9f 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001d3a:	2119      	movs	r1, #25
 8001d3c:	203c      	movs	r0, #60	@ 0x3c
 8001d3e:	f000 fdc1 	bl	80028c4 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode2ir;
			io_input_reg_get_mode(2, &mode2ir);
 8001d42:	f107 030f 	add.w	r3, r7, #15
 8001d46:	4619      	mov	r1, r3
 8001d48:	2002      	movs	r0, #2
 8001d4a:	f001 fb5d 	bl	8003408 <io_input_reg_get_mode>
			sprintf(buf, "2: %s", mode2ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d4e:	7bfb      	ldrb	r3, [r7, #15]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d101      	bne.n	8001d58 <display_StatusPage+0x5e8>
 8001d54:	4a1c      	ldr	r2, [pc, #112]	@ (8001dc8 <display_StatusPage+0x658>)
 8001d56:	e000      	b.n	8001d5a <display_StatusPage+0x5ea>
 8001d58:	4a1c      	ldr	r2, [pc, #112]	@ (8001dcc <display_StatusPage+0x65c>)
 8001d5a:	f107 0314 	add.w	r3, r7, #20
 8001d5e:	4921      	ldr	r1, [pc, #132]	@ (8001de4 <display_StatusPage+0x674>)
 8001d60:	4618      	mov	r0, r3
 8001d62:	f016 fbef 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d66:	4b16      	ldr	r3, [pc, #88]	@ (8001dc0 <display_StatusPage+0x650>)
 8001d68:	f107 0014 	add.w	r0, r7, #20
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	9200      	str	r2, [sp, #0]
 8001d70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d72:	f000 fd81 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001d76:	2128      	movs	r1, #40	@ 0x28
 8001d78:	203c      	movs	r0, #60	@ 0x3c
 8001d7a:	f000 fda3 	bl	80028c4 <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode3ir;
			io_input_reg_get_mode(3, &mode3ir);
 8001d7e:	f107 030e 	add.w	r3, r7, #14
 8001d82:	4619      	mov	r1, r3
 8001d84:	2003      	movs	r0, #3
 8001d86:	f001 fb3f 	bl	8003408 <io_input_reg_get_mode>
			sprintf(buf, "3: %s", mode3ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d8a:	7bbb      	ldrb	r3, [r7, #14]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d101      	bne.n	8001d94 <display_StatusPage+0x624>
 8001d90:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc8 <display_StatusPage+0x658>)
 8001d92:	e000      	b.n	8001d96 <display_StatusPage+0x626>
 8001d94:	4a0d      	ldr	r2, [pc, #52]	@ (8001dcc <display_StatusPage+0x65c>)
 8001d96:	f107 0314 	add.w	r3, r7, #20
 8001d9a:	4913      	ldr	r1, [pc, #76]	@ (8001de8 <display_StatusPage+0x678>)
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f016 fbd1 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001da2:	4b07      	ldr	r3, [pc, #28]	@ (8001dc0 <display_StatusPage+0x650>)
 8001da4:	f107 0014 	add.w	r0, r7, #20
 8001da8:	2201      	movs	r2, #1
 8001daa:	9200      	str	r2, [sp, #0]
 8001dac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dae:	f000 fd63 	bl	8002878 <ssd1306_WriteString>

			break;
 8001db2:	e0bb      	b.n	8001f2c <display_StatusPage+0x7bc>
 8001db4:	0801c6bc 	.word	0x0801c6bc
 8001db8:	0801a860 	.word	0x0801a860
 8001dbc:	0801a86c 	.word	0x0801a86c
 8001dc0:	0801c6a4 	.word	0x0801c6a4
 8001dc4:	0801a874 	.word	0x0801a874
 8001dc8:	0801a87c 	.word	0x0801a87c
 8001dcc:	0801a884 	.word	0x0801a884
 8001dd0:	0801a834 	.word	0x0801a834
 8001dd4:	0801a83c 	.word	0x0801a83c
 8001dd8:	0801a88c 	.word	0x0801a88c
 8001ddc:	0801a898 	.word	0x0801a898
 8001de0:	0801a8a0 	.word	0x0801a8a0
 8001de4:	0801a844 	.word	0x0801a844
 8001de8:	0801a84c 	.word	0x0801a84c
		case 7:
			ssd1306_Fill(Black);
 8001dec:	2000      	movs	r0, #0
 8001dee:	f000 fc1d 	bl	800262c <ssd1306_Fill>
			ssd1306_SetCursor(7, 0);
 8001df2:	2100      	movs	r1, #0
 8001df4:	2007      	movs	r0, #7
 8001df6:	f000 fd65 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001dfa:	4b5a      	ldr	r3, [pc, #360]	@ (8001f64 <display_StatusPage+0x7f4>)
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	9200      	str	r2, [sp, #0]
 8001e00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e02:	4859      	ldr	r0, [pc, #356]	@ (8001f68 <display_StatusPage+0x7f8>)
 8001e04:	f000 fd38 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001e08:	2119      	movs	r1, #25
 8001e0a:	2002      	movs	r0, #2
 8001e0c:	f000 fd5a 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001e10:	f7ff fa3c 	bl	800128c <automation_get_rule_count>
 8001e14:	4603      	mov	r3, r0
 8001e16:	461a      	mov	r2, r3
 8001e18:	f107 0314 	add.w	r3, r7, #20
 8001e1c:	4953      	ldr	r1, [pc, #332]	@ (8001f6c <display_StatusPage+0x7fc>)
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f016 fb90 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e24:	4b52      	ldr	r3, [pc, #328]	@ (8001f70 <display_StatusPage+0x800>)
 8001e26:	f107 0014 	add.w	r0, r7, #20
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	9200      	str	r2, [sp, #0]
 8001e2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e30:	f000 fd22 	bl	8002878 <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001e34:	2300      	movs	r3, #0
 8001e36:	81bb      	strh	r3, [r7, #12]
			uint16_t virtHolding = 0;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	817b      	strh	r3, [r7, #10]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001e3c:	f107 030c 	add.w	r3, r7, #12
 8001e40:	4619      	mov	r1, r3
 8001e42:	2000      	movs	r0, #0
 8001e44:	f001 fd32 	bl	80038ac <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001e48:	f107 030a 	add.w	r3, r7, #10
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	2001      	movs	r0, #1
 8001e50:	f001 fd2c 	bl	80038ac <io_virtual_get_count>

			ssd1306_SetCursor(2, 40);
 8001e54:	2128      	movs	r1, #40	@ 0x28
 8001e56:	2002      	movs	r0, #2
 8001e58:	f000 fd34 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001e5c:	89bb      	ldrh	r3, [r7, #12]
 8001e5e:	461a      	mov	r2, r3
 8001e60:	f107 0314 	add.w	r3, r7, #20
 8001e64:	4943      	ldr	r1, [pc, #268]	@ (8001f74 <display_StatusPage+0x804>)
 8001e66:	4618      	mov	r0, r3
 8001e68:	f016 fb6c 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e6c:	4b40      	ldr	r3, [pc, #256]	@ (8001f70 <display_StatusPage+0x800>)
 8001e6e:	f107 0014 	add.w	r0, r7, #20
 8001e72:	2201      	movs	r2, #1
 8001e74:	9200      	str	r2, [sp, #0]
 8001e76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e78:	f000 fcfe 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001e7c:	2137      	movs	r1, #55	@ 0x37
 8001e7e:	2002      	movs	r0, #2
 8001e80:	f000 fd20 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001e84:	897b      	ldrh	r3, [r7, #10]
 8001e86:	461a      	mov	r2, r3
 8001e88:	f107 0314 	add.w	r3, r7, #20
 8001e8c:	493a      	ldr	r1, [pc, #232]	@ (8001f78 <display_StatusPage+0x808>)
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f016 fb58 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e94:	4b36      	ldr	r3, [pc, #216]	@ (8001f70 <display_StatusPage+0x800>)
 8001e96:	f107 0014 	add.w	r0, r7, #20
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	9200      	str	r2, [sp, #0]
 8001e9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ea0:	f000 fcea 	bl	8002878 <ssd1306_WriteString>
			break;
 8001ea4:	e042      	b.n	8001f2c <display_StatusPage+0x7bc>
		case 8:
			ssd1306_Fill(Black);
 8001ea6:	2000      	movs	r0, #0
 8001ea8:	f000 fbc0 	bl	800262c <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001eac:	2100      	movs	r1, #0
 8001eae:	2032      	movs	r0, #50	@ 0x32
 8001eb0:	f000 fd08 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001eb4:	4b2b      	ldr	r3, [pc, #172]	@ (8001f64 <display_StatusPage+0x7f4>)
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	9200      	str	r2, [sp, #0]
 8001eba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ebc:	482f      	ldr	r0, [pc, #188]	@ (8001f7c <display_StatusPage+0x80c>)
 8001ebe:	f000 fcdb 	bl	8002878 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001ec2:	463b      	mov	r3, r7
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f005 fa89 	bl	80073dc <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001eca:	2119      	movs	r1, #25
 8001ecc:	2002      	movs	r0, #2
 8001ece:	f000 fcf9 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001ed2:	78bb      	ldrb	r3, [r7, #2]
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	787b      	ldrb	r3, [r7, #1]
 8001ed8:	4619      	mov	r1, r3
 8001eda:	783b      	ldrb	r3, [r7, #0]
 8001edc:	f107 0014 	add.w	r0, r7, #20
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	4926      	ldr	r1, [pc, #152]	@ (8001f80 <display_StatusPage+0x810>)
 8001ee6:	f016 fb2d 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001eea:	4b21      	ldr	r3, [pc, #132]	@ (8001f70 <display_StatusPage+0x800>)
 8001eec:	f107 0014 	add.w	r0, r7, #20
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	9200      	str	r2, [sp, #0]
 8001ef4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ef6:	f000 fcbf 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001efa:	2128      	movs	r1, #40	@ 0x28
 8001efc:	2002      	movs	r0, #2
 8001efe:	f000 fce1 	bl	80028c4 <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001f02:	793b      	ldrb	r3, [r7, #4]
 8001f04:	461a      	mov	r2, r3
 8001f06:	797b      	ldrb	r3, [r7, #5]
 8001f08:	4619      	mov	r1, r3
 8001f0a:	79bb      	ldrb	r3, [r7, #6]
 8001f0c:	f107 0014 	add.w	r0, r7, #20
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	460b      	mov	r3, r1
 8001f14:	491b      	ldr	r1, [pc, #108]	@ (8001f84 <display_StatusPage+0x814>)
 8001f16:	f016 fb15 	bl	8018544 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001f1a:	4b15      	ldr	r3, [pc, #84]	@ (8001f70 <display_StatusPage+0x800>)
 8001f1c:	f107 0014 	add.w	r0, r7, #20
 8001f20:	2201      	movs	r2, #1
 8001f22:	9200      	str	r2, [sp, #0]
 8001f24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f26:	f000 fca7 	bl	8002878 <ssd1306_WriteString>
			break;
 8001f2a:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001f2c:	2138      	movs	r1, #56	@ 0x38
 8001f2e:	206e      	movs	r0, #110	@ 0x6e
 8001f30:	f000 fcc8 	bl	80028c4 <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001f34:	4b14      	ldr	r3, [pc, #80]	@ (8001f88 <display_StatusPage+0x818>)
 8001f36:	881b      	ldrh	r3, [r3, #0]
 8001f38:	461a      	mov	r2, r3
 8001f3a:	4b14      	ldr	r3, [pc, #80]	@ (8001f8c <display_StatusPage+0x81c>)
 8001f3c:	881b      	ldrh	r3, [r3, #0]
 8001f3e:	f107 0014 	add.w	r0, r7, #20
 8001f42:	4913      	ldr	r1, [pc, #76]	@ (8001f90 <display_StatusPage+0x820>)
 8001f44:	f016 fafe 	bl	8018544 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001f48:	4b09      	ldr	r3, [pc, #36]	@ (8001f70 <display_StatusPage+0x800>)
 8001f4a:	f107 0014 	add.w	r0, r7, #20
 8001f4e:	2201      	movs	r2, #1
 8001f50:	9200      	str	r2, [sp, #0]
 8001f52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f54:	f000 fc90 	bl	8002878 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001f58:	f000 fb80 	bl	800265c <ssd1306_UpdateScreen>
}
 8001f5c:	bf00      	nop
 8001f5e:	3738      	adds	r7, #56	@ 0x38
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	0801c6bc 	.word	0x0801c6bc
 8001f68:	0801a8a8 	.word	0x0801a8a8
 8001f6c:	0801a8b4 	.word	0x0801a8b4
 8001f70:	0801c6a4 	.word	0x0801c6a4
 8001f74:	0801a8c0 	.word	0x0801a8c0
 8001f78:	0801a8d0 	.word	0x0801a8d0
 8001f7c:	0801a8e4 	.word	0x0801a8e4
 8001f80:	0801a8e8 	.word	0x0801a8e8
 8001f84:	0801a8f8 	.word	0x0801a8f8
 8001f88:	20000646 	.word	0x20000646
 8001f8c:	20000000 	.word	0x20000000
 8001f90:	0801a90c 	.word	0x0801a90c

08001f94 <display_FactoryResetPage>:

void display_FactoryResetPage(uint8_t page) {
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af02      	add	r7, sp, #8
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 8001f9e:	2000      	movs	r0, #0
 8001fa0:	f000 fb44 	bl	800262c <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	2019      	movs	r0, #25
 8001fa8:	f000 fc8c 	bl	80028c4 <ssd1306_SetCursor>
	ssd1306_WriteString("RESET", Font_11x18, White);
 8001fac:	4b3b      	ldr	r3, [pc, #236]	@ (800209c <display_FactoryResetPage+0x108>)
 8001fae:	2201      	movs	r2, #1
 8001fb0:	9200      	str	r2, [sp, #0]
 8001fb2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fb4:	483a      	ldr	r0, [pc, #232]	@ (80020a0 <display_FactoryResetPage+0x10c>)
 8001fb6:	f000 fc5f 	bl	8002878 <ssd1306_WriteString>

	switch (page) {
 8001fba:	79fb      	ldrb	r3, [r7, #7]
 8001fbc:	2b03      	cmp	r3, #3
 8001fbe:	d867      	bhi.n	8002090 <display_FactoryResetPage+0xfc>
 8001fc0:	a201      	add	r2, pc, #4	@ (adr r2, 8001fc8 <display_FactoryResetPage+0x34>)
 8001fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc6:	bf00      	nop
 8001fc8:	08001fd9 	.word	0x08001fd9
 8001fcc:	08002007 	.word	0x08002007
 8001fd0:	08002035 	.word	0x08002035
 8001fd4:	08002063 	.word	0x08002063
		case 0:
			ssd1306_SetCursor(2, 25);
 8001fd8:	2119      	movs	r1, #25
 8001fda:	2002      	movs	r0, #2
 8001fdc:	f000 fc72 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 8001fe0:	4b30      	ldr	r3, [pc, #192]	@ (80020a4 <display_FactoryResetPage+0x110>)
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	9200      	str	r2, [sp, #0]
 8001fe6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fe8:	482f      	ldr	r0, [pc, #188]	@ (80020a8 <display_FactoryResetPage+0x114>)
 8001fea:	f000 fc45 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001fee:	2128      	movs	r1, #40	@ 0x28
 8001ff0:	2002      	movs	r0, #2
 8001ff2:	f000 fc67 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("for 5 seconds.", Font_6x8, White);
 8001ff6:	4b2b      	ldr	r3, [pc, #172]	@ (80020a4 <display_FactoryResetPage+0x110>)
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	9200      	str	r2, [sp, #0]
 8001ffc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ffe:	482b      	ldr	r0, [pc, #172]	@ (80020ac <display_FactoryResetPage+0x118>)
 8002000:	f000 fc3a 	bl	8002878 <ssd1306_WriteString>
			break;
 8002004:	e044      	b.n	8002090 <display_FactoryResetPage+0xfc>
		case 1:
			ssd1306_SetCursor(2, 25);
 8002006:	2119      	movs	r1, #25
 8002008:	2002      	movs	r0, #2
 800200a:	f000 fc5b 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 800200e:	4b25      	ldr	r3, [pc, #148]	@ (80020a4 <display_FactoryResetPage+0x110>)
 8002010:	2201      	movs	r2, #1
 8002012:	9200      	str	r2, [sp, #0]
 8002014:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002016:	4826      	ldr	r0, [pc, #152]	@ (80020b0 <display_FactoryResetPage+0x11c>)
 8002018:	f000 fc2e 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800201c:	2128      	movs	r1, #40	@ 0x28
 800201e:	2002      	movs	r0, #2
 8002020:	f000 fc50 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8002024:	4b1f      	ldr	r3, [pc, #124]	@ (80020a4 <display_FactoryResetPage+0x110>)
 8002026:	2201      	movs	r2, #1
 8002028:	9200      	str	r2, [sp, #0]
 800202a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800202c:	4821      	ldr	r0, [pc, #132]	@ (80020b4 <display_FactoryResetPage+0x120>)
 800202e:	f000 fc23 	bl	8002878 <ssd1306_WriteString>
			break;
 8002032:	e02d      	b.n	8002090 <display_FactoryResetPage+0xfc>
		case 2:
			ssd1306_SetCursor(2, 25);
 8002034:	2119      	movs	r1, #25
 8002036:	2002      	movs	r0, #2
 8002038:	f000 fc44 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 800203c:	4b19      	ldr	r3, [pc, #100]	@ (80020a4 <display_FactoryResetPage+0x110>)
 800203e:	2201      	movs	r2, #1
 8002040:	9200      	str	r2, [sp, #0]
 8002042:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002044:	481c      	ldr	r0, [pc, #112]	@ (80020b8 <display_FactoryResetPage+0x124>)
 8002046:	f000 fc17 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800204a:	2128      	movs	r1, #40	@ 0x28
 800204c:	2002      	movs	r0, #2
 800204e:	f000 fc39 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8002052:	4b14      	ldr	r3, [pc, #80]	@ (80020a4 <display_FactoryResetPage+0x110>)
 8002054:	2201      	movs	r2, #1
 8002056:	9200      	str	r2, [sp, #0]
 8002058:	cb0e      	ldmia	r3, {r1, r2, r3}
 800205a:	4816      	ldr	r0, [pc, #88]	@ (80020b4 <display_FactoryResetPage+0x120>)
 800205c:	f000 fc0c 	bl	8002878 <ssd1306_WriteString>
			break;
 8002060:	e016      	b.n	8002090 <display_FactoryResetPage+0xfc>
		case 3:
			ssd1306_SetCursor(2, 25);
 8002062:	2119      	movs	r1, #25
 8002064:	2002      	movs	r0, #2
 8002066:	f000 fc2d 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 800206a:	4b0e      	ldr	r3, [pc, #56]	@ (80020a4 <display_FactoryResetPage+0x110>)
 800206c:	2201      	movs	r2, #1
 800206e:	9200      	str	r2, [sp, #0]
 8002070:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002072:	4812      	ldr	r0, [pc, #72]	@ (80020bc <display_FactoryResetPage+0x128>)
 8002074:	f000 fc00 	bl	8002878 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002078:	2128      	movs	r1, #40	@ 0x28
 800207a:	2002      	movs	r0, #2
 800207c:	f000 fc22 	bl	80028c4 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8002080:	4b08      	ldr	r3, [pc, #32]	@ (80020a4 <display_FactoryResetPage+0x110>)
 8002082:	2201      	movs	r2, #1
 8002084:	9200      	str	r2, [sp, #0]
 8002086:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002088:	480a      	ldr	r0, [pc, #40]	@ (80020b4 <display_FactoryResetPage+0x120>)
 800208a:	f000 fbf5 	bl	8002878 <ssd1306_WriteString>
			break;
 800208e:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 8002090:	f000 fae4 	bl	800265c <ssd1306_UpdateScreen>
}
 8002094:	bf00      	nop
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	0801c6bc 	.word	0x0801c6bc
 80020a0:	0801a914 	.word	0x0801a914
 80020a4:	0801c6a4 	.word	0x0801c6a4
 80020a8:	0801a91c 	.word	0x0801a91c
 80020ac:	0801a930 	.word	0x0801a930
 80020b0:	0801a940 	.word	0x0801a940
 80020b4:	0801a7cc 	.word	0x0801a7cc
 80020b8:	0801a954 	.word	0x0801a954
 80020bc:	0801a968 	.word	0x0801a968

080020c0 <display_BtnPress>:

void display_BtnPress() {
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 80020c4:	4b09      	ldr	r3, [pc, #36]	@ (80020ec <display_BtnPress+0x2c>)
 80020c6:	881a      	ldrh	r2, [r3, #0]
 80020c8:	4b09      	ldr	r3, [pc, #36]	@ (80020f0 <display_BtnPress+0x30>)
 80020ca:	881b      	ldrh	r3, [r3, #0]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d103      	bne.n	80020d8 <display_BtnPress+0x18>
		currentPage = 0;
 80020d0:	4b06      	ldr	r3, [pc, #24]	@ (80020ec <display_BtnPress+0x2c>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	801a      	strh	r2, [r3, #0]
 80020d6:	e005      	b.n	80020e4 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 80020d8:	4b04      	ldr	r3, [pc, #16]	@ (80020ec <display_BtnPress+0x2c>)
 80020da:	881b      	ldrh	r3, [r3, #0]
 80020dc:	3301      	adds	r3, #1
 80020de:	b29a      	uxth	r2, r3
 80020e0:	4b02      	ldr	r3, [pc, #8]	@ (80020ec <display_BtnPress+0x2c>)
 80020e2:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 80020e4:	f7ff fb44 	bl	8001770 <display_StatusPage>
}
 80020e8:	bf00      	nop
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	20000646 	.word	0x20000646
 80020f0:	20000000 	.word	0x20000000

080020f4 <display_setPage>:

void display_setPage(uint16_t page) {
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 80020fe:	4b07      	ldr	r3, [pc, #28]	@ (800211c <display_setPage+0x28>)
 8002100:	881b      	ldrh	r3, [r3, #0]
 8002102:	88fa      	ldrh	r2, [r7, #6]
 8002104:	429a      	cmp	r2, r3
 8002106:	d803      	bhi.n	8002110 <display_setPage+0x1c>
	currentPage = page;
 8002108:	4a05      	ldr	r2, [pc, #20]	@ (8002120 <display_setPage+0x2c>)
 800210a:	88fb      	ldrh	r3, [r7, #6]
 800210c:	8013      	strh	r3, [r2, #0]
 800210e:	e000      	b.n	8002112 <display_setPage+0x1e>
	if (page > endPage) return;
 8002110:	bf00      	nop
}
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	20000000 	.word	0x20000000
 8002120:	20000646 	.word	0x20000646

08002124 <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8002124:	b580      	push	{r7, lr}
 8002126:	b08c      	sub	sp, #48	@ 0x30
 8002128:	af00      	add	r7, sp, #0
 800212a:	4603      	mov	r3, r0
 800212c:	6039      	str	r1, [r7, #0]
 800212e:	80fb      	strh	r3, [r7, #6]
 8002130:	4613      	mov	r3, r2
 8002132:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8002134:	e04d      	b.n	80021d2 <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 8002136:	88fb      	ldrh	r3, [r7, #6]
 8002138:	b2db      	uxtb	r3, r3
 800213a:	f003 031f 	and.w	r3, r3, #31
 800213e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 8002142:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002146:	f1c3 0320 	rsb	r3, r3, #32
 800214a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 800214e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002152:	b29b      	uxth	r3, r3
 8002154:	88ba      	ldrh	r2, [r7, #4]
 8002156:	429a      	cmp	r2, r3
 8002158:	d202      	bcs.n	8002160 <EEPROM_Write+0x3c>
 800215a:	88bb      	ldrh	r3, [r7, #4]
 800215c:	b2db      	uxtb	r3, r3
 800215e:	e001      	b.n	8002164 <EEPROM_Write+0x40>
 8002160:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002164:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8002168:	88fb      	ldrh	r3, [r7, #6]
 800216a:	0a1b      	lsrs	r3, r3, #8
 800216c:	b29b      	uxth	r3, r3
 800216e:	b2db      	uxtb	r3, r3
 8002170:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 8002172:	88fb      	ldrh	r3, [r7, #6]
 8002174:	b2db      	uxtb	r3, r3
 8002176:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8002178:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800217c:	f107 0308 	add.w	r3, r7, #8
 8002180:	3302      	adds	r3, #2
 8002182:	6839      	ldr	r1, [r7, #0]
 8002184:	4618      	mov	r0, r3
 8002186:	f016 fadc 	bl	8018742 <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 800218a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800218e:	b29b      	uxth	r3, r3
 8002190:	3302      	adds	r3, #2
 8002192:	b29a      	uxth	r2, r3
 8002194:	f107 0308 	add.w	r3, r7, #8
 8002198:	4619      	mov	r1, r3
 800219a:	20ae      	movs	r0, #174	@ 0xae
 800219c:	f000 f888 	bl	80022b0 <I2C_Transmit>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <EEPROM_Write+0x86>
			return false;
 80021a6:	2300      	movs	r3, #0
 80021a8:	e017      	b.n	80021da <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 80021aa:	2005      	movs	r0, #5
 80021ac:	f006 f828 	bl	8008200 <HAL_Delay>

		memAddr += writeLen;
 80021b0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80021b4:	b29a      	uxth	r2, r3
 80021b6:	88fb      	ldrh	r3, [r7, #6]
 80021b8:	4413      	add	r3, r2
 80021ba:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 80021bc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	4413      	add	r3, r2
 80021c4:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 80021c6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80021ca:	b29b      	uxth	r3, r3
 80021cc:	88ba      	ldrh	r2, [r7, #4]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 80021d2:	88bb      	ldrh	r3, [r7, #4]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d1ae      	bne.n	8002136 <EEPROM_Write+0x12>
	}

	return true;
 80021d8:	2301      	movs	r3, #1
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3730      	adds	r7, #48	@ 0x30
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b084      	sub	sp, #16
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	4603      	mov	r3, r0
 80021ea:	6039      	str	r1, [r7, #0]
 80021ec:	80fb      	strh	r3, [r7, #6]
 80021ee:	4613      	mov	r3, r2
 80021f0:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 80021f2:	88fb      	ldrh	r3, [r7, #6]
 80021f4:	0a1b      	lsrs	r3, r3, #8
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	733b      	strb	r3, [r7, #12]
 80021fc:	88fb      	ldrh	r3, [r7, #6]
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8002202:	f107 030c 	add.w	r3, r7, #12
 8002206:	2202      	movs	r2, #2
 8002208:	4619      	mov	r1, r3
 800220a:	20ae      	movs	r0, #174	@ 0xae
 800220c:	f000 f850 	bl	80022b0 <I2C_Transmit>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <EEPROM_Read+0x38>
		return false;
 8002216:	2300      	movs	r3, #0
 8002218:	e00b      	b.n	8002232 <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 800221a:	88bb      	ldrh	r3, [r7, #4]
 800221c:	461a      	mov	r2, r3
 800221e:	6839      	ldr	r1, [r7, #0]
 8002220:	20af      	movs	r0, #175	@ 0xaf
 8002222:	f000 f85f 	bl	80022e4 <I2C_Receive>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <EEPROM_Read+0x4e>
		return false;
 800222c:	2300      	movs	r3, #0
 800222e:	e000      	b.n	8002232 <EEPROM_Read+0x50>
	}

	return true;
 8002230:	2301      	movs	r3, #1
}
 8002232:	4618      	mov	r0, r3
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 800223a:	b580      	push	{r7, lr}
 800223c:	b082      	sub	sp, #8
 800223e:	af00      	add	r7, sp, #0
 8002240:	4603      	mov	r3, r0
 8002242:	6039      	str	r1, [r7, #0]
 8002244:	80fb      	strh	r3, [r7, #6]
 8002246:	4613      	mov	r3, r2
 8002248:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 800224a:	88bb      	ldrh	r3, [r7, #4]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d101      	bne.n	8002254 <EEPROM_WriteBlock+0x1a>
 8002250:	2301      	movs	r3, #1
 8002252:	e006      	b.n	8002262 <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 8002254:	88ba      	ldrh	r2, [r7, #4]
 8002256:	88fb      	ldrh	r3, [r7, #6]
 8002258:	6839      	ldr	r1, [r7, #0]
 800225a:	4618      	mov	r0, r3
 800225c:	f7ff ff62 	bl	8002124 <EEPROM_Write>
 8002260:	4603      	mov	r3, r0
}
 8002262:	4618      	mov	r0, r3
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}

0800226a <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 800226a:	b580      	push	{r7, lr}
 800226c:	b082      	sub	sp, #8
 800226e:	af00      	add	r7, sp, #0
 8002270:	4603      	mov	r3, r0
 8002272:	6039      	str	r1, [r7, #0]
 8002274:	80fb      	strh	r3, [r7, #6]
 8002276:	4613      	mov	r3, r2
 8002278:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 800227a:	88ba      	ldrh	r2, [r7, #4]
 800227c:	88fb      	ldrh	r3, [r7, #6]
 800227e:	6839      	ldr	r1, [r7, #0]
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff ffae 	bl	80021e2 <EEPROM_Read>
 8002286:	4603      	mov	r3, r0
}
 8002288:	4618      	mov	r0, r3
 800228a:	3708      	adds	r7, #8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <I2C_Setup>:

#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8002298:	4a04      	ldr	r2, [pc, #16]	@ (80022ac <I2C_Setup+0x1c>)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6013      	str	r3, [r2, #0]
}
 800229e:	bf00      	nop
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	20000648 	.word	0x20000648

080022b0 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af02      	add	r7, sp, #8
 80022b6:	4603      	mov	r3, r0
 80022b8:	6039      	str	r1, [r7, #0]
 80022ba:	80fb      	strh	r3, [r7, #6]
 80022bc:	4613      	mov	r3, r2
 80022be:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 80022c0:	4b07      	ldr	r3, [pc, #28]	@ (80022e0 <I2C_Transmit+0x30>)
 80022c2:	6818      	ldr	r0, [r3, #0]
 80022c4:	88bb      	ldrh	r3, [r7, #4]
 80022c6:	88f9      	ldrh	r1, [r7, #6]
 80022c8:	f04f 32ff 	mov.w	r2, #4294967295
 80022cc:	9200      	str	r2, [sp, #0]
 80022ce:	683a      	ldr	r2, [r7, #0]
 80022d0:	f008 fcee 	bl	800acb0 <HAL_I2C_Master_Transmit>
 80022d4:	4603      	mov	r3, r0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3708      	adds	r7, #8
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000648 	.word	0x20000648

080022e4 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af02      	add	r7, sp, #8
 80022ea:	4603      	mov	r3, r0
 80022ec:	6039      	str	r1, [r7, #0]
 80022ee:	80fb      	strh	r3, [r7, #6]
 80022f0:	4613      	mov	r3, r2
 80022f2:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 80022f4:	4b07      	ldr	r3, [pc, #28]	@ (8002314 <I2C_Receive+0x30>)
 80022f6:	6818      	ldr	r0, [r3, #0]
 80022f8:	88bb      	ldrh	r3, [r7, #4]
 80022fa:	88f9      	ldrh	r1, [r7, #6]
 80022fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002300:	9200      	str	r2, [sp, #0]
 8002302:	683a      	ldr	r2, [r7, #0]
 8002304:	f008 fdec 	bl	800aee0 <HAL_I2C_Master_Receive>
 8002308:	4603      	mov	r3, r0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	20000648 	.word	0x20000648

08002318 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8002318:	b580      	push	{r7, lr}
 800231a:	b08e      	sub	sp, #56	@ 0x38
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	4608      	mov	r0, r1
 8002322:	4611      	mov	r1, r2
 8002324:	461a      	mov	r2, r3
 8002326:	4603      	mov	r3, r0
 8002328:	817b      	strh	r3, [r7, #10]
 800232a:	460b      	mov	r3, r1
 800232c:	727b      	strb	r3, [r7, #9]
 800232e:	4613      	mov	r3, r2
 8002330:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8002332:	897b      	ldrh	r3, [r7, #10]
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	b29b      	uxth	r3, r3
 8002338:	f107 0109 	add.w	r1, r7, #9
 800233c:	2201      	movs	r2, #1
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff ffb6 	bl	80022b0 <I2C_Transmit>
 8002344:	4603      	mov	r3, r0
 8002346:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 800234a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00d      	beq.n	800236e <I2C_Read+0x56>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 8002352:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002356:	f107 0014 	add.w	r0, r7, #20
 800235a:	4a17      	ldr	r2, [pc, #92]	@ (80023b8 <I2C_Read+0xa0>)
 800235c:	2120      	movs	r1, #32
 800235e:	f016 f8bb 	bl	80184d8 <sniprintf>
		usb_serial_println(msg);
 8002362:	f107 0314 	add.w	r3, r7, #20
 8002366:	4618      	mov	r0, r3
 8002368:	f002 fdae 	bl	8004ec8 <usb_serial_println>
 800236c:	e020      	b.n	80023b0 <I2C_Read+0x98>
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 800236e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002372:	005b      	lsls	r3, r3, #1
 8002374:	b21b      	sxth	r3, r3
 8002376:	f043 0301 	orr.w	r3, r3, #1
 800237a:	b21b      	sxth	r3, r3
 800237c:	b29b      	uxth	r3, r3
 800237e:	88fa      	ldrh	r2, [r7, #6]
 8002380:	68f9      	ldr	r1, [r7, #12]
 8002382:	4618      	mov	r0, r3
 8002384:	f7ff ffae 	bl	80022e4 <I2C_Receive>
 8002388:	4603      	mov	r3, r0
 800238a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 800238e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002392:	2b00      	cmp	r3, #0
 8002394:	d00c      	beq.n	80023b0 <I2C_Read+0x98>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 8002396:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800239a:	f107 0014 	add.w	r0, r7, #20
 800239e:	4a07      	ldr	r2, [pc, #28]	@ (80023bc <I2C_Read+0xa4>)
 80023a0:	2120      	movs	r1, #32
 80023a2:	f016 f899 	bl	80184d8 <sniprintf>
		usb_serial_println(msg);
 80023a6:	f107 0314 	add.w	r3, r7, #20
 80023aa:	4618      	mov	r0, r3
 80023ac:	f002 fd8c 	bl	8004ec8 <usb_serial_println>
		return;
	}
#endif
}
 80023b0:	3738      	adds	r7, #56	@ 0x38
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	0801a97c 	.word	0x0801a97c
 80023bc:	0801a994 	.word	0x0801a994

080023c0 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	460a      	mov	r2, r1
 80023ca:	71fb      	strb	r3, [r7, #7]
 80023cc:	4613      	mov	r3, r2
 80023ce:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 80023d0:	79fb      	ldrb	r3, [r7, #7]
 80023d2:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 80023d4:	88bb      	ldrh	r3, [r7, #4]
 80023d6:	0a1b      	lsrs	r3, r3, #8
 80023d8:	b29b      	uxth	r3, r3
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 80023de:	88bb      	ldrh	r3, [r7, #4]
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 80023e4:	f107 030c 	add.w	r3, r7, #12
 80023e8:	2203      	movs	r2, #3
 80023ea:	4619      	mov	r1, r3
 80023ec:	2080      	movs	r0, #128	@ 0x80
 80023ee:	f7ff ff5f 	bl	80022b0 <I2C_Transmit>
}
 80023f2:	bf00      	nop
 80023f4:	3710      	adds	r7, #16
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}

080023fa <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b084      	sub	sp, #16
 80023fe:	af00      	add	r7, sp, #0
 8002400:	4603      	mov	r3, r0
 8002402:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8002404:	79fa      	ldrb	r2, [r7, #7]
 8002406:	f107 000c 	add.w	r0, r7, #12
 800240a:	2302      	movs	r3, #2
 800240c:	2140      	movs	r1, #64	@ 0x40
 800240e:	f7ff ff83 	bl	8002318 <I2C_Read>
    return (data[0] << 8) | data[1];
 8002412:	7b3b      	ldrb	r3, [r7, #12]
 8002414:	b21b      	sxth	r3, r3
 8002416:	021b      	lsls	r3, r3, #8
 8002418:	b21a      	sxth	r2, r3
 800241a:	7b7b      	ldrb	r3, [r7, #13]
 800241c:	b21b      	sxth	r3, r3
 800241e:	4313      	orrs	r3, r2
 8002420:	b21b      	sxth	r3, r3
 8002422:	b29b      	uxth	r3, r3
}
 8002424:	4618      	mov	r0, r3
 8002426:	3710      	adds	r7, #16
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}

0800242c <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 8002434:	4a0a      	ldr	r2, [pc, #40]	@ (8002460 <INA226_Init+0x34>)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4610      	mov	r0, r2
 800243a:	4619      	mov	r1, r3
 800243c:	2354      	movs	r3, #84	@ 0x54
 800243e:	461a      	mov	r2, r3
 8002440:	f016 f97f 	bl	8018742 <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 8002444:	f244 1127 	movw	r1, #16679	@ 0x4127
 8002448:	2000      	movs	r0, #0
 800244a:	f7ff ffb9 	bl	80023c0 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 800244e:	f240 1155 	movw	r1, #341	@ 0x155
 8002452:	2005      	movs	r0, #5
 8002454:	f7ff ffb4 	bl	80023c0 <INA226_WriteRegister>
}
 8002458:	bf00      	nop
 800245a:	3708      	adds	r7, #8
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	2000064c 	.word	0x2000064c

08002464 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 800246c:	2002      	movs	r0, #2
 800246e:	f7ff ffc4 	bl	80023fa <INA226_ReadRegister>
 8002472:	4603      	mov	r3, r0
}
 8002474:	4618      	mov	r0, r3
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8002480:	2000      	movs	r0, #0
 8002482:	f7ff ffef 	bl	8002464 <INA226_ReadBusVoltageRaw>
 8002486:	4603      	mov	r3, r0
 8002488:	ee07 3a90 	vmov	s15, r3
 800248c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002490:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80024a0 <INA226_ReadBusVoltage+0x24>
 8002494:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002498:	eeb0 0a67 	vmov.f32	s0, s15
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	3aa3d70a 	.word	0x3aa3d70a

080024a4 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 80024ac:	2004      	movs	r0, #4
 80024ae:	f7ff ffa4 	bl	80023fa <INA226_ReadRegister>
 80024b2:	4603      	mov	r3, r0
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3708      	adds	r7, #8
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 80024c0:	2000      	movs	r0, #0
 80024c2:	f7ff ffef 	bl	80024a4 <INA226_ReadCurrentRaw>
 80024c6:	4603      	mov	r3, r0
 80024c8:	ee07 3a90 	vmov	s15, r3
 80024cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024d0:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80024e0 <INA226_ReadCurrent+0x24>
 80024d4:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80024d8:	eeb0 0a67 	vmov.f32	s0, s15
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	391d4952 	.word	0x391d4952

080024e4 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80024e8:	bf00      	nop
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
	...

080024f4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b086      	sub	sp, #24
 80024f8:	af04      	add	r7, sp, #16
 80024fa:	4603      	mov	r3, r0
 80024fc:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80024fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002502:	9302      	str	r3, [sp, #8]
 8002504:	2301      	movs	r3, #1
 8002506:	9301      	str	r3, [sp, #4]
 8002508:	1dfb      	adds	r3, r7, #7
 800250a:	9300      	str	r3, [sp, #0]
 800250c:	2301      	movs	r3, #1
 800250e:	2200      	movs	r2, #0
 8002510:	2178      	movs	r1, #120	@ 0x78
 8002512:	4803      	ldr	r0, [pc, #12]	@ (8002520 <ssd1306_WriteCommand+0x2c>)
 8002514:	f008 fdda 	bl	800b0cc <HAL_I2C_Mem_Write>
}
 8002518:	bf00      	nop
 800251a:	3708      	adds	r7, #8
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	20001194 	.word	0x20001194

08002524 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af04      	add	r7, sp, #16
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	b29b      	uxth	r3, r3
 8002532:	f04f 32ff 	mov.w	r2, #4294967295
 8002536:	9202      	str	r2, [sp, #8]
 8002538:	9301      	str	r3, [sp, #4]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	9300      	str	r3, [sp, #0]
 800253e:	2301      	movs	r3, #1
 8002540:	2240      	movs	r2, #64	@ 0x40
 8002542:	2178      	movs	r1, #120	@ 0x78
 8002544:	4803      	ldr	r0, [pc, #12]	@ (8002554 <ssd1306_WriteData+0x30>)
 8002546:	f008 fdc1 	bl	800b0cc <HAL_I2C_Mem_Write>
}
 800254a:	bf00      	nop
 800254c:	3708      	adds	r7, #8
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20001194 	.word	0x20001194

08002558 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800255c:	f7ff ffc2 	bl	80024e4 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002560:	2064      	movs	r0, #100	@ 0x64
 8002562:	f005 fe4d 	bl	8008200 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002566:	2000      	movs	r0, #0
 8002568:	f000 f9d8 	bl	800291c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800256c:	2020      	movs	r0, #32
 800256e:	f7ff ffc1 	bl	80024f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002572:	2000      	movs	r0, #0
 8002574:	f7ff ffbe 	bl	80024f4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002578:	20b0      	movs	r0, #176	@ 0xb0
 800257a:	f7ff ffbb 	bl	80024f4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800257e:	20c8      	movs	r0, #200	@ 0xc8
 8002580:	f7ff ffb8 	bl	80024f4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002584:	2000      	movs	r0, #0
 8002586:	f7ff ffb5 	bl	80024f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800258a:	2010      	movs	r0, #16
 800258c:	f7ff ffb2 	bl	80024f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002590:	2040      	movs	r0, #64	@ 0x40
 8002592:	f7ff ffaf 	bl	80024f4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002596:	20ff      	movs	r0, #255	@ 0xff
 8002598:	f000 f9ac 	bl	80028f4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800259c:	20a1      	movs	r0, #161	@ 0xa1
 800259e:	f7ff ffa9 	bl	80024f4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80025a2:	20a6      	movs	r0, #166	@ 0xa6
 80025a4:	f7ff ffa6 	bl	80024f4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80025a8:	20a8      	movs	r0, #168	@ 0xa8
 80025aa:	f7ff ffa3 	bl	80024f4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80025ae:	203f      	movs	r0, #63	@ 0x3f
 80025b0:	f7ff ffa0 	bl	80024f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80025b4:	20a4      	movs	r0, #164	@ 0xa4
 80025b6:	f7ff ff9d 	bl	80024f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80025ba:	20d3      	movs	r0, #211	@ 0xd3
 80025bc:	f7ff ff9a 	bl	80024f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80025c0:	2000      	movs	r0, #0
 80025c2:	f7ff ff97 	bl	80024f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80025c6:	20d5      	movs	r0, #213	@ 0xd5
 80025c8:	f7ff ff94 	bl	80024f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80025cc:	20f0      	movs	r0, #240	@ 0xf0
 80025ce:	f7ff ff91 	bl	80024f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80025d2:	20d9      	movs	r0, #217	@ 0xd9
 80025d4:	f7ff ff8e 	bl	80024f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80025d8:	2022      	movs	r0, #34	@ 0x22
 80025da:	f7ff ff8b 	bl	80024f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80025de:	20da      	movs	r0, #218	@ 0xda
 80025e0:	f7ff ff88 	bl	80024f4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80025e4:	2012      	movs	r0, #18
 80025e6:	f7ff ff85 	bl	80024f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80025ea:	20db      	movs	r0, #219	@ 0xdb
 80025ec:	f7ff ff82 	bl	80024f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80025f0:	2020      	movs	r0, #32
 80025f2:	f7ff ff7f 	bl	80024f4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80025f6:	208d      	movs	r0, #141	@ 0x8d
 80025f8:	f7ff ff7c 	bl	80024f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80025fc:	2014      	movs	r0, #20
 80025fe:	f7ff ff79 	bl	80024f4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002602:	2001      	movs	r0, #1
 8002604:	f000 f98a 	bl	800291c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002608:	2000      	movs	r0, #0
 800260a:	f000 f80f 	bl	800262c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800260e:	f000 f825 	bl	800265c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002612:	4b05      	ldr	r3, [pc, #20]	@ (8002628 <ssd1306_Init+0xd0>)
 8002614:	2200      	movs	r2, #0
 8002616:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002618:	4b03      	ldr	r3, [pc, #12]	@ (8002628 <ssd1306_Init+0xd0>)
 800261a:	2200      	movs	r2, #0
 800261c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800261e:	4b02      	ldr	r3, [pc, #8]	@ (8002628 <ssd1306_Init+0xd0>)
 8002620:	2201      	movs	r2, #1
 8002622:	711a      	strb	r2, [r3, #4]
}
 8002624:	bf00      	nop
 8002626:	bd80      	pop	{r7, pc}
 8002628:	20000aa0 	.word	0x20000aa0

0800262c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	4603      	mov	r3, r0
 8002634:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002636:	79fb      	ldrb	r3, [r7, #7]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d101      	bne.n	8002640 <ssd1306_Fill+0x14>
 800263c:	2300      	movs	r3, #0
 800263e:	e000      	b.n	8002642 <ssd1306_Fill+0x16>
 8002640:	23ff      	movs	r3, #255	@ 0xff
 8002642:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002646:	4619      	mov	r1, r3
 8002648:	4803      	ldr	r0, [pc, #12]	@ (8002658 <ssd1306_Fill+0x2c>)
 800264a:	f015 fffa 	bl	8018642 <memset>
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	200006a0 	.word	0x200006a0

0800265c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002662:	2300      	movs	r3, #0
 8002664:	71fb      	strb	r3, [r7, #7]
 8002666:	e016      	b.n	8002696 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002668:	79fb      	ldrb	r3, [r7, #7]
 800266a:	3b50      	subs	r3, #80	@ 0x50
 800266c:	b2db      	uxtb	r3, r3
 800266e:	4618      	mov	r0, r3
 8002670:	f7ff ff40 	bl	80024f4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002674:	2000      	movs	r0, #0
 8002676:	f7ff ff3d 	bl	80024f4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800267a:	2010      	movs	r0, #16
 800267c:	f7ff ff3a 	bl	80024f4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002680:	79fb      	ldrb	r3, [r7, #7]
 8002682:	01db      	lsls	r3, r3, #7
 8002684:	4a08      	ldr	r2, [pc, #32]	@ (80026a8 <ssd1306_UpdateScreen+0x4c>)
 8002686:	4413      	add	r3, r2
 8002688:	2180      	movs	r1, #128	@ 0x80
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff ff4a 	bl	8002524 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002690:	79fb      	ldrb	r3, [r7, #7]
 8002692:	3301      	adds	r3, #1
 8002694:	71fb      	strb	r3, [r7, #7]
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	2b07      	cmp	r3, #7
 800269a:	d9e5      	bls.n	8002668 <ssd1306_UpdateScreen+0xc>
    }
}
 800269c:	bf00      	nop
 800269e:	bf00      	nop
 80026a0:	3708      	adds	r7, #8
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	200006a0 	.word	0x200006a0

080026ac <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	4603      	mov	r3, r0
 80026b4:	71fb      	strb	r3, [r7, #7]
 80026b6:	460b      	mov	r3, r1
 80026b8:	71bb      	strb	r3, [r7, #6]
 80026ba:	4613      	mov	r3, r2
 80026bc:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80026be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	db3d      	blt.n	8002742 <ssd1306_DrawPixel+0x96>
 80026c6:	79bb      	ldrb	r3, [r7, #6]
 80026c8:	2b3f      	cmp	r3, #63	@ 0x3f
 80026ca:	d83a      	bhi.n	8002742 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80026cc:	797b      	ldrb	r3, [r7, #5]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d11a      	bne.n	8002708 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80026d2:	79fa      	ldrb	r2, [r7, #7]
 80026d4:	79bb      	ldrb	r3, [r7, #6]
 80026d6:	08db      	lsrs	r3, r3, #3
 80026d8:	b2d8      	uxtb	r0, r3
 80026da:	4603      	mov	r3, r0
 80026dc:	01db      	lsls	r3, r3, #7
 80026de:	4413      	add	r3, r2
 80026e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002750 <ssd1306_DrawPixel+0xa4>)
 80026e2:	5cd3      	ldrb	r3, [r2, r3]
 80026e4:	b25a      	sxtb	r2, r3
 80026e6:	79bb      	ldrb	r3, [r7, #6]
 80026e8:	f003 0307 	and.w	r3, r3, #7
 80026ec:	2101      	movs	r1, #1
 80026ee:	fa01 f303 	lsl.w	r3, r1, r3
 80026f2:	b25b      	sxtb	r3, r3
 80026f4:	4313      	orrs	r3, r2
 80026f6:	b259      	sxtb	r1, r3
 80026f8:	79fa      	ldrb	r2, [r7, #7]
 80026fa:	4603      	mov	r3, r0
 80026fc:	01db      	lsls	r3, r3, #7
 80026fe:	4413      	add	r3, r2
 8002700:	b2c9      	uxtb	r1, r1
 8002702:	4a13      	ldr	r2, [pc, #76]	@ (8002750 <ssd1306_DrawPixel+0xa4>)
 8002704:	54d1      	strb	r1, [r2, r3]
 8002706:	e01d      	b.n	8002744 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002708:	79fa      	ldrb	r2, [r7, #7]
 800270a:	79bb      	ldrb	r3, [r7, #6]
 800270c:	08db      	lsrs	r3, r3, #3
 800270e:	b2d8      	uxtb	r0, r3
 8002710:	4603      	mov	r3, r0
 8002712:	01db      	lsls	r3, r3, #7
 8002714:	4413      	add	r3, r2
 8002716:	4a0e      	ldr	r2, [pc, #56]	@ (8002750 <ssd1306_DrawPixel+0xa4>)
 8002718:	5cd3      	ldrb	r3, [r2, r3]
 800271a:	b25a      	sxtb	r2, r3
 800271c:	79bb      	ldrb	r3, [r7, #6]
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	2101      	movs	r1, #1
 8002724:	fa01 f303 	lsl.w	r3, r1, r3
 8002728:	b25b      	sxtb	r3, r3
 800272a:	43db      	mvns	r3, r3
 800272c:	b25b      	sxtb	r3, r3
 800272e:	4013      	ands	r3, r2
 8002730:	b259      	sxtb	r1, r3
 8002732:	79fa      	ldrb	r2, [r7, #7]
 8002734:	4603      	mov	r3, r0
 8002736:	01db      	lsls	r3, r3, #7
 8002738:	4413      	add	r3, r2
 800273a:	b2c9      	uxtb	r1, r1
 800273c:	4a04      	ldr	r2, [pc, #16]	@ (8002750 <ssd1306_DrawPixel+0xa4>)
 800273e:	54d1      	strb	r1, [r2, r3]
 8002740:	e000      	b.n	8002744 <ssd1306_DrawPixel+0x98>
        return;
 8002742:	bf00      	nop
    }
}
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	200006a0 	.word	0x200006a0

08002754 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002754:	b590      	push	{r4, r7, lr}
 8002756:	b089      	sub	sp, #36	@ 0x24
 8002758:	af00      	add	r7, sp, #0
 800275a:	4604      	mov	r4, r0
 800275c:	4638      	mov	r0, r7
 800275e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8002762:	4623      	mov	r3, r4
 8002764:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002766:	7bfb      	ldrb	r3, [r7, #15]
 8002768:	2b1f      	cmp	r3, #31
 800276a:	d902      	bls.n	8002772 <ssd1306_WriteChar+0x1e>
 800276c:	7bfb      	ldrb	r3, [r7, #15]
 800276e:	2b7e      	cmp	r3, #126	@ 0x7e
 8002770:	d901      	bls.n	8002776 <ssd1306_WriteChar+0x22>
        return 0;
 8002772:	2300      	movs	r3, #0
 8002774:	e079      	b.n	800286a <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d005      	beq.n	8002788 <ssd1306_WriteChar+0x34>
 800277c:	68ba      	ldr	r2, [r7, #8]
 800277e:	7bfb      	ldrb	r3, [r7, #15]
 8002780:	3b20      	subs	r3, #32
 8002782:	4413      	add	r3, r2
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	e000      	b.n	800278a <ssd1306_WriteChar+0x36>
 8002788:	783b      	ldrb	r3, [r7, #0]
 800278a:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800278c:	4b39      	ldr	r3, [pc, #228]	@ (8002874 <ssd1306_WriteChar+0x120>)
 800278e:	881b      	ldrh	r3, [r3, #0]
 8002790:	461a      	mov	r2, r3
 8002792:	7dfb      	ldrb	r3, [r7, #23]
 8002794:	4413      	add	r3, r2
 8002796:	2b80      	cmp	r3, #128	@ 0x80
 8002798:	dc06      	bgt.n	80027a8 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 800279a:	4b36      	ldr	r3, [pc, #216]	@ (8002874 <ssd1306_WriteChar+0x120>)
 800279c:	885b      	ldrh	r3, [r3, #2]
 800279e:	461a      	mov	r2, r3
 80027a0:	787b      	ldrb	r3, [r7, #1]
 80027a2:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80027a4:	2b40      	cmp	r3, #64	@ 0x40
 80027a6:	dd01      	ble.n	80027ac <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80027a8:	2300      	movs	r3, #0
 80027aa:	e05e      	b.n	800286a <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80027ac:	2300      	movs	r3, #0
 80027ae:	61fb      	str	r3, [r7, #28]
 80027b0:	e04d      	b.n	800284e <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	7bfb      	ldrb	r3, [r7, #15]
 80027b6:	3b20      	subs	r3, #32
 80027b8:	7879      	ldrb	r1, [r7, #1]
 80027ba:	fb01 f303 	mul.w	r3, r1, r3
 80027be:	4619      	mov	r1, r3
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	440b      	add	r3, r1
 80027c4:	005b      	lsls	r3, r3, #1
 80027c6:	4413      	add	r3, r2
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80027cc:	2300      	movs	r3, #0
 80027ce:	61bb      	str	r3, [r7, #24]
 80027d0:	e036      	b.n	8002840 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	fa02 f303 	lsl.w	r3, r2, r3
 80027da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d013      	beq.n	800280a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80027e2:	4b24      	ldr	r3, [pc, #144]	@ (8002874 <ssd1306_WriteChar+0x120>)
 80027e4:	881b      	ldrh	r3, [r3, #0]
 80027e6:	b2da      	uxtb	r2, r3
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	4413      	add	r3, r2
 80027ee:	b2d8      	uxtb	r0, r3
 80027f0:	4b20      	ldr	r3, [pc, #128]	@ (8002874 <ssd1306_WriteChar+0x120>)
 80027f2:	885b      	ldrh	r3, [r3, #2]
 80027f4:	b2da      	uxtb	r2, r3
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	4413      	add	r3, r2
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002802:	4619      	mov	r1, r3
 8002804:	f7ff ff52 	bl	80026ac <ssd1306_DrawPixel>
 8002808:	e017      	b.n	800283a <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800280a:	4b1a      	ldr	r3, [pc, #104]	@ (8002874 <ssd1306_WriteChar+0x120>)
 800280c:	881b      	ldrh	r3, [r3, #0]
 800280e:	b2da      	uxtb	r2, r3
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	b2db      	uxtb	r3, r3
 8002814:	4413      	add	r3, r2
 8002816:	b2d8      	uxtb	r0, r3
 8002818:	4b16      	ldr	r3, [pc, #88]	@ (8002874 <ssd1306_WriteChar+0x120>)
 800281a:	885b      	ldrh	r3, [r3, #2]
 800281c:	b2da      	uxtb	r2, r3
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	b2db      	uxtb	r3, r3
 8002822:	4413      	add	r3, r2
 8002824:	b2d9      	uxtb	r1, r3
 8002826:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800282a:	2b00      	cmp	r3, #0
 800282c:	bf0c      	ite	eq
 800282e:	2301      	moveq	r3, #1
 8002830:	2300      	movne	r3, #0
 8002832:	b2db      	uxtb	r3, r3
 8002834:	461a      	mov	r2, r3
 8002836:	f7ff ff39 	bl	80026ac <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	3301      	adds	r3, #1
 800283e:	61bb      	str	r3, [r7, #24]
 8002840:	7dfb      	ldrb	r3, [r7, #23]
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	429a      	cmp	r2, r3
 8002846:	d3c4      	bcc.n	80027d2 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	3301      	adds	r3, #1
 800284c:	61fb      	str	r3, [r7, #28]
 800284e:	787b      	ldrb	r3, [r7, #1]
 8002850:	461a      	mov	r2, r3
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	4293      	cmp	r3, r2
 8002856:	d3ac      	bcc.n	80027b2 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002858:	4b06      	ldr	r3, [pc, #24]	@ (8002874 <ssd1306_WriteChar+0x120>)
 800285a:	881a      	ldrh	r2, [r3, #0]
 800285c:	7dfb      	ldrb	r3, [r7, #23]
 800285e:	b29b      	uxth	r3, r3
 8002860:	4413      	add	r3, r2
 8002862:	b29a      	uxth	r2, r3
 8002864:	4b03      	ldr	r3, [pc, #12]	@ (8002874 <ssd1306_WriteChar+0x120>)
 8002866:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002868:	7bfb      	ldrb	r3, [r7, #15]
}
 800286a:	4618      	mov	r0, r3
 800286c:	3724      	adds	r7, #36	@ 0x24
 800286e:	46bd      	mov	sp, r7
 8002870:	bd90      	pop	{r4, r7, pc}
 8002872:	bf00      	nop
 8002874:	20000aa0 	.word	0x20000aa0

08002878 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002878:	b580      	push	{r7, lr}
 800287a:	b086      	sub	sp, #24
 800287c:	af02      	add	r7, sp, #8
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	4638      	mov	r0, r7
 8002882:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8002886:	e013      	b.n	80028b0 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	7818      	ldrb	r0, [r3, #0]
 800288c:	7e3b      	ldrb	r3, [r7, #24]
 800288e:	9300      	str	r3, [sp, #0]
 8002890:	463b      	mov	r3, r7
 8002892:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002894:	f7ff ff5e 	bl	8002754 <ssd1306_WriteChar>
 8002898:	4603      	mov	r3, r0
 800289a:	461a      	mov	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d002      	beq.n	80028aa <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	e008      	b.n	80028bc <ssd1306_WriteString+0x44>
        }
        str++;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	3301      	adds	r3, #1
 80028ae:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d1e7      	bne.n	8002888 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	781b      	ldrb	r3, [r3, #0]
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3710      	adds	r7, #16
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	460a      	mov	r2, r1
 80028ce:	71fb      	strb	r3, [r7, #7]
 80028d0:	4613      	mov	r3, r2
 80028d2:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80028d4:	79fb      	ldrb	r3, [r7, #7]
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	4b05      	ldr	r3, [pc, #20]	@ (80028f0 <ssd1306_SetCursor+0x2c>)
 80028da:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80028dc:	79bb      	ldrb	r3, [r7, #6]
 80028de:	b29a      	uxth	r2, r3
 80028e0:	4b03      	ldr	r3, [pc, #12]	@ (80028f0 <ssd1306_SetCursor+0x2c>)
 80028e2:	805a      	strh	r2, [r3, #2]
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr
 80028f0:	20000aa0 	.word	0x20000aa0

080028f4 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	4603      	mov	r3, r0
 80028fc:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80028fe:	2381      	movs	r3, #129	@ 0x81
 8002900:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002902:	7bfb      	ldrb	r3, [r7, #15]
 8002904:	4618      	mov	r0, r3
 8002906:	f7ff fdf5 	bl	80024f4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800290a:	79fb      	ldrb	r3, [r7, #7]
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff fdf1 	bl	80024f4 <ssd1306_WriteCommand>
}
 8002912:	bf00      	nop
 8002914:	3710      	adds	r7, #16
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
	...

0800291c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	4603      	mov	r3, r0
 8002924:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002926:	79fb      	ldrb	r3, [r7, #7]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d005      	beq.n	8002938 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800292c:	23af      	movs	r3, #175	@ 0xaf
 800292e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002930:	4b08      	ldr	r3, [pc, #32]	@ (8002954 <ssd1306_SetDisplayOn+0x38>)
 8002932:	2201      	movs	r2, #1
 8002934:	715a      	strb	r2, [r3, #5]
 8002936:	e004      	b.n	8002942 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002938:	23ae      	movs	r3, #174	@ 0xae
 800293a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800293c:	4b05      	ldr	r3, [pc, #20]	@ (8002954 <ssd1306_SetDisplayOn+0x38>)
 800293e:	2200      	movs	r2, #0
 8002940:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002942:	7bfb      	ldrb	r3, [r7, #15]
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff fdd5 	bl	80024f4 <ssd1306_WriteCommand>
}
 800294a:	bf00      	nop
 800294c:	3710      	adds	r7, #16
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	20000aa0 	.word	0x20000aa0

08002958 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 8002962:	4b23      	ldr	r3, [pc, #140]	@ (80029f0 <io_coil_add_channel+0x98>)
 8002964:	881b      	ldrh	r3, [r3, #0]
 8002966:	2b20      	cmp	r3, #32
 8002968:	d101      	bne.n	800296e <io_coil_add_channel+0x16>
		return false;
 800296a:	2300      	movs	r3, #0
 800296c:	e039      	b.n	80029e2 <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4a20      	ldr	r2, [pc, #128]	@ (80029f4 <io_coil_add_channel+0x9c>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d10b      	bne.n	800298e <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 8002976:	4b20      	ldr	r3, [pc, #128]	@ (80029f8 <io_coil_add_channel+0xa0>)
 8002978:	881b      	ldrh	r3, [r3, #0]
 800297a:	2b03      	cmp	r3, #3
 800297c:	d901      	bls.n	8002982 <io_coil_add_channel+0x2a>
			return false;
 800297e:	2300      	movs	r3, #0
 8002980:	e02f      	b.n	80029e2 <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 8002982:	4b1d      	ldr	r3, [pc, #116]	@ (80029f8 <io_coil_add_channel+0xa0>)
 8002984:	881b      	ldrh	r3, [r3, #0]
 8002986:	3301      	adds	r3, #1
 8002988:	b29a      	uxth	r2, r3
 800298a:	4b1b      	ldr	r3, [pc, #108]	@ (80029f8 <io_coil_add_channel+0xa0>)
 800298c:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 800298e:	4b18      	ldr	r3, [pc, #96]	@ (80029f0 <io_coil_add_channel+0x98>)
 8002990:	881b      	ldrh	r3, [r3, #0]
 8002992:	4619      	mov	r1, r3
 8002994:	4a19      	ldr	r2, [pc, #100]	@ (80029fc <io_coil_add_channel+0xa4>)
 8002996:	460b      	mov	r3, r1
 8002998:	005b      	lsls	r3, r3, #1
 800299a:	440b      	add	r3, r1
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	4413      	add	r3, r2
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 80029a4:	4b12      	ldr	r3, [pc, #72]	@ (80029f0 <io_coil_add_channel+0x98>)
 80029a6:	881b      	ldrh	r3, [r3, #0]
 80029a8:	4619      	mov	r1, r3
 80029aa:	4a14      	ldr	r2, [pc, #80]	@ (80029fc <io_coil_add_channel+0xa4>)
 80029ac:	460b      	mov	r3, r1
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	440b      	add	r3, r1
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	4413      	add	r3, r2
 80029b6:	3304      	adds	r3, #4
 80029b8:	683a      	ldr	r2, [r7, #0]
 80029ba:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 80029bc:	4b0c      	ldr	r3, [pc, #48]	@ (80029f0 <io_coil_add_channel+0x98>)
 80029be:	881b      	ldrh	r3, [r3, #0]
 80029c0:	4619      	mov	r1, r3
 80029c2:	4a0e      	ldr	r2, [pc, #56]	@ (80029fc <io_coil_add_channel+0xa4>)
 80029c4:	460b      	mov	r3, r1
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	440b      	add	r3, r1
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	4413      	add	r3, r2
 80029ce:	3308      	adds	r3, #8
 80029d0:	2200      	movs	r2, #0
 80029d2:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 80029d4:	4b06      	ldr	r3, [pc, #24]	@ (80029f0 <io_coil_add_channel+0x98>)
 80029d6:	881b      	ldrh	r3, [r3, #0]
 80029d8:	3301      	adds	r3, #1
 80029da:	b29a      	uxth	r2, r3
 80029dc:	4b04      	ldr	r3, [pc, #16]	@ (80029f0 <io_coil_add_channel+0x98>)
 80029de:	801a      	strh	r2, [r3, #0]
	return true;
 80029e0:	2301      	movs	r3, #1
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	20000c28 	.word	0x20000c28
 80029f4:	08002ac1 	.word	0x08002ac1
 80029f8:	20000c2a 	.word	0x20000c2a
 80029fc:	20000aa8 	.word	0x20000aa8

08002a00 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	4603      	mov	r3, r0
 8002a08:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8002a0a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a38 <io_coil_read+0x38>)
 8002a0c:	881b      	ldrh	r3, [r3, #0]
 8002a0e:	88fa      	ldrh	r2, [r7, #6]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d209      	bcs.n	8002a28 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 8002a14:	88fa      	ldrh	r2, [r7, #6]
 8002a16:	4909      	ldr	r1, [pc, #36]	@ (8002a3c <io_coil_read+0x3c>)
 8002a18:	4613      	mov	r3, r2
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	4413      	add	r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	440b      	add	r3, r1
 8002a22:	3308      	adds	r3, #8
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	e000      	b.n	8002a2a <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	20000c28 	.word	0x20000c28
 8002a3c:	20000aa8 	.word	0x20000aa8

08002a40 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002a40:	b590      	push	{r4, r7, lr}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	4603      	mov	r3, r0
 8002a48:	460a      	mov	r2, r1
 8002a4a:	80fb      	strh	r3, [r7, #6]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 8002a50:	4b19      	ldr	r3, [pc, #100]	@ (8002ab8 <io_coil_write+0x78>)
 8002a52:	881b      	ldrh	r3, [r3, #0]
 8002a54:	88fa      	ldrh	r2, [r7, #6]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d229      	bcs.n	8002aae <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002a5a:	88fa      	ldrh	r2, [r7, #6]
 8002a5c:	4917      	ldr	r1, [pc, #92]	@ (8002abc <io_coil_write+0x7c>)
 8002a5e:	4613      	mov	r3, r2
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	4413      	add	r3, r2
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	440b      	add	r3, r1
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d015      	beq.n	8002a9a <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 8002a6e:	88fa      	ldrh	r2, [r7, #6]
 8002a70:	4912      	ldr	r1, [pc, #72]	@ (8002abc <io_coil_write+0x7c>)
 8002a72:	4613      	mov	r3, r2
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	4413      	add	r3, r2
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	440b      	add	r3, r1
 8002a7c:	681c      	ldr	r4, [r3, #0]
 8002a7e:	88fa      	ldrh	r2, [r7, #6]
 8002a80:	490e      	ldr	r1, [pc, #56]	@ (8002abc <io_coil_write+0x7c>)
 8002a82:	4613      	mov	r3, r2
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	4413      	add	r3, r2
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	440b      	add	r3, r1
 8002a8c:	3304      	adds	r3, #4
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	797a      	ldrb	r2, [r7, #5]
 8002a92:	b292      	uxth	r2, r2
 8002a94:	4611      	mov	r1, r2
 8002a96:	4618      	mov	r0, r3
 8002a98:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002a9a:	88fa      	ldrh	r2, [r7, #6]
 8002a9c:	4907      	ldr	r1, [pc, #28]	@ (8002abc <io_coil_write+0x7c>)
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	4413      	add	r3, r2
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	440b      	add	r3, r1
 8002aa8:	3308      	adds	r3, #8
 8002aaa:	797a      	ldrb	r2, [r7, #5]
 8002aac:	701a      	strb	r2, [r3, #0]
	}
}
 8002aae:	bf00      	nop
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd90      	pop	{r4, r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	20000c28 	.word	0x20000c28
 8002abc:	20000aa8 	.word	0x20000aa8

08002ac0 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	460b      	mov	r3, r1
 8002aca:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6818      	ldr	r0, [r3, #0]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	889b      	ldrh	r3, [r3, #4]
 8002ad8:	78fa      	ldrb	r2, [r7, #3]
 8002ada:	4619      	mov	r1, r3
 8002adc:	f008 f834 	bl	800ab48 <HAL_GPIO_WritePin>
}
 8002ae0:	bf00      	nop
 8002ae2:	3710      	adds	r7, #16
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a13      	ldr	r2, [pc, #76]	@ (8002b44 <io_discrete_in_add_channel+0x5c>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d109      	bne.n	8002b0e <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8002afa:	4b13      	ldr	r3, [pc, #76]	@ (8002b48 <io_discrete_in_add_channel+0x60>)
 8002afc:	881b      	ldrh	r3, [r3, #0]
 8002afe:	2b03      	cmp	r3, #3
 8002b00:	d81a      	bhi.n	8002b38 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8002b02:	4b11      	ldr	r3, [pc, #68]	@ (8002b48 <io_discrete_in_add_channel+0x60>)
 8002b04:	881b      	ldrh	r3, [r3, #0]
 8002b06:	3301      	adds	r3, #1
 8002b08:	b29a      	uxth	r2, r3
 8002b0a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b48 <io_discrete_in_add_channel+0x60>)
 8002b0c:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8002b0e:	4b0f      	ldr	r3, [pc, #60]	@ (8002b4c <io_discrete_in_add_channel+0x64>)
 8002b10:	881b      	ldrh	r3, [r3, #0]
 8002b12:	4619      	mov	r1, r3
 8002b14:	4a0e      	ldr	r2, [pc, #56]	@ (8002b50 <io_discrete_in_add_channel+0x68>)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b4c <io_discrete_in_add_channel+0x64>)
 8002b1e:	881b      	ldrh	r3, [r3, #0]
 8002b20:	4a0b      	ldr	r2, [pc, #44]	@ (8002b50 <io_discrete_in_add_channel+0x68>)
 8002b22:	00db      	lsls	r3, r3, #3
 8002b24:	4413      	add	r3, r2
 8002b26:	683a      	ldr	r2, [r7, #0]
 8002b28:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8002b2a:	4b08      	ldr	r3, [pc, #32]	@ (8002b4c <io_discrete_in_add_channel+0x64>)
 8002b2c:	881b      	ldrh	r3, [r3, #0]
 8002b2e:	3301      	adds	r3, #1
 8002b30:	b29a      	uxth	r2, r3
 8002b32:	4b06      	ldr	r3, [pc, #24]	@ (8002b4c <io_discrete_in_add_channel+0x64>)
 8002b34:	801a      	strh	r2, [r3, #0]
 8002b36:	e000      	b.n	8002b3a <io_discrete_in_add_channel+0x52>
			return;
 8002b38:	bf00      	nop
}
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr
 8002b44:	08002b95 	.word	0x08002b95
 8002b48:	20000c4e 	.word	0x20000c4e
 8002b4c:	20000c4c 	.word	0x20000c4c
 8002b50:	20000c2c 	.word	0x20000c2c

08002b54 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002b5e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b8c <io_discrete_in_read+0x38>)
 8002b60:	881b      	ldrh	r3, [r3, #0]
 8002b62:	88fa      	ldrh	r2, [r7, #6]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d20c      	bcs.n	8002b82 <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002b68:	88fb      	ldrh	r3, [r7, #6]
 8002b6a:	4a09      	ldr	r2, [pc, #36]	@ (8002b90 <io_discrete_in_read+0x3c>)
 8002b6c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002b70:	88fb      	ldrh	r3, [r7, #6]
 8002b72:	4907      	ldr	r1, [pc, #28]	@ (8002b90 <io_discrete_in_read+0x3c>)
 8002b74:	00db      	lsls	r3, r3, #3
 8002b76:	440b      	add	r3, r1
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	4790      	blx	r2
 8002b7e:	4603      	mov	r3, r0
 8002b80:	e000      	b.n	8002b84 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8002b82:	2300      	movs	r3, #0
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3708      	adds	r7, #8
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	20000c4c 	.word	0x20000c4c
 8002b90:	20000c2c 	.word	0x20000c2c

08002b94 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	889b      	ldrh	r3, [r3, #4]
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4610      	mov	r0, r2
 8002bac:	f007 ffb4 	bl	800ab18 <HAL_GPIO_ReadPin>
 8002bb0:	4603      	mov	r3, r0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3710      	adds	r7, #16
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
	...

08002bbc <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t, IO_Holding_Reg_Mode), void* context, IO_Holding_Reg_Mode mode) {
 8002bbc:	b480      	push	{r7}
 8002bbe:	b085      	sub	sp, #20
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	71fb      	strb	r3, [r7, #7]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 8002bca:	4b29      	ldr	r3, [pc, #164]	@ (8002c70 <io_holding_reg_add_channel+0xb4>)
 8002bcc:	881b      	ldrh	r3, [r3, #0]
 8002bce:	2b20      	cmp	r3, #32
 8002bd0:	d101      	bne.n	8002bd6 <io_holding_reg_add_channel+0x1a>
		return false;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	e045      	b.n	8002c62 <io_holding_reg_add_channel+0xa6>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	4a26      	ldr	r2, [pc, #152]	@ (8002c74 <io_holding_reg_add_channel+0xb8>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d10b      	bne.n	8002bf6 <io_holding_reg_add_channel+0x3a>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 8002bde:	4b26      	ldr	r3, [pc, #152]	@ (8002c78 <io_holding_reg_add_channel+0xbc>)
 8002be0:	881b      	ldrh	r3, [r3, #0]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d901      	bls.n	8002bea <io_holding_reg_add_channel+0x2e>
			return false;
 8002be6:	2300      	movs	r3, #0
 8002be8:	e03b      	b.n	8002c62 <io_holding_reg_add_channel+0xa6>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 8002bea:	4b23      	ldr	r3, [pc, #140]	@ (8002c78 <io_holding_reg_add_channel+0xbc>)
 8002bec:	881b      	ldrh	r3, [r3, #0]
 8002bee:	3301      	adds	r3, #1
 8002bf0:	b29a      	uxth	r2, r3
 8002bf2:	4b21      	ldr	r3, [pc, #132]	@ (8002c78 <io_holding_reg_add_channel+0xbc>)
 8002bf4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 8002bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8002c70 <io_holding_reg_add_channel+0xb4>)
 8002bf8:	881b      	ldrh	r3, [r3, #0]
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4a1f      	ldr	r2, [pc, #124]	@ (8002c7c <io_holding_reg_add_channel+0xc0>)
 8002bfe:	460b      	mov	r3, r1
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	440b      	add	r3, r1
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	4413      	add	r3, r2
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 8002c0c:	4b18      	ldr	r3, [pc, #96]	@ (8002c70 <io_holding_reg_add_channel+0xb4>)
 8002c0e:	881b      	ldrh	r3, [r3, #0]
 8002c10:	4619      	mov	r1, r3
 8002c12:	4a1a      	ldr	r2, [pc, #104]	@ (8002c7c <io_holding_reg_add_channel+0xc0>)
 8002c14:	460b      	mov	r3, r1
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	440b      	add	r3, r1
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	4413      	add	r3, r2
 8002c1e:	3304      	adds	r3, #4
 8002c20:	68ba      	ldr	r2, [r7, #8]
 8002c22:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8002c24:	4b12      	ldr	r3, [pc, #72]	@ (8002c70 <io_holding_reg_add_channel+0xb4>)
 8002c26:	881b      	ldrh	r3, [r3, #0]
 8002c28:	4619      	mov	r1, r3
 8002c2a:	4a14      	ldr	r2, [pc, #80]	@ (8002c7c <io_holding_reg_add_channel+0xc0>)
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	440b      	add	r3, r1
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	4413      	add	r3, r2
 8002c36:	3308      	adds	r3, #8
 8002c38:	2200      	movs	r2, #0
 8002c3a:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].mode = mode;
 8002c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c70 <io_holding_reg_add_channel+0xb4>)
 8002c3e:	881b      	ldrh	r3, [r3, #0]
 8002c40:	4619      	mov	r1, r3
 8002c42:	4a0e      	ldr	r2, [pc, #56]	@ (8002c7c <io_holding_reg_add_channel+0xc0>)
 8002c44:	460b      	mov	r3, r1
 8002c46:	005b      	lsls	r3, r3, #1
 8002c48:	440b      	add	r3, r1
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	4413      	add	r3, r2
 8002c4e:	330a      	adds	r3, #10
 8002c50:	79fa      	ldrb	r2, [r7, #7]
 8002c52:	701a      	strb	r2, [r3, #0]

	io_holding_reg_channel_count++; // increase overall channel count
 8002c54:	4b06      	ldr	r3, [pc, #24]	@ (8002c70 <io_holding_reg_add_channel+0xb4>)
 8002c56:	881b      	ldrh	r3, [r3, #0]
 8002c58:	3301      	adds	r3, #1
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	4b04      	ldr	r3, [pc, #16]	@ (8002c70 <io_holding_reg_add_channel+0xb4>)
 8002c5e:	801a      	strh	r2, [r3, #0]
	return true;
 8002c60:	2301      	movs	r3, #1
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3714      	adds	r7, #20
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	20000dd0 	.word	0x20000dd0
 8002c74:	08002d4d 	.word	0x08002d4d
 8002c78:	20000dd2 	.word	0x20000dd2
 8002c7c:	20000c50 	.word	0x20000c50

08002c80 <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb8 <io_holding_reg_read+0x38>)
 8002c8c:	881b      	ldrh	r3, [r3, #0]
 8002c8e:	88fa      	ldrh	r2, [r7, #6]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d209      	bcs.n	8002ca8 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8002c94:	88fa      	ldrh	r2, [r7, #6]
 8002c96:	4909      	ldr	r1, [pc, #36]	@ (8002cbc <io_holding_reg_read+0x3c>)
 8002c98:	4613      	mov	r3, r2
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	4413      	add	r3, r2
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	440b      	add	r3, r1
 8002ca2:	3308      	adds	r3, #8
 8002ca4:	881b      	ldrh	r3, [r3, #0]
 8002ca6:	e000      	b.n	8002caa <io_holding_reg_read+0x2a>
	}
	return 0;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	20000dd0 	.word	0x20000dd0
 8002cbc:	20000c50 	.word	0x20000c50

08002cc0 <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 8002cc0:	b590      	push	{r4, r7, lr}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	460a      	mov	r2, r1
 8002cca:	80fb      	strh	r3, [r7, #6]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 8002cd0:	4b1c      	ldr	r3, [pc, #112]	@ (8002d44 <io_holding_reg_write+0x84>)
 8002cd2:	881b      	ldrh	r3, [r3, #0]
 8002cd4:	88fa      	ldrh	r2, [r7, #6]
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d230      	bcs.n	8002d3c <io_holding_reg_write+0x7c>
		if (io_holding_reg_channels[index].write_func) {
 8002cda:	88fa      	ldrh	r2, [r7, #6]
 8002cdc:	491a      	ldr	r1, [pc, #104]	@ (8002d48 <io_holding_reg_write+0x88>)
 8002cde:	4613      	mov	r3, r2
 8002ce0:	005b      	lsls	r3, r3, #1
 8002ce2:	4413      	add	r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	440b      	add	r3, r1
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d01c      	beq.n	8002d28 <io_holding_reg_write+0x68>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value, io_holding_reg_channels[index].mode);
 8002cee:	88fa      	ldrh	r2, [r7, #6]
 8002cf0:	4915      	ldr	r1, [pc, #84]	@ (8002d48 <io_holding_reg_write+0x88>)
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	4413      	add	r3, r2
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	440b      	add	r3, r1
 8002cfc:	681c      	ldr	r4, [r3, #0]
 8002cfe:	88fa      	ldrh	r2, [r7, #6]
 8002d00:	4911      	ldr	r1, [pc, #68]	@ (8002d48 <io_holding_reg_write+0x88>)
 8002d02:	4613      	mov	r3, r2
 8002d04:	005b      	lsls	r3, r3, #1
 8002d06:	4413      	add	r3, r2
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	440b      	add	r3, r1
 8002d0c:	3304      	adds	r3, #4
 8002d0e:	6818      	ldr	r0, [r3, #0]
 8002d10:	88fa      	ldrh	r2, [r7, #6]
 8002d12:	490d      	ldr	r1, [pc, #52]	@ (8002d48 <io_holding_reg_write+0x88>)
 8002d14:	4613      	mov	r3, r2
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	4413      	add	r3, r2
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	440b      	add	r3, r1
 8002d1e:	330a      	adds	r3, #10
 8002d20:	781a      	ldrb	r2, [r3, #0]
 8002d22:	88bb      	ldrh	r3, [r7, #4]
 8002d24:	4619      	mov	r1, r3
 8002d26:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8002d28:	88fa      	ldrh	r2, [r7, #6]
 8002d2a:	4907      	ldr	r1, [pc, #28]	@ (8002d48 <io_holding_reg_write+0x88>)
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	005b      	lsls	r3, r3, #1
 8002d30:	4413      	add	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	440b      	add	r3, r1
 8002d36:	3308      	adds	r3, #8
 8002d38:	88ba      	ldrh	r2, [r7, #4]
 8002d3a:	801a      	strh	r2, [r3, #0]
	}
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd90      	pop	{r4, r7, pc}
 8002d44:	20000dd0 	.word	0x20000dd0
 8002d48:	20000c50 	.word	0x20000c50

08002d4c <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value, IO_Holding_Reg_Mode mode) {
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	460b      	mov	r3, r1
 8002d56:	807b      	strh	r3, [r7, #2]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	707b      	strb	r3, [r7, #1]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8002d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8002dc8 <dac_write_func+0x7c>)
 8002d5e:	613b      	str	r3, [r7, #16]

		uint32_t scaledValue;
		switch (mode) {
 8002d60:	787b      	ldrb	r3, [r7, #1]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d002      	beq.n	8002d6c <dac_write_func+0x20>
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d00a      	beq.n	8002d80 <dac_write_func+0x34>
 8002d6a:	e01e      	b.n	8002daa <dac_write_func+0x5e>
			case IO_HOLDING_REG_VOLTAGE:
				// Scale modbus 16 bit value to 12 bit DAC range
				scaledValue = (value * 4095U) / 65535U;
 8002d6c:	887a      	ldrh	r2, [r7, #2]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	031b      	lsls	r3, r3, #12
 8002d72:	1a9b      	subs	r3, r3, r2
 8002d74:	4a15      	ldr	r2, [pc, #84]	@ (8002dcc <dac_write_func+0x80>)
 8002d76:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7a:	0bdb      	lsrs	r3, r3, #15
 8002d7c:	617b      	str	r3, [r7, #20]
				break;
 8002d7e:	e014      	b.n	8002daa <dac_write_func+0x5e>
				// 3.168 V for 20mA [65535 - 16 bit max]

				// DAC value = V_DAC / 3.3 * 4095 (12 bit DAC)
				// DAC value for 4mA = 0.634/3.3 * 4095 = 787
				// DAC value for 20mA = 3.168/3.3 * 4095 = 3931
				uint16_t dac_min_current_mode = 785;
 8002d80:	f240 3311 	movw	r3, #785	@ 0x311
 8002d84:	81fb      	strh	r3, [r7, #14]
				uint16_t dac_max_current_mode = 3932;
 8002d86:	f640 735c 	movw	r3, #3932	@ 0xf5c
 8002d8a:	81bb      	strh	r3, [r7, #12]

				uint16_t dac_range_current_mode = dac_max_current_mode - dac_min_current_mode;
 8002d8c:	89ba      	ldrh	r2, [r7, #12]
 8002d8e:	89fb      	ldrh	r3, [r7, #14]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	817b      	strh	r3, [r7, #10]
				scaledValue = dac_min_current_mode + ((uint32_t)value * dac_range_current_mode) / 65535U;
 8002d94:	89fa      	ldrh	r2, [r7, #14]
 8002d96:	887b      	ldrh	r3, [r7, #2]
 8002d98:	8979      	ldrh	r1, [r7, #10]
 8002d9a:	fb01 f303 	mul.w	r3, r1, r3
 8002d9e:	490b      	ldr	r1, [pc, #44]	@ (8002dcc <dac_write_func+0x80>)
 8002da0:	fba1 1303 	umull	r1, r3, r1, r3
 8002da4:	0bdb      	lsrs	r3, r3, #15
 8002da6:	4413      	add	r3, r2
 8002da8:	617b      	str	r3, [r7, #20]
		}

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	2200      	movs	r2, #0
 8002dae:	6879      	ldr	r1, [r7, #4]
 8002db0:	6938      	ldr	r0, [r7, #16]
 8002db2:	f007 f815 	bl	8009de0 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 8002db6:	6879      	ldr	r1, [r7, #4]
 8002db8:	6938      	ldr	r0, [r7, #16]
 8002dba:	f006 ffa5 	bl	8009d08 <HAL_DAC_Start>
#endif
}
 8002dbe:	bf00      	nop
 8002dc0:	3718      	adds	r7, #24
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	20001180 	.word	0x20001180
 8002dcc:	80008001 	.word	0x80008001

08002dd0 <io_holding_reg_set_mode>:


bool io_holding_reg_set_mode(uint16_t index, IO_Holding_Reg_Mode mode) {
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	460a      	mov	r2, r1
 8002dda:	80fb      	strh	r3, [r7, #6]
 8002ddc:	4613      	mov	r3, r2
 8002dde:	717b      	strb	r3, [r7, #5]
	if (index < io_holding_reg_channel_count) {
 8002de0:	4b0b      	ldr	r3, [pc, #44]	@ (8002e10 <io_holding_reg_set_mode+0x40>)
 8002de2:	881b      	ldrh	r3, [r3, #0]
 8002de4:	88fa      	ldrh	r2, [r7, #6]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d20d      	bcs.n	8002e06 <io_holding_reg_set_mode+0x36>
		io_holding_reg_channels[index].mode = mode;
 8002dea:	88fa      	ldrh	r2, [r7, #6]
 8002dec:	4909      	ldr	r1, [pc, #36]	@ (8002e14 <io_holding_reg_set_mode+0x44>)
 8002dee:	4613      	mov	r3, r2
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	4413      	add	r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	440b      	add	r3, r1
 8002df8:	330a      	adds	r3, #10
 8002dfa:	797a      	ldrb	r2, [r7, #5]
 8002dfc:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 8002dfe:	f7fe fad1 	bl	80013a4 <automation_save_rules>
 8002e02:	4603      	mov	r3, r0
 8002e04:	e000      	b.n	8002e08 <io_holding_reg_set_mode+0x38>
	}
	return false;
 8002e06:	2300      	movs	r3, #0
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3708      	adds	r7, #8
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	20000dd0 	.word	0x20000dd0
 8002e14:	20000c50 	.word	0x20000c50

08002e18 <io_holding_reg_get_mode>:

bool io_holding_reg_get_mode(uint16_t index, IO_Holding_Reg_Mode* mode) {
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	4603      	mov	r3, r0
 8002e20:	6039      	str	r1, [r7, #0]
 8002e22:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002e24:	4b0c      	ldr	r3, [pc, #48]	@ (8002e58 <io_holding_reg_get_mode+0x40>)
 8002e26:	881b      	ldrh	r3, [r3, #0]
 8002e28:	88fa      	ldrh	r2, [r7, #6]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d20c      	bcs.n	8002e48 <io_holding_reg_get_mode+0x30>
		*mode = io_holding_reg_channels[index].mode;
 8002e2e:	88fa      	ldrh	r2, [r7, #6]
 8002e30:	490a      	ldr	r1, [pc, #40]	@ (8002e5c <io_holding_reg_get_mode+0x44>)
 8002e32:	4613      	mov	r3, r2
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	4413      	add	r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	440b      	add	r3, r1
 8002e3c:	330a      	adds	r3, #10
 8002e3e:	781a      	ldrb	r2, [r3, #0]
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	701a      	strb	r2, [r3, #0]
		return true;
 8002e44:	2301      	movs	r3, #1
 8002e46:	e000      	b.n	8002e4a <io_holding_reg_get_mode+0x32>
	}
	return false;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	20000dd0 	.word	0x20000dd0
 8002e5c:	20000c50 	.word	0x20000c50

08002e60 <io_holding_reg_type_save>:

bool io_holding_reg_type_save(uint16_t baseAddress) {
 8002e60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e64:	b089      	sub	sp, #36	@ 0x24
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	4603      	mov	r3, r0
 8002e6a:	80fb      	strh	r3, [r7, #6]
 8002e6c:	466b      	mov	r3, sp
 8002e6e:	461e      	mov	r6, r3
	// Count physical DAC holding regs
	uint16_t count = 0;
 8002e70:	2300      	movs	r3, #0
 8002e72:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002e74:	2300      	movs	r3, #0
 8002e76:	83fb      	strh	r3, [r7, #30]
 8002e78:	e011      	b.n	8002e9e <io_holding_reg_type_save+0x3e>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002e7a:	8bfa      	ldrh	r2, [r7, #30]
 8002e7c:	4955      	ldr	r1, [pc, #340]	@ (8002fd4 <io_holding_reg_type_save+0x174>)
 8002e7e:	4613      	mov	r3, r2
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	4413      	add	r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	440b      	add	r3, r1
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a53      	ldr	r2, [pc, #332]	@ (8002fd8 <io_holding_reg_type_save+0x178>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d103      	bne.n	8002e98 <io_holding_reg_type_save+0x38>
			count++;
 8002e90:	89fb      	ldrh	r3, [r7, #14]
 8002e92:	3301      	adds	r3, #1
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002e98:	8bfb      	ldrh	r3, [r7, #30]
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	83fb      	strh	r3, [r7, #30]
 8002e9e:	4b4f      	ldr	r3, [pc, #316]	@ (8002fdc <io_holding_reg_type_save+0x17c>)
 8002ea0:	881b      	ldrh	r3, [r3, #0]
 8002ea2:	8bfa      	ldrh	r2, [r7, #30]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d3e8      	bcc.n	8002e7a <io_holding_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8002ea8:	89fb      	ldrh	r3, [r7, #14]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d101      	bne.n	8002eb2 <io_holding_reg_type_save+0x52>
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e089      	b.n	8002fc6 <io_holding_reg_type_save+0x166>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Holding_Reg_Type_Record) * count
 8002eb2:	89fb      	ldrh	r3, [r7, #14]
 8002eb4:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8002eb6:	1c99      	adds	r1, r3, #2
 8002eb8:	460b      	mov	r3, r1
	uint8_t buffer[
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	617b      	str	r3, [r7, #20]
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	4688      	mov	r8, r1
 8002ec2:	4699      	mov	r9, r3
 8002ec4:	f04f 0200 	mov.w	r2, #0
 8002ec8:	f04f 0300 	mov.w	r3, #0
 8002ecc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ed0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ed4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ed8:	2300      	movs	r3, #0
 8002eda:	460c      	mov	r4, r1
 8002edc:	461d      	mov	r5, r3
 8002ede:	f04f 0200 	mov.w	r2, #0
 8002ee2:	f04f 0300 	mov.w	r3, #0
 8002ee6:	00eb      	lsls	r3, r5, #3
 8002ee8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002eec:	00e2      	lsls	r2, r4, #3
 8002eee:	1dcb      	adds	r3, r1, #7
 8002ef0:	08db      	lsrs	r3, r3, #3
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	ebad 0d03 	sub.w	sp, sp, r3
 8002ef8:	466b      	mov	r3, sp
 8002efa:	3300      	adds	r3, #0
 8002efc:	613b      	str	r3, [r7, #16]
    ];

	uint16_t offset = 0;
 8002efe:	2300      	movs	r3, #0
 8002f00:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 8002f02:	8bbb      	ldrh	r3, [r7, #28]
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	4413      	add	r3, r2
 8002f08:	89fa      	ldrh	r2, [r7, #14]
 8002f0a:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 8002f0c:	8bbb      	ldrh	r3, [r7, #28]
 8002f0e:	3302      	adds	r3, #2
 8002f10:	83bb      	strh	r3, [r7, #28]

	// holding register records
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002f12:	2300      	movs	r3, #0
 8002f14:	837b      	strh	r3, [r7, #26]
 8002f16:	e021      	b.n	8002f5c <io_holding_reg_type_save+0xfc>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002f18:	8b7a      	ldrh	r2, [r7, #26]
 8002f1a:	492e      	ldr	r1, [pc, #184]	@ (8002fd4 <io_holding_reg_type_save+0x174>)
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	4413      	add	r3, r2
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	440b      	add	r3, r1
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a2b      	ldr	r2, [pc, #172]	@ (8002fd8 <io_holding_reg_type_save+0x178>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d113      	bne.n	8002f56 <io_holding_reg_type_save+0xf6>
			IO_Holding_Reg_Type_Record newRecord;
			newRecord.index = i;
 8002f2e:	8b7b      	ldrh	r3, [r7, #26]
 8002f30:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_holding_reg_channels[i].mode;
 8002f32:	8b7a      	ldrh	r2, [r7, #26]
 8002f34:	4927      	ldr	r1, [pc, #156]	@ (8002fd4 <io_holding_reg_type_save+0x174>)
 8002f36:	4613      	mov	r3, r2
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	4413      	add	r3, r2
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	440b      	add	r3, r1
 8002f40:	330a      	adds	r3, #10
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8002f46:	8bbb      	ldrh	r3, [r7, #28]
 8002f48:	693a      	ldr	r2, [r7, #16]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	68ba      	ldr	r2, [r7, #8]
 8002f4e:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8002f50:	8bbb      	ldrh	r3, [r7, #28]
 8002f52:	3304      	adds	r3, #4
 8002f54:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002f56:	8b7b      	ldrh	r3, [r7, #26]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	837b      	strh	r3, [r7, #26]
 8002f5c:	4b1f      	ldr	r3, [pc, #124]	@ (8002fdc <io_holding_reg_type_save+0x17c>)
 8002f5e:	881b      	ldrh	r3, [r3, #0]
 8002f60:	8b7a      	ldrh	r2, [r7, #26]
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d3d8      	bcc.n	8002f18 <io_holding_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002f66:	8bba      	ldrh	r2, [r7, #28]
 8002f68:	88fb      	ldrh	r3, [r7, #6]
 8002f6a:	6939      	ldr	r1, [r7, #16]
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7ff f964 	bl	800223a <EEPROM_WriteBlock>
 8002f72:	4603      	mov	r3, r0
 8002f74:	f083 0301 	eor.w	r3, r3, #1
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <io_holding_reg_type_save+0x122>
 8002f7e:	2300      	movs	r3, #0
 8002f80:	e021      	b.n	8002fc6 <io_holding_reg_type_save+0x166>
	baseAddress += offset;
 8002f82:	88fa      	ldrh	r2, [r7, #6]
 8002f84:	8bbb      	ldrh	r3, [r7, #28]
 8002f86:	4413      	add	r3, r2
 8002f88:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8002f8a:	8bbb      	ldrh	r3, [r7, #28]
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	6938      	ldr	r0, [r7, #16]
 8002f90:	f002 fe9a 	bl	8005cc8 <modbus_crc16>
 8002f94:	4603      	mov	r3, r0
 8002f96:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002f98:	f107 010c 	add.w	r1, r7, #12
 8002f9c:	88fb      	ldrh	r3, [r7, #6]
 8002f9e:	2202      	movs	r2, #2
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7ff f94a 	bl	800223a <EEPROM_WriteBlock>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	f083 0301 	eor.w	r3, r3, #1
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <io_holding_reg_type_save+0x156>
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	e007      	b.n	8002fc6 <io_holding_reg_type_save+0x166>

	// Pass onto input reg to save
	baseAddress += sizeof(crc);
 8002fb6:	88fb      	ldrh	r3, [r7, #6]
 8002fb8:	3302      	adds	r3, #2
 8002fba:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_save(baseAddress);
 8002fbc:	88fb      	ldrh	r3, [r7, #6]
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f000 fa46 	bl	8003450 <io_input_reg_type_save>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	46b5      	mov	sp, r6
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3724      	adds	r7, #36	@ 0x24
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002fd2:	bf00      	nop
 8002fd4:	20000c50 	.word	0x20000c50
 8002fd8:	08002d4d 	.word	0x08002d4d
 8002fdc:	20000dd0 	.word	0x20000dd0

08002fe0 <io_holding_reg_type_load>:

bool io_holding_reg_type_load(uint16_t baseAddress) {
 8002fe0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002fe4:	b08b      	sub	sp, #44	@ 0x2c
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	4603      	mov	r3, r0
 8002fea:	80fb      	strh	r3, [r7, #6]
 8002fec:	466b      	mov	r3, sp
 8002fee:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Holding_Reg_Type_Record) * MAX_IO_HOLDING_REG_PHYSICAL + sizeof(uint16_t);
 8002ff0:	230c      	movs	r3, #12
 8002ff2:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint8_t buffer[dataLen];
 8002ff4:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8002ff6:	460b      	mov	r3, r1
 8002ff8:	3b01      	subs	r3, #1
 8002ffa:	623b      	str	r3, [r7, #32]
 8002ffc:	b28b      	uxth	r3, r1
 8002ffe:	2200      	movs	r2, #0
 8003000:	4698      	mov	r8, r3
 8003002:	4691      	mov	r9, r2
 8003004:	f04f 0200 	mov.w	r2, #0
 8003008:	f04f 0300 	mov.w	r3, #0
 800300c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003010:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003014:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003018:	b28b      	uxth	r3, r1
 800301a:	2200      	movs	r2, #0
 800301c:	461c      	mov	r4, r3
 800301e:	4615      	mov	r5, r2
 8003020:	f04f 0200 	mov.w	r2, #0
 8003024:	f04f 0300 	mov.w	r3, #0
 8003028:	00eb      	lsls	r3, r5, #3
 800302a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800302e:	00e2      	lsls	r2, r4, #3
 8003030:	460b      	mov	r3, r1
 8003032:	3307      	adds	r3, #7
 8003034:	08db      	lsrs	r3, r3, #3
 8003036:	00db      	lsls	r3, r3, #3
 8003038:	ebad 0d03 	sub.w	sp, sp, r3
 800303c:	466b      	mov	r3, sp
 800303e:	3300      	adds	r3, #0
 8003040:	61fb      	str	r3, [r7, #28]

	uint16_t offset = 0;
 8003042:	2300      	movs	r3, #0
 8003044:	837b      	strh	r3, [r7, #26]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003046:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003048:	88fb      	ldrh	r3, [r7, #6]
 800304a:	69f9      	ldr	r1, [r7, #28]
 800304c:	4618      	mov	r0, r3
 800304e:	f7ff f90c 	bl	800226a <EEPROM_LoadBlock>
 8003052:	4603      	mov	r3, r0
 8003054:	f083 0301 	eor.w	r3, r3, #1
 8003058:	b2db      	uxtb	r3, r3
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <io_holding_reg_type_load+0x82>
		return false;
 800305e:	2300      	movs	r3, #0
 8003060:	e074      	b.n	800314c <io_holding_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8003062:	8b7b      	ldrh	r3, [r7, #26]
 8003064:	69fa      	ldr	r2, [r7, #28]
 8003066:	4413      	add	r3, r2
 8003068:	881b      	ldrh	r3, [r3, #0]
 800306a:	b29b      	uxth	r3, r3
 800306c:	82bb      	strh	r3, [r7, #20]
	if (temp_reg_count > MAX_IO_HOLDING_REG_PHYSICAL) {
 800306e:	8abb      	ldrh	r3, [r7, #20]
 8003070:	2b02      	cmp	r3, #2
 8003072:	d901      	bls.n	8003078 <io_holding_reg_type_load+0x98>
		return false;
 8003074:	2300      	movs	r3, #0
 8003076:	e069      	b.n	800314c <io_holding_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 8003078:	8b7b      	ldrh	r3, [r7, #26]
 800307a:	3302      	adds	r3, #2
 800307c:	837b      	strh	r3, [r7, #26]

	IO_Holding_Reg_Type_Record temp_records[MAX_IO_HOLDING_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Holding_Reg_Type_Record));
 800307e:	8b7b      	ldrh	r3, [r7, #26]
 8003080:	69fa      	ldr	r2, [r7, #28]
 8003082:	18d1      	adds	r1, r2, r3
 8003084:	8abb      	ldrh	r3, [r7, #20]
 8003086:	009a      	lsls	r2, r3, #2
 8003088:	f107 030c 	add.w	r3, r7, #12
 800308c:	4618      	mov	r0, r3
 800308e:	f015 fb58 	bl	8018742 <memcpy>
	offset += temp_reg_count * sizeof(IO_Holding_Reg_Type_Record);
 8003092:	8abb      	ldrh	r3, [r7, #20]
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	b29a      	uxth	r2, r3
 8003098:	8b7b      	ldrh	r3, [r7, #26]
 800309a:	4413      	add	r3, r2
 800309c:	837b      	strh	r3, [r7, #26]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 800309e:	88fa      	ldrh	r2, [r7, #6]
 80030a0:	8b7b      	ldrh	r3, [r7, #26]
 80030a2:	4413      	add	r3, r2
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	f107 010a 	add.w	r1, r7, #10
 80030aa:	2202      	movs	r2, #2
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7ff f8dc 	bl	800226a <EEPROM_LoadBlock>
 80030b2:	4603      	mov	r3, r0
 80030b4:	f083 0301 	eor.w	r3, r3, #1
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <io_holding_reg_type_load+0xe2>
		return false;
 80030be:	2300      	movs	r3, #0
 80030c0:	e044      	b.n	800314c <io_holding_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 80030c2:	8b7b      	ldrh	r3, [r7, #26]
 80030c4:	4619      	mov	r1, r3
 80030c6:	69f8      	ldr	r0, [r7, #28]
 80030c8:	f002 fdfe 	bl	8005cc8 <modbus_crc16>
 80030cc:	4603      	mov	r3, r0
 80030ce:	833b      	strh	r3, [r7, #24]
	if (computed_crc != stored_crc) {
 80030d0:	897b      	ldrh	r3, [r7, #10]
 80030d2:	8b3a      	ldrh	r2, [r7, #24]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d001      	beq.n	80030dc <io_holding_reg_type_load+0xfc>
		return false;
 80030d8:	2300      	movs	r3, #0
 80030da:	e037      	b.n	800314c <io_holding_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 80030dc:	2300      	movs	r3, #0
 80030de:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80030e0:	e024      	b.n	800312c <io_holding_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 80030e2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	3328      	adds	r3, #40	@ 0x28
 80030e8:	443b      	add	r3, r7
 80030ea:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 80030ee:	82fb      	strh	r3, [r7, #22]
		if (io_holding_reg_channels[index].write_func == (void*)dac_write_func) {
 80030f0:	8afa      	ldrh	r2, [r7, #22]
 80030f2:	4919      	ldr	r1, [pc, #100]	@ (8003158 <io_holding_reg_type_load+0x178>)
 80030f4:	4613      	mov	r3, r2
 80030f6:	005b      	lsls	r3, r3, #1
 80030f8:	4413      	add	r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	440b      	add	r3, r1
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a16      	ldr	r2, [pc, #88]	@ (800315c <io_holding_reg_type_load+0x17c>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d10f      	bne.n	8003126 <io_holding_reg_type_load+0x146>
			io_holding_reg_channels[index].mode = temp_records[i].mode;
 8003106:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003108:	8afa      	ldrh	r2, [r7, #22]
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	3328      	adds	r3, #40	@ 0x28
 800310e:	443b      	add	r3, r7
 8003110:	f813 0c1a 	ldrb.w	r0, [r3, #-26]
 8003114:	4910      	ldr	r1, [pc, #64]	@ (8003158 <io_holding_reg_type_load+0x178>)
 8003116:	4613      	mov	r3, r2
 8003118:	005b      	lsls	r3, r3, #1
 800311a:	4413      	add	r3, r2
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	440b      	add	r3, r1
 8003120:	330a      	adds	r3, #10
 8003122:	4602      	mov	r2, r0
 8003124:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003126:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003128:	3301      	adds	r3, #1
 800312a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800312c:	8abb      	ldrh	r3, [r7, #20]
 800312e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003130:	429a      	cmp	r2, r3
 8003132:	d3d6      	bcc.n	80030e2 <io_holding_reg_type_load+0x102>
		}
	}

	// Pass onto input reg to load
	baseAddress += offset;
 8003134:	88fa      	ldrh	r2, [r7, #6]
 8003136:	8b7b      	ldrh	r3, [r7, #26]
 8003138:	4413      	add	r3, r2
 800313a:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 800313c:	88fb      	ldrh	r3, [r7, #6]
 800313e:	3302      	adds	r3, #2
 8003140:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_load(baseAddress);
 8003142:	88fb      	ldrh	r3, [r7, #6]
 8003144:	4618      	mov	r0, r3
 8003146:	f000 fa3b 	bl	80035c0 <io_input_reg_type_load>
 800314a:	4603      	mov	r3, r0
 800314c:	46b5      	mov	sp, r6
}
 800314e:	4618      	mov	r0, r3
 8003150:	372c      	adds	r7, #44	@ 0x2c
 8003152:	46bd      	mov	sp, r7
 8003154:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003158:	20000c50 	.word	0x20000c50
 800315c:	08002d4d 	.word	0x08002d4d

08003160 <io_holding_reg_type_clear>:

bool io_holding_reg_type_clear(bool factoryResetMode) {
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	4603      	mov	r3, r0
 8003168:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 800316a:	2300      	movs	r3, #0
 800316c:	81fb      	strh	r3, [r7, #14]
 800316e:	e017      	b.n	80031a0 <io_holding_reg_type_clear+0x40>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8003170:	89fa      	ldrh	r2, [r7, #14]
 8003172:	4915      	ldr	r1, [pc, #84]	@ (80031c8 <io_holding_reg_type_clear+0x68>)
 8003174:	4613      	mov	r3, r2
 8003176:	005b      	lsls	r3, r3, #1
 8003178:	4413      	add	r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	440b      	add	r3, r1
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a12      	ldr	r2, [pc, #72]	@ (80031cc <io_holding_reg_type_clear+0x6c>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d109      	bne.n	800319a <io_holding_reg_type_clear+0x3a>
			io_holding_reg_channels[i].mode = IO_HOLDING_REG_VOLTAGE; // default is voltage
 8003186:	89fa      	ldrh	r2, [r7, #14]
 8003188:	490f      	ldr	r1, [pc, #60]	@ (80031c8 <io_holding_reg_type_clear+0x68>)
 800318a:	4613      	mov	r3, r2
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	4413      	add	r3, r2
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	440b      	add	r3, r1
 8003194:	330a      	adds	r3, #10
 8003196:	2200      	movs	r2, #0
 8003198:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 800319a:	89fb      	ldrh	r3, [r7, #14]
 800319c:	3301      	adds	r3, #1
 800319e:	81fb      	strh	r3, [r7, #14]
 80031a0:	4b0b      	ldr	r3, [pc, #44]	@ (80031d0 <io_holding_reg_type_clear+0x70>)
 80031a2:	881b      	ldrh	r3, [r3, #0]
 80031a4:	89fa      	ldrh	r2, [r7, #14]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d3e2      	bcc.n	8003170 <io_holding_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 80031aa:	79fb      	ldrb	r3, [r7, #7]
 80031ac:	f083 0301 	eor.w	r3, r3, #1
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d003      	beq.n	80031be <io_holding_reg_type_clear+0x5e>
		return automation_save_rules();
 80031b6:	f7fe f8f5 	bl	80013a4 <automation_save_rules>
 80031ba:	4603      	mov	r3, r0
 80031bc:	e000      	b.n	80031c0 <io_holding_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 80031be:	2301      	movs	r3, #1
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3710      	adds	r7, #16
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	20000c50 	.word	0x20000c50
 80031cc:	08002d4d 	.word	0x08002d4d
 80031d0:	20000dd0 	.word	0x20000dd0

080031d4 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*, IO_Input_Reg_Mode), void* context, IO_Input_Reg_Mode mode) {
 80031d4:	b480      	push	{r7}
 80031d6:	b085      	sub	sp, #20
 80031d8:	af00      	add	r7, sp, #0
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	60b9      	str	r1, [r7, #8]
 80031de:	4613      	mov	r3, r2
 80031e0:	71fb      	strb	r3, [r7, #7]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	4a1e      	ldr	r2, [pc, #120]	@ (8003260 <io_input_reg_add_channel+0x8c>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d109      	bne.n	80031fe <io_input_reg_add_channel+0x2a>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 80031ea:	4b1e      	ldr	r3, [pc, #120]	@ (8003264 <io_input_reg_add_channel+0x90>)
 80031ec:	881b      	ldrh	r3, [r3, #0]
 80031ee:	2b03      	cmp	r3, #3
 80031f0:	d82f      	bhi.n	8003252 <io_input_reg_add_channel+0x7e>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 80031f2:	4b1c      	ldr	r3, [pc, #112]	@ (8003264 <io_input_reg_add_channel+0x90>)
 80031f4:	881b      	ldrh	r3, [r3, #0]
 80031f6:	3301      	adds	r3, #1
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	4b1a      	ldr	r3, [pc, #104]	@ (8003264 <io_input_reg_add_channel+0x90>)
 80031fc:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 80031fe:	4b1a      	ldr	r3, [pc, #104]	@ (8003268 <io_input_reg_add_channel+0x94>)
 8003200:	881b      	ldrh	r3, [r3, #0]
 8003202:	4619      	mov	r1, r3
 8003204:	4a19      	ldr	r2, [pc, #100]	@ (800326c <io_input_reg_add_channel+0x98>)
 8003206:	460b      	mov	r3, r1
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	440b      	add	r3, r1
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	4413      	add	r3, r2
 8003210:	68fa      	ldr	r2, [r7, #12]
 8003212:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8003214:	4b14      	ldr	r3, [pc, #80]	@ (8003268 <io_input_reg_add_channel+0x94>)
 8003216:	881b      	ldrh	r3, [r3, #0]
 8003218:	4619      	mov	r1, r3
 800321a:	4a14      	ldr	r2, [pc, #80]	@ (800326c <io_input_reg_add_channel+0x98>)
 800321c:	460b      	mov	r3, r1
 800321e:	005b      	lsls	r3, r3, #1
 8003220:	440b      	add	r3, r1
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	4413      	add	r3, r2
 8003226:	3304      	adds	r3, #4
 8003228:	68ba      	ldr	r2, [r7, #8]
 800322a:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].mode = mode;
 800322c:	4b0e      	ldr	r3, [pc, #56]	@ (8003268 <io_input_reg_add_channel+0x94>)
 800322e:	881b      	ldrh	r3, [r3, #0]
 8003230:	4619      	mov	r1, r3
 8003232:	4a0e      	ldr	r2, [pc, #56]	@ (800326c <io_input_reg_add_channel+0x98>)
 8003234:	460b      	mov	r3, r1
 8003236:	005b      	lsls	r3, r3, #1
 8003238:	440b      	add	r3, r1
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	4413      	add	r3, r2
 800323e:	3308      	adds	r3, #8
 8003240:	79fa      	ldrb	r2, [r7, #7]
 8003242:	701a      	strb	r2, [r3, #0]

	io_input_reg_channel_count++; // increase overall channel count
 8003244:	4b08      	ldr	r3, [pc, #32]	@ (8003268 <io_input_reg_add_channel+0x94>)
 8003246:	881b      	ldrh	r3, [r3, #0]
 8003248:	3301      	adds	r3, #1
 800324a:	b29a      	uxth	r2, r3
 800324c:	4b06      	ldr	r3, [pc, #24]	@ (8003268 <io_input_reg_add_channel+0x94>)
 800324e:	801a      	strh	r2, [r3, #0]
 8003250:	e000      	b.n	8003254 <io_input_reg_add_channel+0x80>
			return;
 8003252:	bf00      	nop
}
 8003254:	3714      	adds	r7, #20
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop
 8003260:	080032d5 	.word	0x080032d5
 8003264:	20000f56 	.word	0x20000f56
 8003268:	20000f54 	.word	0x20000f54
 800326c:	20000dd4 	.word	0x20000dd4

08003270 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8003270:	b590      	push	{r4, r7, lr}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	4603      	mov	r3, r0
 8003278:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 800327a:	4b14      	ldr	r3, [pc, #80]	@ (80032cc <io_input_reg_read+0x5c>)
 800327c:	881b      	ldrh	r3, [r3, #0]
 800327e:	88fa      	ldrh	r2, [r7, #6]
 8003280:	429a      	cmp	r2, r3
 8003282:	d21d      	bcs.n	80032c0 <io_input_reg_read+0x50>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context, io_input_reg_channels[index].mode);
 8003284:	88fa      	ldrh	r2, [r7, #6]
 8003286:	4912      	ldr	r1, [pc, #72]	@ (80032d0 <io_input_reg_read+0x60>)
 8003288:	4613      	mov	r3, r2
 800328a:	005b      	lsls	r3, r3, #1
 800328c:	4413      	add	r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	440b      	add	r3, r1
 8003292:	681c      	ldr	r4, [r3, #0]
 8003294:	88fa      	ldrh	r2, [r7, #6]
 8003296:	490e      	ldr	r1, [pc, #56]	@ (80032d0 <io_input_reg_read+0x60>)
 8003298:	4613      	mov	r3, r2
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	4413      	add	r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	440b      	add	r3, r1
 80032a2:	3304      	adds	r3, #4
 80032a4:	6818      	ldr	r0, [r3, #0]
 80032a6:	88fa      	ldrh	r2, [r7, #6]
 80032a8:	4909      	ldr	r1, [pc, #36]	@ (80032d0 <io_input_reg_read+0x60>)
 80032aa:	4613      	mov	r3, r2
 80032ac:	005b      	lsls	r3, r3, #1
 80032ae:	4413      	add	r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	440b      	add	r3, r1
 80032b4:	3308      	adds	r3, #8
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	4619      	mov	r1, r3
 80032ba:	47a0      	blx	r4
 80032bc:	4603      	mov	r3, r0
 80032be:	e000      	b.n	80032c2 <io_input_reg_read+0x52>
	}
	return 0;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	370c      	adds	r7, #12
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd90      	pop	{r4, r7, pc}
 80032ca:	bf00      	nop
 80032cc:	20000f54 	.word	0x20000f54
 80032d0:	20000dd4 	.word	0x20000dd4

080032d4 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel, IO_Input_Reg_Mode mode) {
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b08e      	sub	sp, #56	@ 0x38
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	460b      	mov	r3, r1
 80032de:	70fb      	strb	r3, [r7, #3]
// TODO: NEED TO ADD CURRENT MODE!

#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 80032e0:	4b35      	ldr	r3, [pc, #212]	@ (80033b8 <adc_read_func+0xe4>)
 80032e2:	637b      	str	r3, [r7, #52]	@ 0x34

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 80032e4:	4834      	ldr	r0, [pc, #208]	@ (80033b8 <adc_read_func+0xe4>)
 80032e6:	f005 fc67 	bl	8008bb8 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 80032ea:	f107 030c 	add.w	r3, r7, #12
 80032ee:	2220      	movs	r2, #32
 80032f0:	2100      	movs	r1, #0
 80032f2:	4618      	mov	r0, r3
 80032f4:	f015 f9a5 	bl	8018642 <memset>
		sConfig.Channel = channel;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 80032fc:	2306      	movs	r3, #6
 80032fe:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8003300:	2304      	movs	r3, #4
 8003302:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8003304:	237f      	movs	r3, #127	@ 0x7f
 8003306:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8003308:	f107 030c 	add.w	r3, r7, #12
 800330c:	4619      	mov	r1, r3
 800330e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003310:	f005 fd6c 	bl	8008dec <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8003314:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003316:	f005 fb93 	bl	8008a40 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 800331a:	2164      	movs	r1, #100	@ 0x64
 800331c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800331e:	f005 fc7f 	bl	8008c20 <HAL_ADC_PollForConversion>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d13f      	bne.n	80033a8 <adc_read_func+0xd4>
			uint16_t adcValue = HAL_ADC_GetValue(hadc); // 12 bit 0-4095
 8003328:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800332a:	f005 fd51 	bl	8008dd0 <HAL_ADC_GetValue>
 800332e:	4603      	mov	r3, r0
 8003330:	867b      	strh	r3, [r7, #50]	@ 0x32
			HAL_ADC_Stop(hadc);
 8003332:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003334:	f005 fc40 	bl	8008bb8 <HAL_ADC_Stop>

			switch (mode) {
 8003338:	78fb      	ldrb	r3, [r7, #3]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d002      	beq.n	8003344 <adc_read_func+0x70>
 800333e:	2b01      	cmp	r3, #1
 8003340:	d00d      	beq.n	800335e <adc_read_func+0x8a>
 8003342:	e02f      	b.n	80033a4 <adc_read_func+0xd0>
				case IO_INPUT_REG_VOLTAGE: {
					// direct linear mapping to 16 bit
					return (adcValue * 65535U) / 4095U;
 8003344:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003346:	4613      	mov	r3, r2
 8003348:	041b      	lsls	r3, r3, #16
 800334a:	1a9a      	subs	r2, r3, r2
 800334c:	4b1b      	ldr	r3, [pc, #108]	@ (80033bc <adc_read_func+0xe8>)
 800334e:	fba3 1302 	umull	r1, r3, r3, r2
 8003352:	1ad2      	subs	r2, r2, r3
 8003354:	0852      	lsrs	r2, r2, #1
 8003356:	4413      	add	r3, r2
 8003358:	0adb      	lsrs	r3, r3, #11
 800335a:	b29b      	uxth	r3, r3
 800335c:	e028      	b.n	80033b0 <adc_read_func+0xdc>
				}

				case IO_INPUT_REG_CURRENT: {
					// define the calibrated ADC range
					const uint16_t adc_min_current = 497; // 4mA through 10R = 40mV -> 10x nsi1200 gain -> 0.4V = 497
 800335e:	f240 13f1 	movw	r3, #497	@ 0x1f1
 8003362:	863b      	strh	r3, [r7, #48]	@ 0x30
					const uint16_t adc_max_current = 2481; // 20mA through 10R = 200mV -> 10x nsi1200 gain -> 2V = 2481
 8003364:	f640 13b1 	movw	r3, #2481	@ 0x9b1
 8003368:	85fb      	strh	r3, [r7, #46]	@ 0x2e

					if (adcValue <= adc_min_current) return 0;
 800336a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800336c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800336e:	429a      	cmp	r2, r3
 8003370:	d801      	bhi.n	8003376 <adc_read_func+0xa2>
 8003372:	2300      	movs	r3, #0
 8003374:	e01c      	b.n	80033b0 <adc_read_func+0xdc>
					if (adcValue >= adc_max_current) return 65535; // round to max 16 bit val
 8003376:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003378:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800337a:	429a      	cmp	r2, r3
 800337c:	d302      	bcc.n	8003384 <adc_read_func+0xb0>
 800337e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003382:	e015      	b.n	80033b0 <adc_read_func+0xdc>

					uint16_t range = adc_max_current - adc_min_current;
 8003384:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003386:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					return ((adcValue - adc_min_current) * 65535U) / range;
 800338c:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800338e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	461a      	mov	r2, r3
 8003394:	4613      	mov	r3, r2
 8003396:	041b      	lsls	r3, r3, #16
 8003398:	1a9a      	subs	r2, r3, r2
 800339a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800339c:	fbb2 f3f3 	udiv	r3, r2, r3
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	e005      	b.n	80033b0 <adc_read_func+0xdc>
				}

				default:
					return 0;
 80033a4:	2300      	movs	r3, #0
 80033a6:	e003      	b.n	80033b0 <adc_read_func+0xdc>
			}

		}
		HAL_ADC_Stop(hadc);
 80033a8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80033aa:	f005 fc05 	bl	8008bb8 <HAL_ADC_Stop>
#endif
	return 0;
 80033ae:	2300      	movs	r3, #0
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3738      	adds	r7, #56	@ 0x38
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	20001114 	.word	0x20001114
 80033bc:	00100101 	.word	0x00100101

080033c0 <io_input_reg_set_mode>:

bool io_input_reg_set_mode(uint16_t index, IO_Input_Reg_Mode mode) {
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	4603      	mov	r3, r0
 80033c8:	460a      	mov	r2, r1
 80033ca:	80fb      	strh	r3, [r7, #6]
 80033cc:	4613      	mov	r3, r2
 80033ce:	717b      	strb	r3, [r7, #5]
	if (index < io_input_reg_channel_count) {
 80033d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003400 <io_input_reg_set_mode+0x40>)
 80033d2:	881b      	ldrh	r3, [r3, #0]
 80033d4:	88fa      	ldrh	r2, [r7, #6]
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d20d      	bcs.n	80033f6 <io_input_reg_set_mode+0x36>
		io_input_reg_channels[index].mode = mode;
 80033da:	88fa      	ldrh	r2, [r7, #6]
 80033dc:	4909      	ldr	r1, [pc, #36]	@ (8003404 <io_input_reg_set_mode+0x44>)
 80033de:	4613      	mov	r3, r2
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	4413      	add	r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	440b      	add	r3, r1
 80033e8:	3308      	adds	r3, #8
 80033ea:	797a      	ldrb	r2, [r7, #5]
 80033ec:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 80033ee:	f7fd ffd9 	bl	80013a4 <automation_save_rules>
 80033f2:	4603      	mov	r3, r0
 80033f4:	e000      	b.n	80033f8 <io_input_reg_set_mode+0x38>
	}
	return false;
 80033f6:	2300      	movs	r3, #0
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3708      	adds	r7, #8
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	20000f54 	.word	0x20000f54
 8003404:	20000dd4 	.word	0x20000dd4

08003408 <io_input_reg_get_mode>:

bool io_input_reg_get_mode(uint16_t index, IO_Input_Reg_Mode* mode) {
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	4603      	mov	r3, r0
 8003410:	6039      	str	r1, [r7, #0]
 8003412:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8003414:	4b0c      	ldr	r3, [pc, #48]	@ (8003448 <io_input_reg_get_mode+0x40>)
 8003416:	881b      	ldrh	r3, [r3, #0]
 8003418:	88fa      	ldrh	r2, [r7, #6]
 800341a:	429a      	cmp	r2, r3
 800341c:	d20c      	bcs.n	8003438 <io_input_reg_get_mode+0x30>
		*mode = io_input_reg_channels[index].mode;
 800341e:	88fa      	ldrh	r2, [r7, #6]
 8003420:	490a      	ldr	r1, [pc, #40]	@ (800344c <io_input_reg_get_mode+0x44>)
 8003422:	4613      	mov	r3, r2
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	4413      	add	r3, r2
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	440b      	add	r3, r1
 800342c:	3308      	adds	r3, #8
 800342e:	781a      	ldrb	r2, [r3, #0]
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	701a      	strb	r2, [r3, #0]
		return true;
 8003434:	2301      	movs	r3, #1
 8003436:	e000      	b.n	800343a <io_input_reg_get_mode+0x32>
	}
	return false;
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	20000f54 	.word	0x20000f54
 800344c:	20000dd4 	.word	0x20000dd4

08003450 <io_input_reg_type_save>:

bool io_input_reg_type_save(uint16_t baseAddress) {
 8003450:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003454:	b089      	sub	sp, #36	@ 0x24
 8003456:	af00      	add	r7, sp, #0
 8003458:	4603      	mov	r3, r0
 800345a:	80fb      	strh	r3, [r7, #6]
 800345c:	466b      	mov	r3, sp
 800345e:	461e      	mov	r6, r3
	// Count physical ADC input regs
	uint16_t count = 0;
 8003460:	2300      	movs	r3, #0
 8003462:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003464:	2300      	movs	r3, #0
 8003466:	83fb      	strh	r3, [r7, #30]
 8003468:	e011      	b.n	800348e <io_input_reg_type_save+0x3e>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 800346a:	8bfa      	ldrh	r2, [r7, #30]
 800346c:	4951      	ldr	r1, [pc, #324]	@ (80035b4 <io_input_reg_type_save+0x164>)
 800346e:	4613      	mov	r3, r2
 8003470:	005b      	lsls	r3, r3, #1
 8003472:	4413      	add	r3, r2
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	440b      	add	r3, r1
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a4f      	ldr	r2, [pc, #316]	@ (80035b8 <io_input_reg_type_save+0x168>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d103      	bne.n	8003488 <io_input_reg_type_save+0x38>
			count++;
 8003480:	89fb      	ldrh	r3, [r7, #14]
 8003482:	3301      	adds	r3, #1
 8003484:	b29b      	uxth	r3, r3
 8003486:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003488:	8bfb      	ldrh	r3, [r7, #30]
 800348a:	3301      	adds	r3, #1
 800348c:	83fb      	strh	r3, [r7, #30]
 800348e:	4b4b      	ldr	r3, [pc, #300]	@ (80035bc <io_input_reg_type_save+0x16c>)
 8003490:	881b      	ldrh	r3, [r3, #0]
 8003492:	8bfa      	ldrh	r2, [r7, #30]
 8003494:	429a      	cmp	r2, r3
 8003496:	d3e8      	bcc.n	800346a <io_input_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8003498:	89fb      	ldrh	r3, [r7, #14]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <io_input_reg_type_save+0x52>
 800349e:	2301      	movs	r3, #1
 80034a0:	e082      	b.n	80035a8 <io_input_reg_type_save+0x158>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Input_Reg_Type_Record) * count
 80034a2:	89fb      	ldrh	r3, [r7, #14]
 80034a4:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 80034a6:	1c99      	adds	r1, r3, #2
 80034a8:	460b      	mov	r3, r1
	uint8_t buffer[
 80034aa:	3b01      	subs	r3, #1
 80034ac:	617b      	str	r3, [r7, #20]
 80034ae:	2300      	movs	r3, #0
 80034b0:	4688      	mov	r8, r1
 80034b2:	4699      	mov	r9, r3
 80034b4:	f04f 0200 	mov.w	r2, #0
 80034b8:	f04f 0300 	mov.w	r3, #0
 80034bc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034c0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80034c4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80034c8:	2300      	movs	r3, #0
 80034ca:	460c      	mov	r4, r1
 80034cc:	461d      	mov	r5, r3
 80034ce:	f04f 0200 	mov.w	r2, #0
 80034d2:	f04f 0300 	mov.w	r3, #0
 80034d6:	00eb      	lsls	r3, r5, #3
 80034d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034dc:	00e2      	lsls	r2, r4, #3
 80034de:	1dcb      	adds	r3, r1, #7
 80034e0:	08db      	lsrs	r3, r3, #3
 80034e2:	00db      	lsls	r3, r3, #3
 80034e4:	ebad 0d03 	sub.w	sp, sp, r3
 80034e8:	466b      	mov	r3, sp
 80034ea:	3300      	adds	r3, #0
 80034ec:	613b      	str	r3, [r7, #16]
	];

	uint16_t offset = 0;
 80034ee:	2300      	movs	r3, #0
 80034f0:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 80034f2:	8bbb      	ldrh	r3, [r7, #28]
 80034f4:	693a      	ldr	r2, [r7, #16]
 80034f6:	4413      	add	r3, r2
 80034f8:	89fa      	ldrh	r2, [r7, #14]
 80034fa:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 80034fc:	8bbb      	ldrh	r3, [r7, #28]
 80034fe:	3302      	adds	r3, #2
 8003500:	83bb      	strh	r3, [r7, #28]

	// input register records
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003502:	2300      	movs	r3, #0
 8003504:	837b      	strh	r3, [r7, #26]
 8003506:	e021      	b.n	800354c <io_input_reg_type_save+0xfc>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8003508:	8b7a      	ldrh	r2, [r7, #26]
 800350a:	492a      	ldr	r1, [pc, #168]	@ (80035b4 <io_input_reg_type_save+0x164>)
 800350c:	4613      	mov	r3, r2
 800350e:	005b      	lsls	r3, r3, #1
 8003510:	4413      	add	r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	440b      	add	r3, r1
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a27      	ldr	r2, [pc, #156]	@ (80035b8 <io_input_reg_type_save+0x168>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d113      	bne.n	8003546 <io_input_reg_type_save+0xf6>
			IO_Input_Reg_Type_Record newRecord;
			newRecord.index = i;
 800351e:	8b7b      	ldrh	r3, [r7, #26]
 8003520:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_input_reg_channels[i].mode;
 8003522:	8b7a      	ldrh	r2, [r7, #26]
 8003524:	4923      	ldr	r1, [pc, #140]	@ (80035b4 <io_input_reg_type_save+0x164>)
 8003526:	4613      	mov	r3, r2
 8003528:	005b      	lsls	r3, r3, #1
 800352a:	4413      	add	r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	440b      	add	r3, r1
 8003530:	3308      	adds	r3, #8
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8003536:	8bbb      	ldrh	r3, [r7, #28]
 8003538:	693a      	ldr	r2, [r7, #16]
 800353a:	4413      	add	r3, r2
 800353c:	68ba      	ldr	r2, [r7, #8]
 800353e:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8003540:	8bbb      	ldrh	r3, [r7, #28]
 8003542:	3304      	adds	r3, #4
 8003544:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003546:	8b7b      	ldrh	r3, [r7, #26]
 8003548:	3301      	adds	r3, #1
 800354a:	837b      	strh	r3, [r7, #26]
 800354c:	4b1b      	ldr	r3, [pc, #108]	@ (80035bc <io_input_reg_type_save+0x16c>)
 800354e:	881b      	ldrh	r3, [r3, #0]
 8003550:	8b7a      	ldrh	r2, [r7, #26]
 8003552:	429a      	cmp	r2, r3
 8003554:	d3d8      	bcc.n	8003508 <io_input_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003556:	8bba      	ldrh	r2, [r7, #28]
 8003558:	88fb      	ldrh	r3, [r7, #6]
 800355a:	6939      	ldr	r1, [r7, #16]
 800355c:	4618      	mov	r0, r3
 800355e:	f7fe fe6c 	bl	800223a <EEPROM_WriteBlock>
 8003562:	4603      	mov	r3, r0
 8003564:	f083 0301 	eor.w	r3, r3, #1
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <io_input_reg_type_save+0x122>
 800356e:	2300      	movs	r3, #0
 8003570:	e01a      	b.n	80035a8 <io_input_reg_type_save+0x158>
	baseAddress += offset;
 8003572:	88fa      	ldrh	r2, [r7, #6]
 8003574:	8bbb      	ldrh	r3, [r7, #28]
 8003576:	4413      	add	r3, r2
 8003578:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 800357a:	8bbb      	ldrh	r3, [r7, #28]
 800357c:	4619      	mov	r1, r3
 800357e:	6938      	ldr	r0, [r7, #16]
 8003580:	f002 fba2 	bl	8005cc8 <modbus_crc16>
 8003584:	4603      	mov	r3, r0
 8003586:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003588:	f107 010c 	add.w	r1, r7, #12
 800358c:	88fb      	ldrh	r3, [r7, #6]
 800358e:	2202      	movs	r2, #2
 8003590:	4618      	mov	r0, r3
 8003592:	f7fe fe52 	bl	800223a <EEPROM_WriteBlock>
 8003596:	4603      	mov	r3, r0
 8003598:	f083 0301 	eor.w	r3, r3, #1
 800359c:	b2db      	uxtb	r3, r3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <io_input_reg_type_save+0x156>
 80035a2:	2300      	movs	r3, #0
 80035a4:	e000      	b.n	80035a8 <io_input_reg_type_save+0x158>

	return true;
 80035a6:	2301      	movs	r3, #1
 80035a8:	46b5      	mov	sp, r6
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3724      	adds	r7, #36	@ 0x24
 80035ae:	46bd      	mov	sp, r7
 80035b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80035b4:	20000dd4 	.word	0x20000dd4
 80035b8:	080032d5 	.word	0x080032d5
 80035bc:	20000f54 	.word	0x20000f54

080035c0 <io_input_reg_type_load>:
	}

	return true;
}

bool io_input_reg_type_load(uint16_t baseAddress) {
 80035c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80035c4:	b08d      	sub	sp, #52	@ 0x34
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	4603      	mov	r3, r0
 80035ca:	80fb      	strh	r3, [r7, #6]
 80035cc:	466b      	mov	r3, sp
 80035ce:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Input_Reg_Type_Record) * MAX_IO_INPUT_REG_PHYSICAL + sizeof(uint16_t);
 80035d0:	2314      	movs	r3, #20
 80035d2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	uint8_t buffer[dataLen];
 80035d4:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 80035d6:	460b      	mov	r3, r1
 80035d8:	3b01      	subs	r3, #1
 80035da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035dc:	b28b      	uxth	r3, r1
 80035de:	2200      	movs	r2, #0
 80035e0:	4698      	mov	r8, r3
 80035e2:	4691      	mov	r9, r2
 80035e4:	f04f 0200 	mov.w	r2, #0
 80035e8:	f04f 0300 	mov.w	r3, #0
 80035ec:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035f0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035f4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035f8:	b28b      	uxth	r3, r1
 80035fa:	2200      	movs	r2, #0
 80035fc:	461c      	mov	r4, r3
 80035fe:	4615      	mov	r5, r2
 8003600:	f04f 0200 	mov.w	r2, #0
 8003604:	f04f 0300 	mov.w	r3, #0
 8003608:	00eb      	lsls	r3, r5, #3
 800360a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800360e:	00e2      	lsls	r2, r4, #3
 8003610:	460b      	mov	r3, r1
 8003612:	3307      	adds	r3, #7
 8003614:	08db      	lsrs	r3, r3, #3
 8003616:	00db      	lsls	r3, r3, #3
 8003618:	ebad 0d03 	sub.w	sp, sp, r3
 800361c:	466b      	mov	r3, sp
 800361e:	3300      	adds	r3, #0
 8003620:	627b      	str	r3, [r7, #36]	@ 0x24

	uint16_t offset = 0;
 8003622:	2300      	movs	r3, #0
 8003624:	847b      	strh	r3, [r7, #34]	@ 0x22

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003626:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003628:	88fb      	ldrh	r3, [r7, #6]
 800362a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800362c:	4618      	mov	r0, r3
 800362e:	f7fe fe1c 	bl	800226a <EEPROM_LoadBlock>
 8003632:	4603      	mov	r3, r0
 8003634:	f083 0301 	eor.w	r3, r3, #1
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <io_input_reg_type_load+0x82>
		return false;
 800363e:	2300      	movs	r3, #0
 8003640:	e069      	b.n	8003716 <io_input_reg_type_load+0x156>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8003642:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003646:	4413      	add	r3, r2
 8003648:	881b      	ldrh	r3, [r3, #0]
 800364a:	b29b      	uxth	r3, r3
 800364c:	83bb      	strh	r3, [r7, #28]
	if (temp_reg_count > MAX_IO_INPUT_REG_PHYSICAL) {
 800364e:	8bbb      	ldrh	r3, [r7, #28]
 8003650:	2b04      	cmp	r3, #4
 8003652:	d901      	bls.n	8003658 <io_input_reg_type_load+0x98>
		return false;
 8003654:	2300      	movs	r3, #0
 8003656:	e05e      	b.n	8003716 <io_input_reg_type_load+0x156>
	}
	offset += sizeof(temp_reg_count);
 8003658:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800365a:	3302      	adds	r3, #2
 800365c:	847b      	strh	r3, [r7, #34]	@ 0x22

	IO_Input_Reg_Type_Record temp_records[MAX_IO_INPUT_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Input_Reg_Type_Record));
 800365e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003660:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003662:	18d1      	adds	r1, r2, r3
 8003664:	8bbb      	ldrh	r3, [r7, #28]
 8003666:	009a      	lsls	r2, r3, #2
 8003668:	f107 030c 	add.w	r3, r7, #12
 800366c:	4618      	mov	r0, r3
 800366e:	f015 f868 	bl	8018742 <memcpy>
	offset += temp_reg_count * sizeof(IO_Input_Reg_Type_Record);
 8003672:	8bbb      	ldrh	r3, [r7, #28]
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	b29a      	uxth	r2, r3
 8003678:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800367a:	4413      	add	r3, r2
 800367c:	847b      	strh	r3, [r7, #34]	@ 0x22

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 800367e:	88fa      	ldrh	r2, [r7, #6]
 8003680:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003682:	4413      	add	r3, r2
 8003684:	b29b      	uxth	r3, r3
 8003686:	f107 010a 	add.w	r1, r7, #10
 800368a:	2202      	movs	r2, #2
 800368c:	4618      	mov	r0, r3
 800368e:	f7fe fdec 	bl	800226a <EEPROM_LoadBlock>
 8003692:	4603      	mov	r3, r0
 8003694:	f083 0301 	eor.w	r3, r3, #1
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <io_input_reg_type_load+0xe2>
		return false;
 800369e:	2300      	movs	r3, #0
 80036a0:	e039      	b.n	8003716 <io_input_reg_type_load+0x156>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 80036a2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80036a4:	4619      	mov	r1, r3
 80036a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80036a8:	f002 fb0e 	bl	8005cc8 <modbus_crc16>
 80036ac:	4603      	mov	r3, r0
 80036ae:	843b      	strh	r3, [r7, #32]
	if (computed_crc != stored_crc) {
 80036b0:	897b      	ldrh	r3, [r7, #10]
 80036b2:	8c3a      	ldrh	r2, [r7, #32]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d001      	beq.n	80036bc <io_input_reg_type_load+0xfc>
		return false;
 80036b8:	2300      	movs	r3, #0
 80036ba:	e02c      	b.n	8003716 <io_input_reg_type_load+0x156>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 80036bc:	2300      	movs	r3, #0
 80036be:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80036c0:	e024      	b.n	800370c <io_input_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 80036c2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	3330      	adds	r3, #48	@ 0x30
 80036c8:	443b      	add	r3, r7
 80036ca:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 80036ce:	83fb      	strh	r3, [r7, #30]
		if (io_input_reg_channels[index].read_func == (void*)adc_read_func) {
 80036d0:	8bfa      	ldrh	r2, [r7, #30]
 80036d2:	4914      	ldr	r1, [pc, #80]	@ (8003724 <io_input_reg_type_load+0x164>)
 80036d4:	4613      	mov	r3, r2
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	4413      	add	r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	440b      	add	r3, r1
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a11      	ldr	r2, [pc, #68]	@ (8003728 <io_input_reg_type_load+0x168>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d10f      	bne.n	8003706 <io_input_reg_type_load+0x146>
			io_input_reg_channels[index].mode = temp_records[i].mode;
 80036e6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80036e8:	8bfa      	ldrh	r2, [r7, #30]
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	3330      	adds	r3, #48	@ 0x30
 80036ee:	443b      	add	r3, r7
 80036f0:	f813 0c22 	ldrb.w	r0, [r3, #-34]
 80036f4:	490b      	ldr	r1, [pc, #44]	@ (8003724 <io_input_reg_type_load+0x164>)
 80036f6:	4613      	mov	r3, r2
 80036f8:	005b      	lsls	r3, r3, #1
 80036fa:	4413      	add	r3, r2
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	440b      	add	r3, r1
 8003700:	3308      	adds	r3, #8
 8003702:	4602      	mov	r2, r0
 8003704:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003706:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003708:	3301      	adds	r3, #1
 800370a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800370c:	8bbb      	ldrh	r3, [r7, #28]
 800370e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003710:	429a      	cmp	r2, r3
 8003712:	d3d6      	bcc.n	80036c2 <io_input_reg_type_load+0x102>
		}
	}

	return true;
 8003714:	2301      	movs	r3, #1
 8003716:	46b5      	mov	sp, r6
}
 8003718:	4618      	mov	r0, r3
 800371a:	3734      	adds	r7, #52	@ 0x34
 800371c:	46bd      	mov	sp, r7
 800371e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003722:	bf00      	nop
 8003724:	20000dd4 	.word	0x20000dd4
 8003728:	080032d5 	.word	0x080032d5

0800372c <io_modbus_slave_poll_all>:
	if (index >= io_modbus_slave_channel_count) return 0;
	return io_modbus_slave_channels[index].buffer;
}

// Poll one slave at a time
void io_modbus_slave_poll_all(void) {
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
	if (modbus_master_is_busy()) return;
 8003732:	f001 fcdb 	bl	80050ec <modbus_master_is_busy>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d15a      	bne.n	80037f2 <io_modbus_slave_poll_all+0xc6>
	polling_in_progress = true;
 800373c:	4b30      	ldr	r3, [pc, #192]	@ (8003800 <io_modbus_slave_poll_all+0xd4>)
 800373e:	2201      	movs	r2, #1
 8003740:	701a      	strb	r2, [r3, #0]

	if (io_modbus_slave_channel_count == 0) return;
 8003742:	4b30      	ldr	r3, [pc, #192]	@ (8003804 <io_modbus_slave_poll_all+0xd8>)
 8003744:	881b      	ldrh	r3, [r3, #0]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d055      	beq.n	80037f6 <io_modbus_slave_poll_all+0xca>

	uint32_t now_ms = get_ms();
 800374a:	f002 fb51 	bl	8005df0 <get_ms>
 800374e:	6138      	str	r0, [r7, #16]

	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 8003750:	2300      	movs	r3, #0
 8003752:	75fb      	strb	r3, [r7, #23]
 8003754:	e046      	b.n	80037e4 <io_modbus_slave_poll_all+0xb8>
		uint8_t index = (current_polling_index + i) % io_modbus_slave_channel_count;
 8003756:	4b2c      	ldr	r3, [pc, #176]	@ (8003808 <io_modbus_slave_poll_all+0xdc>)
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	461a      	mov	r2, r3
 800375c:	7dfb      	ldrb	r3, [r7, #23]
 800375e:	4413      	add	r3, r2
 8003760:	4a28      	ldr	r2, [pc, #160]	@ (8003804 <io_modbus_slave_poll_all+0xd8>)
 8003762:	8812      	ldrh	r2, [r2, #0]
 8003764:	fb93 f1f2 	sdiv	r1, r3, r2
 8003768:	fb01 f202 	mul.w	r2, r1, r2
 800376c:	1a9b      	subs	r3, r3, r2
 800376e:	73fb      	strb	r3, [r7, #15]
		Modbus_Slave_Channel* ch = &io_modbus_slave_channels[index];
 8003770:	7bfa      	ldrb	r2, [r7, #15]
 8003772:	4613      	mov	r3, r2
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	4413      	add	r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	4a24      	ldr	r2, [pc, #144]	@ (800380c <io_modbus_slave_poll_all+0xe0>)
 800377c:	4413      	add	r3, r2
 800377e:	60bb      	str	r3, [r7, #8]

		// Check if it's time to poll this one
		if ((now_ms - ch->last_updated_ms) >= MODBUS_SLAVE_POLLING_MS) {
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800378c:	d327      	bcc.n	80037de <io_modbus_slave_poll_all+0xb2>
			bool success = modbus_master_request_read(ch->slave_address, ch->type, ch->register_address, &ch->buffer);
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	7818      	ldrb	r0, [r3, #0]
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	7859      	ldrb	r1, [r3, #1]
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	885a      	ldrh	r2, [r3, #2]
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	3304      	adds	r3, #4
 800379e:	f001 fc43 	bl	8005028 <modbus_master_request_read>
 80037a2:	4603      	mov	r3, r0
 80037a4:	71fb      	strb	r3, [r7, #7]
			if (success) {
 80037a6:	79fb      	ldrb	r3, [r7, #7]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d012      	beq.n	80037d2 <io_modbus_slave_poll_all+0xa6>
				polling_in_progress = true;
 80037ac:	4b14      	ldr	r3, [pc, #80]	@ (8003800 <io_modbus_slave_poll_all+0xd4>)
 80037ae:	2201      	movs	r2, #1
 80037b0:	701a      	strb	r2, [r3, #0]
				ch->last_updated_ms = now_ms;
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	693a      	ldr	r2, [r7, #16]
 80037b6:	609a      	str	r2, [r3, #8]
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
 80037b8:	7bfb      	ldrb	r3, [r7, #15]
 80037ba:	3301      	adds	r3, #1
 80037bc:	4a11      	ldr	r2, [pc, #68]	@ (8003804 <io_modbus_slave_poll_all+0xd8>)
 80037be:	8812      	ldrh	r2, [r2, #0]
 80037c0:	fb93 f1f2 	sdiv	r1, r3, r2
 80037c4:	fb01 f202 	mul.w	r2, r1, r2
 80037c8:	1a9b      	subs	r3, r3, r2
 80037ca:	b2da      	uxtb	r2, r3
 80037cc:	4b0e      	ldr	r3, [pc, #56]	@ (8003808 <io_modbus_slave_poll_all+0xdc>)
 80037ce:	701a      	strb	r2, [r3, #0]
				break;
 80037d0:	e012      	b.n	80037f8 <io_modbus_slave_poll_all+0xcc>
			} else {
				polling_in_progress = false;
 80037d2:	4b0b      	ldr	r3, [pc, #44]	@ (8003800 <io_modbus_slave_poll_all+0xd4>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	701a      	strb	r2, [r3, #0]
				// Master is busy or failed to queue, just wait and try again in the next cycle
				usb_serial_println("Read failed");
 80037d8:	480d      	ldr	r0, [pc, #52]	@ (8003810 <io_modbus_slave_poll_all+0xe4>)
 80037da:	f001 fb75 	bl	8004ec8 <usb_serial_println>
	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 80037de:	7dfb      	ldrb	r3, [r7, #23]
 80037e0:	3301      	adds	r3, #1
 80037e2:	75fb      	strb	r3, [r7, #23]
 80037e4:	7dfb      	ldrb	r3, [r7, #23]
 80037e6:	b29a      	uxth	r2, r3
 80037e8:	4b06      	ldr	r3, [pc, #24]	@ (8003804 <io_modbus_slave_poll_all+0xd8>)
 80037ea:	881b      	ldrh	r3, [r3, #0]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d3b2      	bcc.n	8003756 <io_modbus_slave_poll_all+0x2a>
 80037f0:	e002      	b.n	80037f8 <io_modbus_slave_poll_all+0xcc>
	if (modbus_master_is_busy()) return;
 80037f2:	bf00      	nop
 80037f4:	e000      	b.n	80037f8 <io_modbus_slave_poll_all+0xcc>
	if (io_modbus_slave_channel_count == 0) return;
 80037f6:	bf00      	nop
			}
		}
	}
}
 80037f8:	3718      	adds	r7, #24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	20000f8b 	.word	0x20000f8b
 8003804:	20000f88 	.word	0x20000f88
 8003808:	20000f8a 	.word	0x20000f8a
 800380c:	20000f58 	.word	0x20000f58
 8003810:	0801a9ac 	.word	0x0801a9ac

08003814 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	4603      	mov	r3, r0
 800381c:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 800381e:	79fb      	ldrb	r3, [r7, #7]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d002      	beq.n	800382a <io_virtual_add+0x16>
 8003824:	2b01      	cmp	r3, #1
 8003826:	d013      	beq.n	8003850 <io_virtual_add+0x3c>
 8003828:	e026      	b.n	8003878 <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 800382a:	4b1c      	ldr	r3, [pc, #112]	@ (800389c <io_virtual_add+0x88>)
 800382c:	881b      	ldrh	r3, [r3, #0]
 800382e:	2b80      	cmp	r3, #128	@ 0x80
 8003830:	d101      	bne.n	8003836 <io_virtual_add+0x22>
				return false;
 8003832:	2300      	movs	r3, #0
 8003834:	e02d      	b.n	8003892 <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8003836:	4b19      	ldr	r3, [pc, #100]	@ (800389c <io_virtual_add+0x88>)
 8003838:	881b      	ldrh	r3, [r3, #0]
 800383a:	461a      	mov	r2, r3
 800383c:	4b18      	ldr	r3, [pc, #96]	@ (80038a0 <io_virtual_add+0x8c>)
 800383e:	2100      	movs	r1, #0
 8003840:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 8003842:	4b16      	ldr	r3, [pc, #88]	@ (800389c <io_virtual_add+0x88>)
 8003844:	881b      	ldrh	r3, [r3, #0]
 8003846:	3301      	adds	r3, #1
 8003848:	b29a      	uxth	r2, r3
 800384a:	4b14      	ldr	r3, [pc, #80]	@ (800389c <io_virtual_add+0x88>)
 800384c:	801a      	strh	r2, [r3, #0]
			break;
 800384e:	e015      	b.n	800387c <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8003850:	4b14      	ldr	r3, [pc, #80]	@ (80038a4 <io_virtual_add+0x90>)
 8003852:	881b      	ldrh	r3, [r3, #0]
 8003854:	2b80      	cmp	r3, #128	@ 0x80
 8003856:	d101      	bne.n	800385c <io_virtual_add+0x48>
				return false;
 8003858:	2300      	movs	r3, #0
 800385a:	e01a      	b.n	8003892 <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 800385c:	4b11      	ldr	r3, [pc, #68]	@ (80038a4 <io_virtual_add+0x90>)
 800385e:	881b      	ldrh	r3, [r3, #0]
 8003860:	461a      	mov	r2, r3
 8003862:	4b11      	ldr	r3, [pc, #68]	@ (80038a8 <io_virtual_add+0x94>)
 8003864:	2100      	movs	r1, #0
 8003866:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 800386a:	4b0e      	ldr	r3, [pc, #56]	@ (80038a4 <io_virtual_add+0x90>)
 800386c:	881b      	ldrh	r3, [r3, #0]
 800386e:	3301      	adds	r3, #1
 8003870:	b29a      	uxth	r2, r3
 8003872:	4b0c      	ldr	r3, [pc, #48]	@ (80038a4 <io_virtual_add+0x90>)
 8003874:	801a      	strh	r2, [r3, #0]
			break;
 8003876:	e001      	b.n	800387c <io_virtual_add+0x68>
		}
		default: {
			return false;
 8003878:	2300      	movs	r3, #0
 800387a:	e00a      	b.n	8003892 <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 800387c:	f7fd fd92 	bl	80013a4 <automation_save_rules>
 8003880:	4603      	mov	r3, r0
 8003882:	f083 0301 	eor.w	r3, r3, #1
 8003886:	b2db      	uxtb	r3, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	d001      	beq.n	8003890 <io_virtual_add+0x7c>
		return false;
 800388c:	2300      	movs	r3, #0
 800388e:	e000      	b.n	8003892 <io_virtual_add+0x7e>
	}

	return true;
 8003890:	2301      	movs	r3, #1
}
 8003892:	4618      	mov	r0, r3
 8003894:	3708      	adds	r7, #8
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	2000100c 	.word	0x2000100c
 80038a0:	20000f8c 	.word	0x20000f8c
 80038a4:	20001110 	.word	0x20001110
 80038a8:	20001010 	.word	0x20001010

080038ac <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	4603      	mov	r3, r0
 80038b4:	6039      	str	r1, [r7, #0]
 80038b6:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d101      	bne.n	80038c2 <io_virtual_get_count+0x16>
 80038be:	2300      	movs	r3, #0
 80038c0:	e012      	b.n	80038e8 <io_virtual_get_count+0x3c>

	switch (type) {
 80038c2:	79fb      	ldrb	r3, [r7, #7]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d002      	beq.n	80038ce <io_virtual_get_count+0x22>
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d006      	beq.n	80038da <io_virtual_get_count+0x2e>
 80038cc:	e00b      	b.n	80038e6 <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 80038ce:	4b09      	ldr	r3, [pc, #36]	@ (80038f4 <io_virtual_get_count+0x48>)
 80038d0:	881a      	ldrh	r2, [r3, #0]
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	801a      	strh	r2, [r3, #0]
			return true;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e006      	b.n	80038e8 <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 80038da:	4b07      	ldr	r3, [pc, #28]	@ (80038f8 <io_virtual_get_count+0x4c>)
 80038dc:	881a      	ldrh	r2, [r3, #0]
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	801a      	strh	r2, [r3, #0]
			return true;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e000      	b.n	80038e8 <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 80038e6:	2300      	movs	r3, #0
		}
	}
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr
 80038f4:	2000100c 	.word	0x2000100c
 80038f8:	20001110 	.word	0x20001110

080038fc <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	4603      	mov	r3, r0
 8003904:	603a      	str	r2, [r7, #0]
 8003906:	71fb      	strb	r3, [r7, #7]
 8003908:	460b      	mov	r3, r1
 800390a:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d101      	bne.n	8003916 <io_virtual_read+0x1a>
 8003912:	2300      	movs	r3, #0
 8003914:	e024      	b.n	8003960 <io_virtual_read+0x64>

	switch (type) {
 8003916:	79fb      	ldrb	r3, [r7, #7]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d002      	beq.n	8003922 <io_virtual_read+0x26>
 800391c:	2b01      	cmp	r3, #1
 800391e:	d00f      	beq.n	8003940 <io_virtual_read+0x44>
 8003920:	e01d      	b.n	800395e <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8003922:	4b12      	ldr	r3, [pc, #72]	@ (800396c <io_virtual_read+0x70>)
 8003924:	881b      	ldrh	r3, [r3, #0]
 8003926:	88ba      	ldrh	r2, [r7, #4]
 8003928:	429a      	cmp	r2, r3
 800392a:	d301      	bcc.n	8003930 <io_virtual_read+0x34>
				return false;
 800392c:	2300      	movs	r3, #0
 800392e:	e017      	b.n	8003960 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8003930:	88bb      	ldrh	r3, [r7, #4]
 8003932:	4a0f      	ldr	r2, [pc, #60]	@ (8003970 <io_virtual_read+0x74>)
 8003934:	5cd3      	ldrb	r3, [r2, r3]
 8003936:	461a      	mov	r2, r3
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	801a      	strh	r2, [r3, #0]
			return true;
 800393c:	2301      	movs	r3, #1
 800393e:	e00f      	b.n	8003960 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8003940:	4b0c      	ldr	r3, [pc, #48]	@ (8003974 <io_virtual_read+0x78>)
 8003942:	881b      	ldrh	r3, [r3, #0]
 8003944:	88ba      	ldrh	r2, [r7, #4]
 8003946:	429a      	cmp	r2, r3
 8003948:	d301      	bcc.n	800394e <io_virtual_read+0x52>
				return false;
 800394a:	2300      	movs	r3, #0
 800394c:	e008      	b.n	8003960 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 800394e:	88bb      	ldrh	r3, [r7, #4]
 8003950:	4a09      	ldr	r2, [pc, #36]	@ (8003978 <io_virtual_read+0x7c>)
 8003952:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	801a      	strh	r2, [r3, #0]
			return true;
 800395a:	2301      	movs	r3, #1
 800395c:	e000      	b.n	8003960 <io_virtual_read+0x64>
		}
		default: {
			return false;
 800395e:	2300      	movs	r3, #0
		}
	}
}
 8003960:	4618      	mov	r0, r3
 8003962:	370c      	adds	r7, #12
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr
 800396c:	2000100c 	.word	0x2000100c
 8003970:	20000f8c 	.word	0x20000f8c
 8003974:	20001110 	.word	0x20001110
 8003978:	20001010 	.word	0x20001010

0800397c <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	4603      	mov	r3, r0
 8003984:	71fb      	strb	r3, [r7, #7]
 8003986:	460b      	mov	r3, r1
 8003988:	80bb      	strh	r3, [r7, #4]
 800398a:	4613      	mov	r3, r2
 800398c:	807b      	strh	r3, [r7, #2]
	switch (type) {
 800398e:	79fb      	ldrb	r3, [r7, #7]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d002      	beq.n	800399a <io_virtual_write+0x1e>
 8003994:	2b01      	cmp	r3, #1
 8003996:	d013      	beq.n	80039c0 <io_virtual_write+0x44>
 8003998:	e020      	b.n	80039dc <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 800399a:	4b14      	ldr	r3, [pc, #80]	@ (80039ec <io_virtual_write+0x70>)
 800399c:	881b      	ldrh	r3, [r3, #0]
 800399e:	88ba      	ldrh	r2, [r7, #4]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d301      	bcc.n	80039a8 <io_virtual_write+0x2c>
				return false;
 80039a4:	2300      	movs	r3, #0
 80039a6:	e01a      	b.n	80039de <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 80039a8:	887b      	ldrh	r3, [r7, #2]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	bf14      	ite	ne
 80039ae:	2301      	movne	r3, #1
 80039b0:	2300      	moveq	r3, #0
 80039b2:	b2da      	uxtb	r2, r3
 80039b4:	88bb      	ldrh	r3, [r7, #4]
 80039b6:	4611      	mov	r1, r2
 80039b8:	4a0d      	ldr	r2, [pc, #52]	@ (80039f0 <io_virtual_write+0x74>)
 80039ba:	54d1      	strb	r1, [r2, r3]
			return true;
 80039bc:	2301      	movs	r3, #1
 80039be:	e00e      	b.n	80039de <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 80039c0:	4b0c      	ldr	r3, [pc, #48]	@ (80039f4 <io_virtual_write+0x78>)
 80039c2:	881b      	ldrh	r3, [r3, #0]
 80039c4:	88ba      	ldrh	r2, [r7, #4]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d301      	bcc.n	80039ce <io_virtual_write+0x52>
				return false;
 80039ca:	2300      	movs	r3, #0
 80039cc:	e007      	b.n	80039de <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 80039ce:	88bb      	ldrh	r3, [r7, #4]
 80039d0:	4909      	ldr	r1, [pc, #36]	@ (80039f8 <io_virtual_write+0x7c>)
 80039d2:	887a      	ldrh	r2, [r7, #2]
 80039d4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 80039d8:	2301      	movs	r3, #1
 80039da:	e000      	b.n	80039de <io_virtual_write+0x62>
		}
		default: {
			return false;
 80039dc:	2300      	movs	r3, #0
		}
	}
}
 80039de:	4618      	mov	r0, r3
 80039e0:	370c      	adds	r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr
 80039ea:	bf00      	nop
 80039ec:	2000100c 	.word	0x2000100c
 80039f0:	20000f8c 	.word	0x20000f8c
 80039f4:	20001110 	.word	0x20001110
 80039f8:	20001010 	.word	0x20001010

080039fc <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b0e6      	sub	sp, #408	@ 0x198
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	4602      	mov	r2, r0
 8003a04:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003a08:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003a0c:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8003a14:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003a18:	f107 0210 	add.w	r2, r7, #16
 8003a1c:	4413      	add	r3, r2
 8003a1e:	4a4c      	ldr	r2, [pc, #304]	@ (8003b50 <io_virtual_save+0x154>)
 8003a20:	8812      	ldrh	r2, [r2, #0]
 8003a22:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 8003a24:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003a28:	3302      	adds	r3, #2
 8003a2a:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8003a2e:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003a32:	f107 0210 	add.w	r2, r7, #16
 8003a36:	4413      	add	r3, r2
 8003a38:	4a45      	ldr	r2, [pc, #276]	@ (8003b50 <io_virtual_save+0x154>)
 8003a3a:	8812      	ldrh	r2, [r2, #0]
 8003a3c:	4945      	ldr	r1, [pc, #276]	@ (8003b54 <io_virtual_save+0x158>)
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f014 fe7f 	bl	8018742 <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8003a44:	4b42      	ldr	r3, [pc, #264]	@ (8003b50 <io_virtual_save+0x154>)
 8003a46:	881a      	ldrh	r2, [r3, #0]
 8003a48:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003a4c:	4413      	add	r3, r2
 8003a4e:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 8003a52:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003a56:	f107 0210 	add.w	r2, r7, #16
 8003a5a:	4413      	add	r3, r2
 8003a5c:	4a3e      	ldr	r2, [pc, #248]	@ (8003b58 <io_virtual_save+0x15c>)
 8003a5e:	8812      	ldrh	r2, [r2, #0]
 8003a60:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 8003a62:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003a66:	3302      	adds	r3, #2
 8003a68:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8003a6c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003a70:	f107 0210 	add.w	r2, r7, #16
 8003a74:	4413      	add	r3, r2
 8003a76:	4a38      	ldr	r2, [pc, #224]	@ (8003b58 <io_virtual_save+0x15c>)
 8003a78:	8812      	ldrh	r2, [r2, #0]
 8003a7a:	0052      	lsls	r2, r2, #1
 8003a7c:	4937      	ldr	r1, [pc, #220]	@ (8003b5c <io_virtual_save+0x160>)
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f014 fe5f 	bl	8018742 <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8003a84:	4b34      	ldr	r3, [pc, #208]	@ (8003b58 <io_virtual_save+0x15c>)
 8003a86:	881b      	ldrh	r3, [r3, #0]
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003a90:	4413      	add	r3, r2
 8003a92:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003a96:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003a9a:	f107 0110 	add.w	r1, r7, #16
 8003a9e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003aa2:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003aa6:	881b      	ldrh	r3, [r3, #0]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7fe fbc6 	bl	800223a <EEPROM_WriteBlock>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	f083 0301 	eor.w	r3, r3, #1
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d001      	beq.n	8003abe <io_virtual_save+0xc2>
 8003aba:	2300      	movs	r3, #0
 8003abc:	e042      	b.n	8003b44 <io_virtual_save+0x148>
	baseAddress += offset;
 8003abe:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003ac2:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003ac6:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8003aca:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8003ace:	8811      	ldrh	r1, [r2, #0]
 8003ad0:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003ad4:	440a      	add	r2, r1
 8003ad6:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003ad8:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003adc:	f107 0310 	add.w	r3, r7, #16
 8003ae0:	4611      	mov	r1, r2
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f002 f8f0 	bl	8005cc8 <modbus_crc16>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	461a      	mov	r2, r3
 8003aec:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003af0:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 8003af4:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003af6:	f107 010e 	add.w	r1, r7, #14
 8003afa:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003afe:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003b02:	881b      	ldrh	r3, [r3, #0]
 8003b04:	2202      	movs	r2, #2
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7fe fb97 	bl	800223a <EEPROM_WriteBlock>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	f083 0301 	eor.w	r3, r3, #1
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d001      	beq.n	8003b1c <io_virtual_save+0x120>
 8003b18:	2300      	movs	r3, #0
 8003b1a:	e013      	b.n	8003b44 <io_virtual_save+0x148>

	baseAddress += sizeof(crc);
 8003b1c:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003b20:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003b24:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8003b28:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8003b2c:	8812      	ldrh	r2, [r2, #0]
 8003b2e:	3202      	adds	r2, #2
 8003b30:	801a      	strh	r2, [r3, #0]

	// Now save physical holding register modes
	return io_holding_reg_type_save(baseAddress);
 8003b32:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003b36:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003b3a:	881b      	ldrh	r3, [r3, #0]
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7ff f98f 	bl	8002e60 <io_holding_reg_type_save>
 8003b42:	4603      	mov	r3, r0
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	2000100c 	.word	0x2000100c
 8003b54:	20000f8c 	.word	0x20000f8c
 8003b58:	20001110 	.word	0x20001110
 8003b5c:	20001010 	.word	0x20001010

08003b60 <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 8003b60:	b580      	push	{r7, lr}
 8003b62:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	4602      	mov	r2, r0
 8003b6a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003b6e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003b72:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8003b74:	2300      	movs	r3, #0
 8003b76:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 8003b7a:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 8003b7e:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8003b82:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 8003b86:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8003b8a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003b8e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003b92:	881b      	ldrh	r3, [r3, #0]
 8003b94:	4618      	mov	r0, r3
 8003b96:	f7fe fb68 	bl	800226a <EEPROM_LoadBlock>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	f083 0301 	eor.w	r3, r3, #1
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <io_virtual_load+0x4a>
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	e0dd      	b.n	8003d66 <io_virtual_load+0x206>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 8003baa:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003bae:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003bb2:	4413      	add	r3, r2
 8003bb4:	881b      	ldrh	r3, [r3, #0]
 8003bb6:	b29a      	uxth	r2, r3
 8003bb8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003bbc:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003bc0:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8003bc2:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003bc6:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003bca:	881b      	ldrh	r3, [r3, #0]
 8003bcc:	2b80      	cmp	r3, #128	@ 0x80
 8003bce:	d901      	bls.n	8003bd4 <io_virtual_load+0x74>
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	e0c8      	b.n	8003d66 <io_virtual_load+0x206>
	offset += sizeof(temp_coil_count);
 8003bd4:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003bd8:	3302      	adds	r3, #2
 8003bda:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 8003bde:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003be2:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003be6:	18d1      	adds	r1, r2, r3
 8003be8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003bec:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003bf0:	881b      	ldrh	r3, [r3, #0]
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f014 fda2 	bl	8018742 <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 8003bfe:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003c02:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003c06:	881a      	ldrh	r2, [r3, #0]
 8003c08:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003c0c:	4413      	add	r3, r2
 8003c0e:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 8003c12:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003c16:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003c1a:	4413      	add	r3, r2
 8003c1c:	881b      	ldrh	r3, [r3, #0]
 8003c1e:	b29a      	uxth	r2, r3
 8003c20:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003c24:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003c28:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 8003c2a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003c2e:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003c32:	881b      	ldrh	r3, [r3, #0]
 8003c34:	2b80      	cmp	r3, #128	@ 0x80
 8003c36:	d901      	bls.n	8003c3c <io_virtual_load+0xdc>
 8003c38:	2300      	movs	r3, #0
 8003c3a:	e094      	b.n	8003d66 <io_virtual_load+0x206>
	offset += sizeof(temp_holding_count);
 8003c3c:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003c40:	3302      	adds	r3, #2
 8003c42:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8003c46:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003c4a:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8003c4e:	18d1      	adds	r1, r2, r3
 8003c50:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003c54:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003c58:	881b      	ldrh	r3, [r3, #0]
 8003c5a:	005a      	lsls	r2, r3, #1
 8003c5c:	f107 030c 	add.w	r3, r7, #12
 8003c60:	4618      	mov	r0, r3
 8003c62:	f014 fd6e 	bl	8018742 <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8003c66:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003c6a:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003c6e:	881b      	ldrh	r3, [r3, #0]
 8003c70:	005b      	lsls	r3, r3, #1
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003c78:	4413      	add	r3, r2
 8003c7a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 8003c7e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003c82:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003c86:	881a      	ldrh	r2, [r3, #0]
 8003c88:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003c8c:	4413      	add	r3, r2
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	f107 010a 	add.w	r1, r7, #10
 8003c94:	2202      	movs	r2, #2
 8003c96:	4618      	mov	r0, r3
 8003c98:	f7fe fae7 	bl	800226a <EEPROM_LoadBlock>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	f083 0301 	eor.w	r3, r3, #1
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d001      	beq.n	8003cac <io_virtual_load+0x14c>
 8003ca8:	2300      	movs	r3, #0
 8003caa:	e05c      	b.n	8003d66 <io_virtual_load+0x206>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003cac:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8003cb0:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8003cb4:	4611      	mov	r1, r2
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f002 f806 	bl	8005cc8 <modbus_crc16>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8003cc2:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003cc6:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 8003cca:	881b      	ldrh	r3, [r3, #0]
 8003ccc:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d001      	beq.n	8003cd8 <io_virtual_load+0x178>
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	e046      	b.n	8003d66 <io_virtual_load+0x206>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 8003cd8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003cdc:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003ce0:	881a      	ldrh	r2, [r3, #0]
 8003ce2:	4b23      	ldr	r3, [pc, #140]	@ (8003d70 <io_virtual_load+0x210>)
 8003ce4:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 8003ce6:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003cea:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8003cee:	881b      	ldrh	r3, [r3, #0]
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	481e      	ldr	r0, [pc, #120]	@ (8003d74 <io_virtual_load+0x214>)
 8003cfa:	f014 fd22 	bl	8018742 <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 8003cfe:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003d02:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003d06:	881a      	ldrh	r2, [r3, #0]
 8003d08:	4b1b      	ldr	r3, [pc, #108]	@ (8003d78 <io_virtual_load+0x218>)
 8003d0a:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8003d0c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003d10:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003d14:	881b      	ldrh	r3, [r3, #0]
 8003d16:	005a      	lsls	r2, r3, #1
 8003d18:	f107 030c 	add.w	r3, r7, #12
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	4817      	ldr	r0, [pc, #92]	@ (8003d7c <io_virtual_load+0x21c>)
 8003d20:	f014 fd0f 	bl	8018742 <memcpy>

	baseAddress += offset;
 8003d24:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003d28:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003d2c:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8003d30:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8003d34:	8811      	ldrh	r1, [r2, #0]
 8003d36:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8003d3a:	440a      	add	r2, r1
 8003d3c:	801a      	strh	r2, [r3, #0]
	baseAddress += sizeof(stored_crc);
 8003d3e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003d42:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003d46:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8003d4a:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8003d4e:	8812      	ldrh	r2, [r2, #0]
 8003d50:	3202      	adds	r2, #2
 8003d52:	801a      	strh	r2, [r3, #0]

	return io_holding_reg_type_load(baseAddress);
 8003d54:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003d58:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003d5c:	881b      	ldrh	r3, [r3, #0]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7ff f93e 	bl	8002fe0 <io_holding_reg_type_load>
 8003d64:	4603      	mov	r3, r0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	2000100c 	.word	0x2000100c
 8003d74:	20000f8c 	.word	0x20000f8c
 8003d78:	20001110 	.word	0x20001110
 8003d7c:	20001010 	.word	0x20001010

08003d80 <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 8003d84:	4b0a      	ldr	r3, [pc, #40]	@ (8003db0 <io_virtual_clear+0x30>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003d8a:	4b0a      	ldr	r3, [pc, #40]	@ (8003db4 <io_virtual_clear+0x34>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003d90:	2280      	movs	r2, #128	@ 0x80
 8003d92:	2100      	movs	r1, #0
 8003d94:	4808      	ldr	r0, [pc, #32]	@ (8003db8 <io_virtual_clear+0x38>)
 8003d96:	f014 fc54 	bl	8018642 <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003d9a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d9e:	2100      	movs	r1, #0
 8003da0:	4806      	ldr	r0, [pc, #24]	@ (8003dbc <io_virtual_clear+0x3c>)
 8003da2:	f014 fc4e 	bl	8018642 <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	return automation_save_rules();
 8003da6:	f7fd fafd 	bl	80013a4 <automation_save_rules>
 8003daa:	4603      	mov	r3, r0
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	2000100c 	.word	0x2000100c
 8003db4:	20001110 	.word	0x20001110
 8003db8:	20000f8c 	.word	0x20000f8c
 8003dbc:	20001010 	.word	0x20001010

08003dc0 <io_virtual_factory_reset>:

bool io_virtual_factory_reset(uint16_t baseAddress) {
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	80fb      	strh	r3, [r7, #6]
	virtual_coil_channel_count = 0;
 8003dca:	4b0d      	ldr	r3, [pc, #52]	@ (8003e00 <io_virtual_factory_reset+0x40>)
 8003dcc:	2200      	movs	r2, #0
 8003dce:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8003e04 <io_virtual_factory_reset+0x44>)
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8003dd6:	2280      	movs	r2, #128	@ 0x80
 8003dd8:	2100      	movs	r1, #0
 8003dda:	480b      	ldr	r0, [pc, #44]	@ (8003e08 <io_virtual_factory_reset+0x48>)
 8003ddc:	f014 fc31 	bl	8018642 <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003de0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003de4:	2100      	movs	r1, #0
 8003de6:	4809      	ldr	r0, [pc, #36]	@ (8003e0c <io_virtual_factory_reset+0x4c>)
 8003de8:	f014 fc2b 	bl	8018642 <memset>

	// Save virtual registers to EEPROM
	io_virtual_save(baseAddress);
 8003dec:	88fb      	ldrh	r3, [r7, #6]
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7ff fe04 	bl	80039fc <io_virtual_save>
}
 8003df4:	bf00      	nop
 8003df6:	4618      	mov	r0, r3
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	2000100c 	.word	0x2000100c
 8003e04:	20001110 	.word	0x20001110
 8003e08:	20000f8c 	.word	0x20000f8c
 8003e0c:	20001010 	.word	0x20001010

08003e10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b096      	sub	sp, #88	@ 0x58
 8003e14:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003e16:	f004 f982 	bl	800811e <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003e1a:	f000 f9d7 	bl	80041cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003e1e:	f000 fbdb 	bl	80045d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8003e22:	f000 fba7 	bl	8004574 <MX_DMA_Init>
  MX_I2C1_Init();
 8003e26:	f000 fad9 	bl	80043dc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8003e2a:	f000 fb55 	bl	80044d8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8003e2e:	f000 fa19 	bl	8004264 <MX_ADC1_Init>
  MX_DAC1_Init();
 8003e32:	f000 fa8f 	bl	8004354 <MX_DAC1_Init>
  MX_USB_Device_Init();
 8003e36:	f013 f92d 	bl	8017094 <MX_USB_Device_Init>
  MX_SPI1_Init();
 8003e3a:	f000 fb0f 	bl	800445c <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8003e3e:	f00e fc09 	bl	8012654 <MX_FATFS_Init>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <main+0x3c>
    Error_Handler();
 8003e48:	f000 fc80 	bl	800474c <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8003e4c:	f7fd fc60 	bl	8001710 <display_Setup>
	display_Boot();
 8003e50:	f7fd fc64 	bl	800171c <display_Boot>
	#define DEBOUNCE_DELAY 50 // milliseconds
	#define FACTORY_RESET_HOLD_TIME 5000 // milliseconds
	#define FACTORY_RESET_CHECK_INTERVAL 50 // milliseconds

	// Initialise I2C in case of factory reset
	I2C_Setup(&hi2c1);
 8003e54:	48c2      	ldr	r0, [pc, #776]	@ (8004160 <main+0x350>)
 8003e56:	f7fe fa1b 	bl	8002290 <I2C_Setup>

	// Initialise SD if installed
	HAL_Delay(2000);
 8003e5a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003e5e:	f004 f9cf 	bl	8008200 <HAL_Delay>
	SD_Detect();
 8003e62:	f003 fb99 	bl	8007598 <SD_Detect>
	SD_Log("System booting");
 8003e66:	48bf      	ldr	r0, [pc, #764]	@ (8004164 <main+0x354>)
 8003e68:	f003 fb9e 	bl	80075a8 <SD_Log>

	// Check for Factory Reset
	GPIO_PinState factoryResetBtn = HAL_GPIO_ReadPin(GPIOB, BTN2_Pin);
 8003e6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003e70:	48bd      	ldr	r0, [pc, #756]	@ (8004168 <main+0x358>)
 8003e72:	f006 fe51 	bl	800ab18 <HAL_GPIO_ReadPin>
 8003e76:	4603      	mov	r3, r0
 8003e78:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	if (factoryResetBtn == GPIO_PIN_SET) {
 8003e7c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d144      	bne.n	8003f0e <main+0xfe>
		uint32_t heldTime = 0;
 8003e84:	2300      	movs	r3, #0
 8003e86:	657b      	str	r3, [r7, #84]	@ 0x54

		SD_Log("Factory reset initiated by user");
 8003e88:	48b8      	ldr	r0, [pc, #736]	@ (800416c <main+0x35c>)
 8003e8a:	f003 fb8d 	bl	80075a8 <SD_Log>
		display_FactoryResetPage(0); // main
 8003e8e:	2000      	movs	r0, #0
 8003e90:	f7fe f880 	bl	8001f94 <display_FactoryResetPage>

		while (1) {
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 8003e94:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003e98:	48b3      	ldr	r0, [pc, #716]	@ (8004168 <main+0x358>)
 8003e9a:	f006 fe3d 	bl	800ab18 <HAL_GPIO_ReadPin>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d128      	bne.n	8003ef6 <main+0xe6>
				HAL_Delay(FACTORY_RESET_CHECK_INTERVAL);
 8003ea4:	2032      	movs	r0, #50	@ 0x32
 8003ea6:	f004 f9ab 	bl	8008200 <HAL_Delay>
				heldTime += FACTORY_RESET_CHECK_INTERVAL;
 8003eaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003eac:	3332      	adds	r3, #50	@ 0x32
 8003eae:	657b      	str	r3, [r7, #84]	@ 0x54

				if (heldTime >= FACTORY_RESET_HOLD_TIME) {
 8003eb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003eb2:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d9ec      	bls.n	8003e94 <main+0x84>
					// Button held for x ms, perform factory reset, and then continue as usual with boot
					if(!automation_factory_reset()) {
 8003eba:	f7fd fb0f 	bl	80014dc <automation_factory_reset>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	f083 0301 	eor.w	r3, r3, #1
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00a      	beq.n	8003ee0 <main+0xd0>
						// Reset Failed, display fail screen
						display_FactoryResetPage(2); // failure
 8003eca:	2002      	movs	r0, #2
 8003ecc:	f7fe f862 	bl	8001f94 <display_FactoryResetPage>
						SD_Log("Factory reset failed");
 8003ed0:	48a7      	ldr	r0, [pc, #668]	@ (8004170 <main+0x360>)
 8003ed2:	f003 fb69 	bl	80075a8 <SD_Log>
						HAL_Delay(4000);
 8003ed6:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003eda:	f004 f991 	bl	8008200 <HAL_Delay>

						// Continue with boot...
						break;
 8003ede:	e014      	b.n	8003f0a <main+0xfa>
					} else {
						// Display success screen
						display_FactoryResetPage(1); // successful
 8003ee0:	2001      	movs	r0, #1
 8003ee2:	f7fe f857 	bl	8001f94 <display_FactoryResetPage>
						SD_Log("Factory reset successful");
 8003ee6:	48a3      	ldr	r0, [pc, #652]	@ (8004174 <main+0x364>)
 8003ee8:	f003 fb5e 	bl	80075a8 <SD_Log>
						HAL_Delay(4000);
 8003eec:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003ef0:	f004 f986 	bl	8008200 <HAL_Delay>

						// Continue with boot
						break;
 8003ef4:	e009      	b.n	8003f0a <main+0xfa>
					}
				}
			} else {
				display_FactoryResetPage(3); // cancelled
 8003ef6:	2003      	movs	r0, #3
 8003ef8:	f7fe f84c 	bl	8001f94 <display_FactoryResetPage>
				SD_Log("Factory reset aborted by user");
 8003efc:	489e      	ldr	r0, [pc, #632]	@ (8004178 <main+0x368>)
 8003efe:	f003 fb53 	bl	80075a8 <SD_Log>
				HAL_Delay(4000);
 8003f02:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003f06:	f004 f97b 	bl	8008200 <HAL_Delay>
				break;
			}

		}

		display_Boot();
 8003f0a:	f7fd fc07 	bl	800171c <display_Boot>
	}

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8003f0e:	2001      	movs	r0, #1
 8003f10:	f001 f8f8 	bl	8005104 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1 [RS485_Setup must be called AFTER modbus_setup]
 8003f14:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003f18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f1c:	f003 f81a 	bl	8006f54 <RS485_Setup>

  	// Initialise Devices
  	INA226_Init(&hi2c1);
 8003f20:	488f      	ldr	r0, [pc, #572]	@ (8004160 <main+0x350>)
 8003f22:	f7fe fa83 	bl	800242c <INA226_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 8003f26:	4a95      	ldr	r2, [pc, #596]	@ (800417c <main+0x36c>)
 8003f28:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003f2c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f30:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 8003f34:	4a92      	ldr	r2, [pc, #584]	@ (8004180 <main+0x370>)
 8003f36:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003f3a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f3e:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 8003f42:	4a90      	ldr	r2, [pc, #576]	@ (8004184 <main+0x374>)
 8003f44:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003f48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f4c:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 8003f50:	4a8d      	ldr	r2, [pc, #564]	@ (8004188 <main+0x378>)
 8003f52:	f107 0320 	add.w	r3, r7, #32
 8003f56:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f5a:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 8003f5e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003f62:	4619      	mov	r1, r3
 8003f64:	4889      	ldr	r0, [pc, #548]	@ (800418c <main+0x37c>)
 8003f66:	f7fe fcf7 	bl	8002958 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 8003f6a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003f6e:	4619      	mov	r1, r3
 8003f70:	4886      	ldr	r0, [pc, #536]	@ (800418c <main+0x37c>)
 8003f72:	f7fe fcf1 	bl	8002958 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 8003f76:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003f7a:	4619      	mov	r1, r3
 8003f7c:	4883      	ldr	r0, [pc, #524]	@ (800418c <main+0x37c>)
 8003f7e:	f7fe fceb 	bl	8002958 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 8003f82:	f107 0320 	add.w	r3, r7, #32
 8003f86:	4619      	mov	r1, r3
 8003f88:	4880      	ldr	r0, [pc, #512]	@ (800418c <main+0x37c>)
 8003f8a:	f7fe fce5 	bl	8002958 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8003f8e:	4a80      	ldr	r2, [pc, #512]	@ (8004190 <main+0x380>)
 8003f90:	f107 0318 	add.w	r3, r7, #24
 8003f94:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f98:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8003f9c:	4a7d      	ldr	r2, [pc, #500]	@ (8004194 <main+0x384>)
 8003f9e:	f107 0310 	add.w	r3, r7, #16
 8003fa2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003fa6:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8003faa:	4a7b      	ldr	r2, [pc, #492]	@ (8004198 <main+0x388>)
 8003fac:	f107 0308 	add.w	r3, r7, #8
 8003fb0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003fb4:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8003fb8:	4a78      	ldr	r2, [pc, #480]	@ (800419c <main+0x38c>)
 8003fba:	463b      	mov	r3, r7
 8003fbc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003fc0:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8003fc4:	f107 0318 	add.w	r3, r7, #24
 8003fc8:	4619      	mov	r1, r3
 8003fca:	4875      	ldr	r0, [pc, #468]	@ (80041a0 <main+0x390>)
 8003fcc:	f7fe fd8c 	bl	8002ae8 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8003fd0:	f107 0310 	add.w	r3, r7, #16
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	4872      	ldr	r0, [pc, #456]	@ (80041a0 <main+0x390>)
 8003fd8:	f7fe fd86 	bl	8002ae8 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8003fdc:	f107 0308 	add.w	r3, r7, #8
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	486f      	ldr	r0, [pc, #444]	@ (80041a0 <main+0x390>)
 8003fe4:	f7fe fd80 	bl	8002ae8 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8003fe8:	463b      	mov	r3, r7
 8003fea:	4619      	mov	r1, r3
 8003fec:	486c      	ldr	r0, [pc, #432]	@ (80041a0 <main+0x390>)
 8003fee:	f7fe fd7b 	bl	8002ae8 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1, IO_HOLDING_REG_VOLTAGE);
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	2100      	movs	r1, #0
 8003ff6:	486b      	ldr	r0, [pc, #428]	@ (80041a4 <main+0x394>)
 8003ff8:	f7fe fde0 	bl	8002bbc <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2, IO_HOLDING_REG_VOLTAGE);
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	2110      	movs	r1, #16
 8004000:	4868      	ldr	r0, [pc, #416]	@ (80041a4 <main+0x394>)
 8004002:	f7fe fddb 	bl	8002bbc <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1, IO_INPUT_REG_VOLTAGE);
 8004006:	2200      	movs	r2, #0
 8004008:	4967      	ldr	r1, [pc, #412]	@ (80041a8 <main+0x398>)
 800400a:	4868      	ldr	r0, [pc, #416]	@ (80041ac <main+0x39c>)
 800400c:	f7ff f8e2 	bl	80031d4 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2, IO_INPUT_REG_VOLTAGE);
 8004010:	2200      	movs	r2, #0
 8004012:	4967      	ldr	r1, [pc, #412]	@ (80041b0 <main+0x3a0>)
 8004014:	4865      	ldr	r0, [pc, #404]	@ (80041ac <main+0x39c>)
 8004016:	f7ff f8dd 	bl	80031d4 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11, IO_INPUT_REG_VOLTAGE);
 800401a:	2200      	movs	r2, #0
 800401c:	4965      	ldr	r1, [pc, #404]	@ (80041b4 <main+0x3a4>)
 800401e:	4863      	ldr	r0, [pc, #396]	@ (80041ac <main+0x39c>)
 8004020:	f7ff f8d8 	bl	80031d4 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14, IO_INPUT_REG_VOLTAGE);
 8004024:	2200      	movs	r2, #0
 8004026:	4964      	ldr	r1, [pc, #400]	@ (80041b8 <main+0x3a8>)
 8004028:	4860      	ldr	r0, [pc, #384]	@ (80041ac <main+0x39c>)
 800402a:	f7ff f8d3 	bl	80031d4 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 800402e:	2200      	movs	r2, #0
 8004030:	494b      	ldr	r1, [pc, #300]	@ (8004160 <main+0x350>)
 8004032:	4862      	ldr	r0, [pc, #392]	@ (80041bc <main+0x3ac>)
 8004034:	f7ff f8ce 	bl	80031d4 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 8004038:	2200      	movs	r2, #0
 800403a:	4949      	ldr	r1, [pc, #292]	@ (8004160 <main+0x350>)
 800403c:	4860      	ldr	r0, [pc, #384]	@ (80041c0 <main+0x3b0>)
 800403e:	f7ff f8c9 	bl	80031d4 <io_input_reg_add_channel>

  	// Initialise Automation
  	// This MUST be done AFTER the physical channels have been added ^^ or else the stored analogue modes (voltage/current) cannot be set
  	automation_Init();
 8004042:	f7fd f8bd 	bl	80011c0 <automation_Init>
  	io_input_reg_add_channel(io_modbus_slave_read, 1); // modbus slave channel 1 = temperature
  	// Note, these values need to be / 10 to get actual value.
	*/

  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8004046:	2201      	movs	r2, #1
 8004048:	2140      	movs	r1, #64	@ 0x40
 800404a:	485e      	ldr	r0, [pc, #376]	@ (80041c4 <main+0x3b4>)
 800404c:	f006 fd7c 	bl	800ab48 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8004050:	203c      	movs	r0, #60	@ 0x3c
 8004052:	f004 f8d5 	bl	8008200 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8004056:	2200      	movs	r2, #0
 8004058:	2140      	movs	r1, #64	@ 0x40
 800405a:	485a      	ldr	r0, [pc, #360]	@ (80041c4 <main+0x3b4>)
 800405c:	f006 fd74 	bl	800ab48 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8004060:	203c      	movs	r0, #60	@ 0x3c
 8004062:	f004 f8cd 	bl	8008200 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8004066:	2201      	movs	r2, #1
 8004068:	2140      	movs	r1, #64	@ 0x40
 800406a:	4856      	ldr	r0, [pc, #344]	@ (80041c4 <main+0x3b4>)
 800406c:	f006 fd6c 	bl	800ab48 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8004070:	203c      	movs	r0, #60	@ 0x3c
 8004072:	f004 f8c5 	bl	8008200 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8004076:	2200      	movs	r2, #0
 8004078:	2140      	movs	r1, #64	@ 0x40
 800407a:	4852      	ldr	r0, [pc, #328]	@ (80041c4 <main+0x3b4>)
 800407c:	f006 fd64 	bl	800ab48 <HAL_GPIO_WritePin>

	HAL_Delay(2500);
 8004080:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8004084:	f004 f8bc 	bl	8008200 <HAL_Delay>

	SD_Log("System boot complete");
 8004088:	484f      	ldr	r0, [pc, #316]	@ (80041c8 <main+0x3b8>)
 800408a:	f003 fa8d 	bl	80075a8 <SD_Log>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 800408e:	f7fd fb6f 	bl	8001770 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8004092:	2300      	movs	r3, #0
 8004094:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	uint32_t lastButtonPress = 0;
 8004098:	2300      	movs	r3, #0
 800409a:	64fb      	str	r3, [r7, #76]	@ 0x4c

	uint32_t loopCounter = 0;
 800409c:	2300      	movs	r3, #0
 800409e:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 80040a0:	f004 f8a2 	bl	80081e8 <HAL_GetTick>
 80040a4:	6478      	str	r0, [r7, #68]	@ 0x44

  while (1)
  {
	  loopCounter++;
 80040a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040a8:	3301      	adds	r3, #1
 80040aa:	64bb      	str	r3, [r7, #72]	@ 0x48

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 80040ac:	f003 f868 	bl	8007180 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 80040b0:	f003 f8ba 	bl	8007228 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* MODBUS SLAVE POLLING (US AS MASTER) BEGIN*/
	  io_modbus_slave_poll_all();
 80040b4:	f7ff fb3a 	bl	800372c <io_modbus_slave_poll_all>
	  modbus_master_poll_timeout();
 80040b8:	f000 fffe 	bl	80050b8 <modbus_master_poll_timeout>
	  /* MODBUS SLAVE POLLING (US AS MASTER) END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 80040bc:	f7fd f886 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 80040c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80040c4:	483f      	ldr	r0, [pc, #252]	@ (80041c4 <main+0x3b4>)
 80040c6:	f006 fd27 	bl	800ab18 <HAL_GPIO_ReadPin>
 80040ca:	4603      	mov	r3, r0
 80040cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
	  if (btn1 == GPIO_PIN_SET) {
 80040d0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d113      	bne.n	8004100 <main+0x2f0>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 80040d8:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d116      	bne.n	800410e <main+0x2fe>
 80040e0:	f004 f882 	bl	80081e8 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	2b32      	cmp	r3, #50	@ 0x32
 80040ec:	d90f      	bls.n	800410e <main+0x2fe>
			  display_BtnPress();
 80040ee:	f7fd ffe7 	bl	80020c0 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 80040f2:	f004 f879 	bl	80081e8 <HAL_GetTick>
 80040f6:	64f8      	str	r0, [r7, #76]	@ 0x4c
			  btn1status = 1;
 80040f8:	2301      	movs	r3, #1
 80040fa:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 80040fe:	e006      	b.n	800410e <main+0x2fe>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 8004100:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004104:	2b00      	cmp	r3, #0
 8004106:	d102      	bne.n	800410e <main+0x2fe>
		  btn1status = 0;
 8004108:	2300      	movs	r3, #0
 800410a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 800410e:	f004 f86b 	bl	80081e8 <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800411c:	d205      	bcs.n	800412a <main+0x31a>
 800411e:	f004 f863 	bl	80081e8 <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004126:	4293      	cmp	r3, r2
 8004128:	d906      	bls.n	8004138 <main+0x328>
		  lastTimeTick = HAL_GetTick();
 800412a:	f004 f85d 	bl	80081e8 <HAL_GetTick>
 800412e:	6478      	str	r0, [r7, #68]	@ 0x44
		  loopCounter = 0;
 8004130:	2300      	movs	r3, #0
 8004132:	64bb      	str	r3, [r7, #72]	@ 0x48

		  // Update display
		  display_StatusPage();
 8004134:	f7fd fb1c 	bl	8001770 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8004138:	f004 f856 	bl	80081e8 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004146:	4293      	cmp	r3, r2
 8004148:	d805      	bhi.n	8004156 <main+0x346>
 800414a:	f004 f84d 	bl	80081e8 <HAL_GetTick>
 800414e:	4602      	mov	r2, r0
 8004150:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004152:	4293      	cmp	r3, r2
 8004154:	d9a7      	bls.n	80040a6 <main+0x296>
		  display_setPage(0);
 8004156:	2000      	movs	r0, #0
 8004158:	f7fd ffcc 	bl	80020f4 <display_setPage>
  {
 800415c:	e7a3      	b.n	80040a6 <main+0x296>
 800415e:	bf00      	nop
 8004160:	20001194 	.word	0x20001194
 8004164:	0801a9b8 	.word	0x0801a9b8
 8004168:	48000400 	.word	0x48000400
 800416c:	0801a9c8 	.word	0x0801a9c8
 8004170:	0801a9e8 	.word	0x0801a9e8
 8004174:	0801aa00 	.word	0x0801aa00
 8004178:	0801aa1c 	.word	0x0801aa1c
 800417c:	0801aa54 	.word	0x0801aa54
 8004180:	0801aa5c 	.word	0x0801aa5c
 8004184:	0801aa64 	.word	0x0801aa64
 8004188:	0801aa6c 	.word	0x0801aa6c
 800418c:	08002ac1 	.word	0x08002ac1
 8004190:	0801aa74 	.word	0x0801aa74
 8004194:	0801aa7c 	.word	0x0801aa7c
 8004198:	0801aa84 	.word	0x0801aa84
 800419c:	0801aa8c 	.word	0x0801aa8c
 80041a0:	08002b95 	.word	0x08002b95
 80041a4:	08002d4d 	.word	0x08002d4d
 80041a8:	04300002 	.word	0x04300002
 80041ac:	080032d5 	.word	0x080032d5
 80041b0:	08600004 	.word	0x08600004
 80041b4:	2e300800 	.word	0x2e300800
 80041b8:	3ac04000 	.word	0x3ac04000
 80041bc:	08002465 	.word	0x08002465
 80041c0:	080024a5 	.word	0x080024a5
 80041c4:	48000800 	.word	0x48000800
 80041c8:	0801aa3c 	.word	0x0801aa3c

080041cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b094      	sub	sp, #80	@ 0x50
 80041d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80041d2:	f107 0318 	add.w	r3, r7, #24
 80041d6:	2238      	movs	r2, #56	@ 0x38
 80041d8:	2100      	movs	r1, #0
 80041da:	4618      	mov	r0, r3
 80041dc:	f014 fa31 	bl	8018642 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80041e0:	1d3b      	adds	r3, r7, #4
 80041e2:	2200      	movs	r2, #0
 80041e4:	601a      	str	r2, [r3, #0]
 80041e6:	605a      	str	r2, [r3, #4]
 80041e8:	609a      	str	r2, [r3, #8]
 80041ea:	60da      	str	r2, [r3, #12]
 80041ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80041ee:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80041f2:	f009 f911 	bl	800d418 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80041f6:	2302      	movs	r3, #2
 80041f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80041fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041fe:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004200:	2340      	movs	r3, #64	@ 0x40
 8004202:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004204:	2302      	movs	r3, #2
 8004206:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004208:	2302      	movs	r3, #2
 800420a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800420c:	2301      	movs	r3, #1
 800420e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8004210:	230c      	movs	r3, #12
 8004212:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004214:	2302      	movs	r3, #2
 8004216:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8004218:	2304      	movs	r3, #4
 800421a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800421c:	2302      	movs	r3, #2
 800421e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004220:	f107 0318 	add.w	r3, r7, #24
 8004224:	4618      	mov	r0, r3
 8004226:	f009 f9ab 	bl	800d580 <HAL_RCC_OscConfig>
 800422a:	4603      	mov	r3, r0
 800422c:	2b00      	cmp	r3, #0
 800422e:	d001      	beq.n	8004234 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8004230:	f000 fa8c 	bl	800474c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004234:	230f      	movs	r3, #15
 8004236:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004238:	2301      	movs	r3, #1
 800423a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800423c:	2300      	movs	r3, #0
 800423e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004240:	2300      	movs	r3, #0
 8004242:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004244:	2300      	movs	r3, #0
 8004246:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004248:	1d3b      	adds	r3, r7, #4
 800424a:	2100      	movs	r1, #0
 800424c:	4618      	mov	r0, r3
 800424e:	f009 fca9 	bl	800dba4 <HAL_RCC_ClockConfig>
 8004252:	4603      	mov	r3, r0
 8004254:	2b00      	cmp	r3, #0
 8004256:	d001      	beq.n	800425c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8004258:	f000 fa78 	bl	800474c <Error_Handler>
  }
}
 800425c:	bf00      	nop
 800425e:	3750      	adds	r7, #80	@ 0x50
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b08c      	sub	sp, #48	@ 0x30
 8004268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800426a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800426e:	2200      	movs	r2, #0
 8004270:	601a      	str	r2, [r3, #0]
 8004272:	605a      	str	r2, [r3, #4]
 8004274:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004276:	1d3b      	adds	r3, r7, #4
 8004278:	2220      	movs	r2, #32
 800427a:	2100      	movs	r1, #0
 800427c:	4618      	mov	r0, r3
 800427e:	f014 f9e0 	bl	8018642 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004282:	4b32      	ldr	r3, [pc, #200]	@ (800434c <MX_ADC1_Init+0xe8>)
 8004284:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004288:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800428a:	4b30      	ldr	r3, [pc, #192]	@ (800434c <MX_ADC1_Init+0xe8>)
 800428c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004290:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004292:	4b2e      	ldr	r3, [pc, #184]	@ (800434c <MX_ADC1_Init+0xe8>)
 8004294:	2200      	movs	r2, #0
 8004296:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004298:	4b2c      	ldr	r3, [pc, #176]	@ (800434c <MX_ADC1_Init+0xe8>)
 800429a:	2200      	movs	r2, #0
 800429c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800429e:	4b2b      	ldr	r3, [pc, #172]	@ (800434c <MX_ADC1_Init+0xe8>)
 80042a0:	2200      	movs	r2, #0
 80042a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80042a4:	4b29      	ldr	r3, [pc, #164]	@ (800434c <MX_ADC1_Init+0xe8>)
 80042a6:	2200      	movs	r2, #0
 80042a8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80042aa:	4b28      	ldr	r3, [pc, #160]	@ (800434c <MX_ADC1_Init+0xe8>)
 80042ac:	2204      	movs	r2, #4
 80042ae:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80042b0:	4b26      	ldr	r3, [pc, #152]	@ (800434c <MX_ADC1_Init+0xe8>)
 80042b2:	2200      	movs	r2, #0
 80042b4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80042b6:	4b25      	ldr	r3, [pc, #148]	@ (800434c <MX_ADC1_Init+0xe8>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80042bc:	4b23      	ldr	r3, [pc, #140]	@ (800434c <MX_ADC1_Init+0xe8>)
 80042be:	2201      	movs	r2, #1
 80042c0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80042c2:	4b22      	ldr	r3, [pc, #136]	@ (800434c <MX_ADC1_Init+0xe8>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80042ca:	4b20      	ldr	r3, [pc, #128]	@ (800434c <MX_ADC1_Init+0xe8>)
 80042cc:	2200      	movs	r2, #0
 80042ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80042d0:	4b1e      	ldr	r3, [pc, #120]	@ (800434c <MX_ADC1_Init+0xe8>)
 80042d2:	2200      	movs	r2, #0
 80042d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80042d6:	4b1d      	ldr	r3, [pc, #116]	@ (800434c <MX_ADC1_Init+0xe8>)
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80042de:	4b1b      	ldr	r3, [pc, #108]	@ (800434c <MX_ADC1_Init+0xe8>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80042e4:	4b19      	ldr	r3, [pc, #100]	@ (800434c <MX_ADC1_Init+0xe8>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80042ec:	4817      	ldr	r0, [pc, #92]	@ (800434c <MX_ADC1_Init+0xe8>)
 80042ee:	f004 fa23 	bl	8008738 <HAL_ADC_Init>
 80042f2:	4603      	mov	r3, r0
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d001      	beq.n	80042fc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80042f8:	f000 fa28 	bl	800474c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80042fc:	2300      	movs	r3, #0
 80042fe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004300:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004304:	4619      	mov	r1, r3
 8004306:	4811      	ldr	r0, [pc, #68]	@ (800434c <MX_ADC1_Init+0xe8>)
 8004308:	f005 fb28 	bl	800995c <HAL_ADCEx_MultiModeConfigChannel>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d001      	beq.n	8004316 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004312:	f000 fa1b 	bl	800474c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004316:	4b0e      	ldr	r3, [pc, #56]	@ (8004350 <MX_ADC1_Init+0xec>)
 8004318:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800431a:	2306      	movs	r3, #6
 800431c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800431e:	2300      	movs	r3, #0
 8004320:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004322:	237f      	movs	r3, #127	@ 0x7f
 8004324:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004326:	2304      	movs	r3, #4
 8004328:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800432a:	2300      	movs	r3, #0
 800432c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800432e:	1d3b      	adds	r3, r7, #4
 8004330:	4619      	mov	r1, r3
 8004332:	4806      	ldr	r0, [pc, #24]	@ (800434c <MX_ADC1_Init+0xe8>)
 8004334:	f004 fd5a 	bl	8008dec <HAL_ADC_ConfigChannel>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d001      	beq.n	8004342 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800433e:	f000 fa05 	bl	800474c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004342:	bf00      	nop
 8004344:	3730      	adds	r7, #48	@ 0x30
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	20001114 	.word	0x20001114
 8004350:	04300002 	.word	0x04300002

08004354 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b08c      	sub	sp, #48	@ 0x30
 8004358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800435a:	463b      	mov	r3, r7
 800435c:	2230      	movs	r2, #48	@ 0x30
 800435e:	2100      	movs	r1, #0
 8004360:	4618      	mov	r0, r3
 8004362:	f014 f96e 	bl	8018642 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8004366:	4b1b      	ldr	r3, [pc, #108]	@ (80043d4 <MX_DAC1_Init+0x80>)
 8004368:	4a1b      	ldr	r2, [pc, #108]	@ (80043d8 <MX_DAC1_Init+0x84>)
 800436a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800436c:	4819      	ldr	r0, [pc, #100]	@ (80043d4 <MX_DAC1_Init+0x80>)
 800436e:	f005 fca8 	bl	8009cc2 <HAL_DAC_Init>
 8004372:	4603      	mov	r3, r0
 8004374:	2b00      	cmp	r3, #0
 8004376:	d001      	beq.n	800437c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8004378:	f000 f9e8 	bl	800474c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800437c:	2302      	movs	r3, #2
 800437e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8004380:	2300      	movs	r3, #0
 8004382:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8004384:	2300      	movs	r3, #0
 8004386:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004388:	2300      	movs	r3, #0
 800438a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800438c:	2300      	movs	r3, #0
 800438e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8004390:	2300      	movs	r3, #0
 8004392:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8004394:	2300      	movs	r3, #0
 8004396:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8004398:	2301      	movs	r3, #1
 800439a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800439c:	2300      	movs	r3, #0
 800439e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80043a0:	463b      	mov	r3, r7
 80043a2:	2200      	movs	r2, #0
 80043a4:	4619      	mov	r1, r3
 80043a6:	480b      	ldr	r0, [pc, #44]	@ (80043d4 <MX_DAC1_Init+0x80>)
 80043a8:	f005 fd48 	bl	8009e3c <HAL_DAC_ConfigChannel>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80043b2:	f000 f9cb 	bl	800474c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80043b6:	463b      	mov	r3, r7
 80043b8:	2210      	movs	r2, #16
 80043ba:	4619      	mov	r1, r3
 80043bc:	4805      	ldr	r0, [pc, #20]	@ (80043d4 <MX_DAC1_Init+0x80>)
 80043be:	f005 fd3d 	bl	8009e3c <HAL_DAC_ConfigChannel>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80043c8:	f000 f9c0 	bl	800474c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80043cc:	bf00      	nop
 80043ce:	3730      	adds	r7, #48	@ 0x30
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	20001180 	.word	0x20001180
 80043d8:	50000800 	.word	0x50000800

080043dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80043e0:	4b1b      	ldr	r3, [pc, #108]	@ (8004450 <MX_I2C1_Init+0x74>)
 80043e2:	4a1c      	ldr	r2, [pc, #112]	@ (8004454 <MX_I2C1_Init+0x78>)
 80043e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 80043e6:	4b1a      	ldr	r3, [pc, #104]	@ (8004450 <MX_I2C1_Init+0x74>)
 80043e8:	4a1b      	ldr	r2, [pc, #108]	@ (8004458 <MX_I2C1_Init+0x7c>)
 80043ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80043ec:	4b18      	ldr	r3, [pc, #96]	@ (8004450 <MX_I2C1_Init+0x74>)
 80043ee:	2200      	movs	r2, #0
 80043f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80043f2:	4b17      	ldr	r3, [pc, #92]	@ (8004450 <MX_I2C1_Init+0x74>)
 80043f4:	2201      	movs	r2, #1
 80043f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80043f8:	4b15      	ldr	r3, [pc, #84]	@ (8004450 <MX_I2C1_Init+0x74>)
 80043fa:	2200      	movs	r2, #0
 80043fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80043fe:	4b14      	ldr	r3, [pc, #80]	@ (8004450 <MX_I2C1_Init+0x74>)
 8004400:	2200      	movs	r2, #0
 8004402:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004404:	4b12      	ldr	r3, [pc, #72]	@ (8004450 <MX_I2C1_Init+0x74>)
 8004406:	2200      	movs	r2, #0
 8004408:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800440a:	4b11      	ldr	r3, [pc, #68]	@ (8004450 <MX_I2C1_Init+0x74>)
 800440c:	2200      	movs	r2, #0
 800440e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004410:	4b0f      	ldr	r3, [pc, #60]	@ (8004450 <MX_I2C1_Init+0x74>)
 8004412:	2200      	movs	r2, #0
 8004414:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004416:	480e      	ldr	r0, [pc, #56]	@ (8004450 <MX_I2C1_Init+0x74>)
 8004418:	f006 fbae 	bl	800ab78 <HAL_I2C_Init>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004422:	f000 f993 	bl	800474c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004426:	2100      	movs	r1, #0
 8004428:	4809      	ldr	r0, [pc, #36]	@ (8004450 <MX_I2C1_Init+0x74>)
 800442a:	f007 fa5d 	bl	800b8e8 <HAL_I2CEx_ConfigAnalogFilter>
 800442e:	4603      	mov	r3, r0
 8004430:	2b00      	cmp	r3, #0
 8004432:	d001      	beq.n	8004438 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004434:	f000 f98a 	bl	800474c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004438:	2100      	movs	r1, #0
 800443a:	4805      	ldr	r0, [pc, #20]	@ (8004450 <MX_I2C1_Init+0x74>)
 800443c:	f007 fa9f 	bl	800b97e <HAL_I2CEx_ConfigDigitalFilter>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d001      	beq.n	800444a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004446:	f000 f981 	bl	800474c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800444a:	bf00      	nop
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	20001194 	.word	0x20001194
 8004454:	40005400 	.word	0x40005400
 8004458:	00300617 	.word	0x00300617

0800445c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004460:	4b1b      	ldr	r3, [pc, #108]	@ (80044d0 <MX_SPI1_Init+0x74>)
 8004462:	4a1c      	ldr	r2, [pc, #112]	@ (80044d4 <MX_SPI1_Init+0x78>)
 8004464:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004466:	4b1a      	ldr	r3, [pc, #104]	@ (80044d0 <MX_SPI1_Init+0x74>)
 8004468:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800446c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800446e:	4b18      	ldr	r3, [pc, #96]	@ (80044d0 <MX_SPI1_Init+0x74>)
 8004470:	2200      	movs	r2, #0
 8004472:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004474:	4b16      	ldr	r3, [pc, #88]	@ (80044d0 <MX_SPI1_Init+0x74>)
 8004476:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800447a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800447c:	4b14      	ldr	r3, [pc, #80]	@ (80044d0 <MX_SPI1_Init+0x74>)
 800447e:	2200      	movs	r2, #0
 8004480:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004482:	4b13      	ldr	r3, [pc, #76]	@ (80044d0 <MX_SPI1_Init+0x74>)
 8004484:	2200      	movs	r2, #0
 8004486:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004488:	4b11      	ldr	r3, [pc, #68]	@ (80044d0 <MX_SPI1_Init+0x74>)
 800448a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800448e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004490:	4b0f      	ldr	r3, [pc, #60]	@ (80044d0 <MX_SPI1_Init+0x74>)
 8004492:	2228      	movs	r2, #40	@ 0x28
 8004494:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004496:	4b0e      	ldr	r3, [pc, #56]	@ (80044d0 <MX_SPI1_Init+0x74>)
 8004498:	2200      	movs	r2, #0
 800449a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800449c:	4b0c      	ldr	r3, [pc, #48]	@ (80044d0 <MX_SPI1_Init+0x74>)
 800449e:	2200      	movs	r2, #0
 80044a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044a2:	4b0b      	ldr	r3, [pc, #44]	@ (80044d0 <MX_SPI1_Init+0x74>)
 80044a4:	2200      	movs	r2, #0
 80044a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80044a8:	4b09      	ldr	r3, [pc, #36]	@ (80044d0 <MX_SPI1_Init+0x74>)
 80044aa:	2207      	movs	r2, #7
 80044ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80044ae:	4b08      	ldr	r3, [pc, #32]	@ (80044d0 <MX_SPI1_Init+0x74>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80044b4:	4b06      	ldr	r3, [pc, #24]	@ (80044d0 <MX_SPI1_Init+0x74>)
 80044b6:	2208      	movs	r2, #8
 80044b8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80044ba:	4805      	ldr	r0, [pc, #20]	@ (80044d0 <MX_SPI1_Init+0x74>)
 80044bc:	f009 ff7e 	bl	800e3bc <HAL_SPI_Init>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d001      	beq.n	80044ca <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80044c6:	f000 f941 	bl	800474c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80044ca:	bf00      	nop
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	200011e8 	.word	0x200011e8
 80044d4:	40013000 	.word	0x40013000

080044d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80044dc:	4b23      	ldr	r3, [pc, #140]	@ (800456c <MX_USART1_UART_Init+0x94>)
 80044de:	4a24      	ldr	r2, [pc, #144]	@ (8004570 <MX_USART1_UART_Init+0x98>)
 80044e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80044e2:	4b22      	ldr	r3, [pc, #136]	@ (800456c <MX_USART1_UART_Init+0x94>)
 80044e4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80044e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80044ea:	4b20      	ldr	r3, [pc, #128]	@ (800456c <MX_USART1_UART_Init+0x94>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80044f0:	4b1e      	ldr	r3, [pc, #120]	@ (800456c <MX_USART1_UART_Init+0x94>)
 80044f2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80044f6:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80044f8:	4b1c      	ldr	r3, [pc, #112]	@ (800456c <MX_USART1_UART_Init+0x94>)
 80044fa:	2200      	movs	r2, #0
 80044fc:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80044fe:	4b1b      	ldr	r3, [pc, #108]	@ (800456c <MX_USART1_UART_Init+0x94>)
 8004500:	220c      	movs	r2, #12
 8004502:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004504:	4b19      	ldr	r3, [pc, #100]	@ (800456c <MX_USART1_UART_Init+0x94>)
 8004506:	2200      	movs	r2, #0
 8004508:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800450a:	4b18      	ldr	r3, [pc, #96]	@ (800456c <MX_USART1_UART_Init+0x94>)
 800450c:	2200      	movs	r2, #0
 800450e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004510:	4b16      	ldr	r3, [pc, #88]	@ (800456c <MX_USART1_UART_Init+0x94>)
 8004512:	2200      	movs	r2, #0
 8004514:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004516:	4b15      	ldr	r3, [pc, #84]	@ (800456c <MX_USART1_UART_Init+0x94>)
 8004518:	2200      	movs	r2, #0
 800451a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800451c:	4b13      	ldr	r3, [pc, #76]	@ (800456c <MX_USART1_UART_Init+0x94>)
 800451e:	2200      	movs	r2, #0
 8004520:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004522:	4812      	ldr	r0, [pc, #72]	@ (800456c <MX_USART1_UART_Init+0x94>)
 8004524:	f00a fcee 	bl	800ef04 <HAL_UART_Init>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d001      	beq.n	8004532 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800452e:	f000 f90d 	bl	800474c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004532:	2100      	movs	r1, #0
 8004534:	480d      	ldr	r0, [pc, #52]	@ (800456c <MX_USART1_UART_Init+0x94>)
 8004536:	f00c f8d6 	bl	80106e6 <HAL_UARTEx_SetTxFifoThreshold>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d001      	beq.n	8004544 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8004540:	f000 f904 	bl	800474c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004544:	2100      	movs	r1, #0
 8004546:	4809      	ldr	r0, [pc, #36]	@ (800456c <MX_USART1_UART_Init+0x94>)
 8004548:	f00c f90b 	bl	8010762 <HAL_UARTEx_SetRxFifoThreshold>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d001      	beq.n	8004556 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8004552:	f000 f8fb 	bl	800474c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004556:	4805      	ldr	r0, [pc, #20]	@ (800456c <MX_USART1_UART_Init+0x94>)
 8004558:	f00c f88c 	bl	8010674 <HAL_UARTEx_DisableFifoMode>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d001      	beq.n	8004566 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8004562:	f000 f8f3 	bl	800474c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004566:	bf00      	nop
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	2000124c 	.word	0x2000124c
 8004570:	40013800 	.word	0x40013800

08004574 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800457a:	4b16      	ldr	r3, [pc, #88]	@ (80045d4 <MX_DMA_Init+0x60>)
 800457c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800457e:	4a15      	ldr	r2, [pc, #84]	@ (80045d4 <MX_DMA_Init+0x60>)
 8004580:	f043 0304 	orr.w	r3, r3, #4
 8004584:	6493      	str	r3, [r2, #72]	@ 0x48
 8004586:	4b13      	ldr	r3, [pc, #76]	@ (80045d4 <MX_DMA_Init+0x60>)
 8004588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800458a:	f003 0304 	and.w	r3, r3, #4
 800458e:	607b      	str	r3, [r7, #4]
 8004590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004592:	4b10      	ldr	r3, [pc, #64]	@ (80045d4 <MX_DMA_Init+0x60>)
 8004594:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004596:	4a0f      	ldr	r2, [pc, #60]	@ (80045d4 <MX_DMA_Init+0x60>)
 8004598:	f043 0301 	orr.w	r3, r3, #1
 800459c:	6493      	str	r3, [r2, #72]	@ 0x48
 800459e:	4b0d      	ldr	r3, [pc, #52]	@ (80045d4 <MX_DMA_Init+0x60>)
 80045a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	603b      	str	r3, [r7, #0]
 80045a8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80045aa:	2200      	movs	r2, #0
 80045ac:	2100      	movs	r1, #0
 80045ae:	200b      	movs	r0, #11
 80045b0:	f005 fb53 	bl	8009c5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80045b4:	200b      	movs	r0, #11
 80045b6:	f005 fb6a 	bl	8009c8e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80045ba:	2200      	movs	r2, #0
 80045bc:	2100      	movs	r1, #0
 80045be:	200c      	movs	r0, #12
 80045c0:	f005 fb4b 	bl	8009c5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80045c4:	200c      	movs	r0, #12
 80045c6:	f005 fb62 	bl	8009c8e <HAL_NVIC_EnableIRQ>

}
 80045ca:	bf00      	nop
 80045cc:	3708      	adds	r7, #8
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	40021000 	.word	0x40021000

080045d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b088      	sub	sp, #32
 80045dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045de:	f107 030c 	add.w	r3, r7, #12
 80045e2:	2200      	movs	r2, #0
 80045e4:	601a      	str	r2, [r3, #0]
 80045e6:	605a      	str	r2, [r3, #4]
 80045e8:	609a      	str	r2, [r3, #8]
 80045ea:	60da      	str	r2, [r3, #12]
 80045ec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80045ee:	4b54      	ldr	r3, [pc, #336]	@ (8004740 <MX_GPIO_Init+0x168>)
 80045f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045f2:	4a53      	ldr	r2, [pc, #332]	@ (8004740 <MX_GPIO_Init+0x168>)
 80045f4:	f043 0304 	orr.w	r3, r3, #4
 80045f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045fa:	4b51      	ldr	r3, [pc, #324]	@ (8004740 <MX_GPIO_Init+0x168>)
 80045fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045fe:	f003 0304 	and.w	r3, r3, #4
 8004602:	60bb      	str	r3, [r7, #8]
 8004604:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004606:	4b4e      	ldr	r3, [pc, #312]	@ (8004740 <MX_GPIO_Init+0x168>)
 8004608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800460a:	4a4d      	ldr	r2, [pc, #308]	@ (8004740 <MX_GPIO_Init+0x168>)
 800460c:	f043 0301 	orr.w	r3, r3, #1
 8004610:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004612:	4b4b      	ldr	r3, [pc, #300]	@ (8004740 <MX_GPIO_Init+0x168>)
 8004614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004616:	f003 0301 	and.w	r3, r3, #1
 800461a:	607b      	str	r3, [r7, #4]
 800461c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800461e:	4b48      	ldr	r3, [pc, #288]	@ (8004740 <MX_GPIO_Init+0x168>)
 8004620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004622:	4a47      	ldr	r2, [pc, #284]	@ (8004740 <MX_GPIO_Init+0x168>)
 8004624:	f043 0302 	orr.w	r3, r3, #2
 8004628:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800462a:	4b45      	ldr	r3, [pc, #276]	@ (8004740 <MX_GPIO_Init+0x168>)
 800462c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	603b      	str	r3, [r7, #0]
 8004634:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8004636:	2200      	movs	r2, #0
 8004638:	f44f 6105 	mov.w	r1, #2128	@ 0x850
 800463c:	4841      	ldr	r0, [pc, #260]	@ (8004744 <MX_GPIO_Init+0x16c>)
 800463e:	f006 fa83 	bl	800ab48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8004642:	2200      	movs	r2, #0
 8004644:	2107      	movs	r1, #7
 8004646:	4840      	ldr	r0, [pc, #256]	@ (8004748 <MX_GPIO_Init+0x170>)
 8004648:	f006 fa7e 	bl	800ab48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 800464c:	2200      	movs	r2, #0
 800464e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004652:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004656:	f006 fa77 	bl	800ab48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 800465a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800465e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004660:	2300      	movs	r3, #0
 8004662:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004664:	2302      	movs	r3, #2
 8004666:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8004668:	f107 030c 	add.w	r3, r7, #12
 800466c:	4619      	mov	r1, r3
 800466e:	4835      	ldr	r0, [pc, #212]	@ (8004744 <MX_GPIO_Init+0x16c>)
 8004670:	f006 f8d0 	bl	800a814 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 8004674:	230c      	movs	r3, #12
 8004676:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004678:	2300      	movs	r3, #0
 800467a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800467c:	2300      	movs	r3, #0
 800467e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004680:	f107 030c 	add.w	r3, r7, #12
 8004684:	4619      	mov	r1, r3
 8004686:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800468a:	f006 f8c3 	bl	800a814 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin|SD_CS_Pin;
 800468e:	f44f 6305 	mov.w	r3, #2128	@ 0x850
 8004692:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004694:	2301      	movs	r3, #1
 8004696:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004698:	2300      	movs	r3, #0
 800469a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800469c:	2300      	movs	r3, #0
 800469e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046a0:	f107 030c 	add.w	r3, r7, #12
 80046a4:	4619      	mov	r1, r3
 80046a6:	4827      	ldr	r0, [pc, #156]	@ (8004744 <MX_GPIO_Init+0x16c>)
 80046a8:	f006 f8b4 	bl	800a814 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 80046ac:	2307      	movs	r3, #7
 80046ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046b0:	2301      	movs	r3, #1
 80046b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046b4:	2300      	movs	r3, #0
 80046b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046b8:	2300      	movs	r3, #0
 80046ba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046bc:	f107 030c 	add.w	r3, r7, #12
 80046c0:	4619      	mov	r1, r3
 80046c2:	4821      	ldr	r0, [pc, #132]	@ (8004748 <MX_GPIO_Init+0x170>)
 80046c4:	f006 f8a6 	bl	800a814 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 80046c8:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80046cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80046ce:	2300      	movs	r3, #0
 80046d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046d2:	2300      	movs	r3, #0
 80046d4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046d6:	f107 030c 	add.w	r3, r7, #12
 80046da:	4619      	mov	r1, r3
 80046dc:	481a      	ldr	r0, [pc, #104]	@ (8004748 <MX_GPIO_Init+0x170>)
 80046de:	f006 f899 	bl	800a814 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 80046e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80046e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046e8:	2301      	movs	r3, #1
 80046ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ec:	2300      	movs	r3, #0
 80046ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046f0:	2300      	movs	r3, #0
 80046f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 80046f4:	f107 030c 	add.w	r3, r7, #12
 80046f8:	4619      	mov	r1, r3
 80046fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80046fe:	f006 f889 	bl	800a814 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CARD_Pin */
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 8004702:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004706:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004708:	2300      	movs	r3, #0
 800470a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800470c:	2301      	movs	r3, #1
 800470e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 8004710:	f107 030c 	add.w	r3, r7, #12
 8004714:	4619      	mov	r1, r3
 8004716:	480b      	ldr	r0, [pc, #44]	@ (8004744 <MX_GPIO_Init+0x16c>)
 8004718:	f006 f87c 	bl	800a814 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 800471c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004720:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004722:	2300      	movs	r3, #0
 8004724:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004726:	2302      	movs	r3, #2
 8004728:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 800472a:	f107 030c 	add.w	r3, r7, #12
 800472e:	4619      	mov	r1, r3
 8004730:	4805      	ldr	r0, [pc, #20]	@ (8004748 <MX_GPIO_Init+0x170>)
 8004732:	f006 f86f 	bl	800a814 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004736:	bf00      	nop
 8004738:	3720      	adds	r7, #32
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	40021000 	.word	0x40021000
 8004744:	48000800 	.word	0x48000800
 8004748:	48000400 	.word	0x48000400

0800474c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800474c:	b480      	push	{r7}
 800474e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004750:	b672      	cpsid	i
}
 8004752:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004754:	bf00      	nop
 8004756:	e7fd      	b.n	8004754 <Error_Handler+0x8>

08004758 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b082      	sub	sp, #8
 800475c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800475e:	4b0f      	ldr	r3, [pc, #60]	@ (800479c <HAL_MspInit+0x44>)
 8004760:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004762:	4a0e      	ldr	r2, [pc, #56]	@ (800479c <HAL_MspInit+0x44>)
 8004764:	f043 0301 	orr.w	r3, r3, #1
 8004768:	6613      	str	r3, [r2, #96]	@ 0x60
 800476a:	4b0c      	ldr	r3, [pc, #48]	@ (800479c <HAL_MspInit+0x44>)
 800476c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	607b      	str	r3, [r7, #4]
 8004774:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004776:	4b09      	ldr	r3, [pc, #36]	@ (800479c <HAL_MspInit+0x44>)
 8004778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800477a:	4a08      	ldr	r2, [pc, #32]	@ (800479c <HAL_MspInit+0x44>)
 800477c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004780:	6593      	str	r3, [r2, #88]	@ 0x58
 8004782:	4b06      	ldr	r3, [pc, #24]	@ (800479c <HAL_MspInit+0x44>)
 8004784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004786:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800478a:	603b      	str	r3, [r7, #0]
 800478c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800478e:	f008 fee7 	bl	800d560 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004792:	bf00      	nop
 8004794:	3708      	adds	r7, #8
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	40021000 	.word	0x40021000

080047a0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b09c      	sub	sp, #112	@ 0x70
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047a8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80047ac:	2200      	movs	r2, #0
 80047ae:	601a      	str	r2, [r3, #0]
 80047b0:	605a      	str	r2, [r3, #4]
 80047b2:	609a      	str	r2, [r3, #8]
 80047b4:	60da      	str	r2, [r3, #12]
 80047b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80047b8:	f107 0318 	add.w	r3, r7, #24
 80047bc:	2244      	movs	r2, #68	@ 0x44
 80047be:	2100      	movs	r1, #0
 80047c0:	4618      	mov	r0, r3
 80047c2:	f013 ff3e 	bl	8018642 <memset>
  if(hadc->Instance==ADC1)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047ce:	d14d      	bne.n	800486c <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80047d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047d4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80047d6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80047da:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80047dc:	f107 0318 	add.w	r3, r7, #24
 80047e0:	4618      	mov	r0, r3
 80047e2:	f009 fbfb 	bl	800dfdc <HAL_RCCEx_PeriphCLKConfig>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d001      	beq.n	80047f0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80047ec:	f7ff ffae 	bl	800474c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80047f0:	4b20      	ldr	r3, [pc, #128]	@ (8004874 <HAL_ADC_MspInit+0xd4>)
 80047f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047f4:	4a1f      	ldr	r2, [pc, #124]	@ (8004874 <HAL_ADC_MspInit+0xd4>)
 80047f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80047fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047fc:	4b1d      	ldr	r3, [pc, #116]	@ (8004874 <HAL_ADC_MspInit+0xd4>)
 80047fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004800:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004804:	617b      	str	r3, [r7, #20]
 8004806:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004808:	4b1a      	ldr	r3, [pc, #104]	@ (8004874 <HAL_ADC_MspInit+0xd4>)
 800480a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800480c:	4a19      	ldr	r2, [pc, #100]	@ (8004874 <HAL_ADC_MspInit+0xd4>)
 800480e:	f043 0301 	orr.w	r3, r3, #1
 8004812:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004814:	4b17      	ldr	r3, [pc, #92]	@ (8004874 <HAL_ADC_MspInit+0xd4>)
 8004816:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004818:	f003 0301 	and.w	r3, r3, #1
 800481c:	613b      	str	r3, [r7, #16]
 800481e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004820:	4b14      	ldr	r3, [pc, #80]	@ (8004874 <HAL_ADC_MspInit+0xd4>)
 8004822:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004824:	4a13      	ldr	r2, [pc, #76]	@ (8004874 <HAL_ADC_MspInit+0xd4>)
 8004826:	f043 0302 	orr.w	r3, r3, #2
 800482a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800482c:	4b11      	ldr	r3, [pc, #68]	@ (8004874 <HAL_ADC_MspInit+0xd4>)
 800482e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	60fb      	str	r3, [r7, #12]
 8004836:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8004838:	2303      	movs	r3, #3
 800483a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800483c:	2303      	movs	r3, #3
 800483e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004840:	2300      	movs	r3, #0
 8004842:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004844:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004848:	4619      	mov	r1, r3
 800484a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800484e:	f005 ffe1 	bl	800a814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8004852:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004856:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004858:	2303      	movs	r3, #3
 800485a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800485c:	2300      	movs	r3, #0
 800485e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004860:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004864:	4619      	mov	r1, r3
 8004866:	4804      	ldr	r0, [pc, #16]	@ (8004878 <HAL_ADC_MspInit+0xd8>)
 8004868:	f005 ffd4 	bl	800a814 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800486c:	bf00      	nop
 800486e:	3770      	adds	r7, #112	@ 0x70
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}
 8004874:	40021000 	.word	0x40021000
 8004878:	48000400 	.word	0x48000400

0800487c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b08a      	sub	sp, #40	@ 0x28
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004884:	f107 0314 	add.w	r3, r7, #20
 8004888:	2200      	movs	r2, #0
 800488a:	601a      	str	r2, [r3, #0]
 800488c:	605a      	str	r2, [r3, #4]
 800488e:	609a      	str	r2, [r3, #8]
 8004890:	60da      	str	r2, [r3, #12]
 8004892:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a15      	ldr	r2, [pc, #84]	@ (80048f0 <HAL_DAC_MspInit+0x74>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d124      	bne.n	80048e8 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800489e:	4b15      	ldr	r3, [pc, #84]	@ (80048f4 <HAL_DAC_MspInit+0x78>)
 80048a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048a2:	4a14      	ldr	r2, [pc, #80]	@ (80048f4 <HAL_DAC_MspInit+0x78>)
 80048a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80048aa:	4b12      	ldr	r3, [pc, #72]	@ (80048f4 <HAL_DAC_MspInit+0x78>)
 80048ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048b2:	613b      	str	r3, [r7, #16]
 80048b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048b6:	4b0f      	ldr	r3, [pc, #60]	@ (80048f4 <HAL_DAC_MspInit+0x78>)
 80048b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ba:	4a0e      	ldr	r2, [pc, #56]	@ (80048f4 <HAL_DAC_MspInit+0x78>)
 80048bc:	f043 0301 	orr.w	r3, r3, #1
 80048c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80048c2:	4b0c      	ldr	r3, [pc, #48]	@ (80048f4 <HAL_DAC_MspInit+0x78>)
 80048c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048c6:	f003 0301 	and.w	r3, r3, #1
 80048ca:	60fb      	str	r3, [r7, #12]
 80048cc:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 80048ce:	2330      	movs	r3, #48	@ 0x30
 80048d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048d2:	2303      	movs	r3, #3
 80048d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048d6:	2300      	movs	r3, #0
 80048d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048da:	f107 0314 	add.w	r3, r7, #20
 80048de:	4619      	mov	r1, r3
 80048e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80048e4:	f005 ff96 	bl	800a814 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80048e8:	bf00      	nop
 80048ea:	3728      	adds	r7, #40	@ 0x28
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	50000800 	.word	0x50000800
 80048f4:	40021000 	.word	0x40021000

080048f8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b09c      	sub	sp, #112	@ 0x70
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004900:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004904:	2200      	movs	r2, #0
 8004906:	601a      	str	r2, [r3, #0]
 8004908:	605a      	str	r2, [r3, #4]
 800490a:	609a      	str	r2, [r3, #8]
 800490c:	60da      	str	r2, [r3, #12]
 800490e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004910:	f107 0318 	add.w	r3, r7, #24
 8004914:	2244      	movs	r2, #68	@ 0x44
 8004916:	2100      	movs	r1, #0
 8004918:	4618      	mov	r0, r3
 800491a:	f013 fe92 	bl	8018642 <memset>
  if(hi2c->Instance==I2C1)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a2d      	ldr	r2, [pc, #180]	@ (80049d8 <HAL_I2C_MspInit+0xe0>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d153      	bne.n	80049d0 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004928:	2340      	movs	r3, #64	@ 0x40
 800492a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800492c:	2300      	movs	r3, #0
 800492e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004930:	f107 0318 	add.w	r3, r7, #24
 8004934:	4618      	mov	r0, r3
 8004936:	f009 fb51 	bl	800dfdc <HAL_RCCEx_PeriphCLKConfig>
 800493a:	4603      	mov	r3, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d001      	beq.n	8004944 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004940:	f7ff ff04 	bl	800474c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004944:	4b25      	ldr	r3, [pc, #148]	@ (80049dc <HAL_I2C_MspInit+0xe4>)
 8004946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004948:	4a24      	ldr	r2, [pc, #144]	@ (80049dc <HAL_I2C_MspInit+0xe4>)
 800494a:	f043 0301 	orr.w	r3, r3, #1
 800494e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004950:	4b22      	ldr	r3, [pc, #136]	@ (80049dc <HAL_I2C_MspInit+0xe4>)
 8004952:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004954:	f003 0301 	and.w	r3, r3, #1
 8004958:	617b      	str	r3, [r7, #20]
 800495a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800495c:	4b1f      	ldr	r3, [pc, #124]	@ (80049dc <HAL_I2C_MspInit+0xe4>)
 800495e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004960:	4a1e      	ldr	r2, [pc, #120]	@ (80049dc <HAL_I2C_MspInit+0xe4>)
 8004962:	f043 0302 	orr.w	r3, r3, #2
 8004966:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004968:	4b1c      	ldr	r3, [pc, #112]	@ (80049dc <HAL_I2C_MspInit+0xe4>)
 800496a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800496c:	f003 0302 	and.w	r3, r3, #2
 8004970:	613b      	str	r3, [r7, #16]
 8004972:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004974:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004978:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800497a:	2312      	movs	r3, #18
 800497c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800497e:	2300      	movs	r3, #0
 8004980:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004982:	2300      	movs	r3, #0
 8004984:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004986:	2304      	movs	r3, #4
 8004988:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800498a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800498e:	4619      	mov	r1, r3
 8004990:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004994:	f005 ff3e 	bl	800a814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004998:	2380      	movs	r3, #128	@ 0x80
 800499a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800499c:	2312      	movs	r3, #18
 800499e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049a0:	2300      	movs	r3, #0
 80049a2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049a4:	2300      	movs	r3, #0
 80049a6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80049a8:	2304      	movs	r3, #4
 80049aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049ac:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80049b0:	4619      	mov	r1, r3
 80049b2:	480b      	ldr	r0, [pc, #44]	@ (80049e0 <HAL_I2C_MspInit+0xe8>)
 80049b4:	f005 ff2e 	bl	800a814 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80049b8:	4b08      	ldr	r3, [pc, #32]	@ (80049dc <HAL_I2C_MspInit+0xe4>)
 80049ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049bc:	4a07      	ldr	r2, [pc, #28]	@ (80049dc <HAL_I2C_MspInit+0xe4>)
 80049be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80049c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80049c4:	4b05      	ldr	r3, [pc, #20]	@ (80049dc <HAL_I2C_MspInit+0xe4>)
 80049c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049cc:	60fb      	str	r3, [r7, #12]
 80049ce:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80049d0:	bf00      	nop
 80049d2:	3770      	adds	r7, #112	@ 0x70
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	40005400 	.word	0x40005400
 80049dc:	40021000 	.word	0x40021000
 80049e0:	48000400 	.word	0x48000400

080049e4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b08a      	sub	sp, #40	@ 0x28
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049ec:	f107 0314 	add.w	r3, r7, #20
 80049f0:	2200      	movs	r2, #0
 80049f2:	601a      	str	r2, [r3, #0]
 80049f4:	605a      	str	r2, [r3, #4]
 80049f6:	609a      	str	r2, [r3, #8]
 80049f8:	60da      	str	r2, [r3, #12]
 80049fa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a25      	ldr	r2, [pc, #148]	@ (8004a98 <HAL_SPI_MspInit+0xb4>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d144      	bne.n	8004a90 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004a06:	4b25      	ldr	r3, [pc, #148]	@ (8004a9c <HAL_SPI_MspInit+0xb8>)
 8004a08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a0a:	4a24      	ldr	r2, [pc, #144]	@ (8004a9c <HAL_SPI_MspInit+0xb8>)
 8004a0c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004a10:	6613      	str	r3, [r2, #96]	@ 0x60
 8004a12:	4b22      	ldr	r3, [pc, #136]	@ (8004a9c <HAL_SPI_MspInit+0xb8>)
 8004a14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a16:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a1a:	613b      	str	r3, [r7, #16]
 8004a1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a1e:	4b1f      	ldr	r3, [pc, #124]	@ (8004a9c <HAL_SPI_MspInit+0xb8>)
 8004a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a22:	4a1e      	ldr	r2, [pc, #120]	@ (8004a9c <HAL_SPI_MspInit+0xb8>)
 8004a24:	f043 0301 	orr.w	r3, r3, #1
 8004a28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8004a9c <HAL_SPI_MspInit+0xb8>)
 8004a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a2e:	f003 0301 	and.w	r3, r3, #1
 8004a32:	60fb      	str	r3, [r7, #12]
 8004a34:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a36:	4b19      	ldr	r3, [pc, #100]	@ (8004a9c <HAL_SPI_MspInit+0xb8>)
 8004a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a3a:	4a18      	ldr	r2, [pc, #96]	@ (8004a9c <HAL_SPI_MspInit+0xb8>)
 8004a3c:	f043 0302 	orr.w	r3, r3, #2
 8004a40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a42:	4b16      	ldr	r3, [pc, #88]	@ (8004a9c <HAL_SPI_MspInit+0xb8>)
 8004a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	60bb      	str	r3, [r7, #8]
 8004a4c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004a4e:	23c0      	movs	r3, #192	@ 0xc0
 8004a50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a52:	2302      	movs	r3, #2
 8004a54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a56:	2300      	movs	r3, #0
 8004a58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004a5e:	2305      	movs	r3, #5
 8004a60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a62:	f107 0314 	add.w	r3, r7, #20
 8004a66:	4619      	mov	r1, r3
 8004a68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004a6c:	f005 fed2 	bl	800a814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004a70:	2308      	movs	r3, #8
 8004a72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a74:	2302      	movs	r3, #2
 8004a76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004a80:	2305      	movs	r3, #5
 8004a82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a84:	f107 0314 	add.w	r3, r7, #20
 8004a88:	4619      	mov	r1, r3
 8004a8a:	4805      	ldr	r0, [pc, #20]	@ (8004aa0 <HAL_SPI_MspInit+0xbc>)
 8004a8c:	f005 fec2 	bl	800a814 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004a90:	bf00      	nop
 8004a92:	3728      	adds	r7, #40	@ 0x28
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	40013000 	.word	0x40013000
 8004a9c:	40021000 	.word	0x40021000
 8004aa0:	48000400 	.word	0x48000400

08004aa4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b09a      	sub	sp, #104	@ 0x68
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	601a      	str	r2, [r3, #0]
 8004ab4:	605a      	str	r2, [r3, #4]
 8004ab6:	609a      	str	r2, [r3, #8]
 8004ab8:	60da      	str	r2, [r3, #12]
 8004aba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004abc:	f107 0310 	add.w	r3, r7, #16
 8004ac0:	2244      	movs	r2, #68	@ 0x44
 8004ac2:	2100      	movs	r1, #0
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f013 fdbc 	bl	8018642 <memset>
  if(huart->Instance==USART1)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a4d      	ldr	r2, [pc, #308]	@ (8004c04 <HAL_UART_MspInit+0x160>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	f040 8093 	bne.w	8004bfc <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004ada:	2300      	movs	r3, #0
 8004adc:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ade:	f107 0310 	add.w	r3, r7, #16
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f009 fa7a 	bl	800dfdc <HAL_RCCEx_PeriphCLKConfig>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d001      	beq.n	8004af2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004aee:	f7ff fe2d 	bl	800474c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004af2:	4b45      	ldr	r3, [pc, #276]	@ (8004c08 <HAL_UART_MspInit+0x164>)
 8004af4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004af6:	4a44      	ldr	r2, [pc, #272]	@ (8004c08 <HAL_UART_MspInit+0x164>)
 8004af8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004afc:	6613      	str	r3, [r2, #96]	@ 0x60
 8004afe:	4b42      	ldr	r3, [pc, #264]	@ (8004c08 <HAL_UART_MspInit+0x164>)
 8004b00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b06:	60fb      	str	r3, [r7, #12]
 8004b08:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b0a:	4b3f      	ldr	r3, [pc, #252]	@ (8004c08 <HAL_UART_MspInit+0x164>)
 8004b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b0e:	4a3e      	ldr	r2, [pc, #248]	@ (8004c08 <HAL_UART_MspInit+0x164>)
 8004b10:	f043 0301 	orr.w	r3, r3, #1
 8004b14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b16:	4b3c      	ldr	r3, [pc, #240]	@ (8004c08 <HAL_UART_MspInit+0x164>)
 8004b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b1a:	f003 0301 	and.w	r3, r3, #1
 8004b1e:	60bb      	str	r3, [r7, #8]
 8004b20:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8004b22:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004b26:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b28:	2302      	movs	r3, #2
 8004b2a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b30:	2300      	movs	r3, #0
 8004b32:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004b34:	2307      	movs	r3, #7
 8004b36:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b38:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004b42:	f005 fe67 	bl	800a814 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8004b46:	4b31      	ldr	r3, [pc, #196]	@ (8004c0c <HAL_UART_MspInit+0x168>)
 8004b48:	4a31      	ldr	r2, [pc, #196]	@ (8004c10 <HAL_UART_MspInit+0x16c>)
 8004b4a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004b4c:	4b2f      	ldr	r3, [pc, #188]	@ (8004c0c <HAL_UART_MspInit+0x168>)
 8004b4e:	2218      	movs	r2, #24
 8004b50:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b52:	4b2e      	ldr	r3, [pc, #184]	@ (8004c0c <HAL_UART_MspInit+0x168>)
 8004b54:	2200      	movs	r2, #0
 8004b56:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b58:	4b2c      	ldr	r3, [pc, #176]	@ (8004c0c <HAL_UART_MspInit+0x168>)
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004b5e:	4b2b      	ldr	r3, [pc, #172]	@ (8004c0c <HAL_UART_MspInit+0x168>)
 8004b60:	2280      	movs	r2, #128	@ 0x80
 8004b62:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b64:	4b29      	ldr	r3, [pc, #164]	@ (8004c0c <HAL_UART_MspInit+0x168>)
 8004b66:	2200      	movs	r2, #0
 8004b68:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b6a:	4b28      	ldr	r3, [pc, #160]	@ (8004c0c <HAL_UART_MspInit+0x168>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004b70:	4b26      	ldr	r3, [pc, #152]	@ (8004c0c <HAL_UART_MspInit+0x168>)
 8004b72:	2200      	movs	r2, #0
 8004b74:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004b76:	4b25      	ldr	r3, [pc, #148]	@ (8004c0c <HAL_UART_MspInit+0x168>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004b7c:	4823      	ldr	r0, [pc, #140]	@ (8004c0c <HAL_UART_MspInit+0x168>)
 8004b7e:	f005 fb17 	bl	800a1b0 <HAL_DMA_Init>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d001      	beq.n	8004b8c <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8004b88:	f7ff fde0 	bl	800474c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a1f      	ldr	r2, [pc, #124]	@ (8004c0c <HAL_UART_MspInit+0x168>)
 8004b90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004b94:	4a1d      	ldr	r2, [pc, #116]	@ (8004c0c <HAL_UART_MspInit+0x168>)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8004b9a:	4b1e      	ldr	r3, [pc, #120]	@ (8004c14 <HAL_UART_MspInit+0x170>)
 8004b9c:	4a1e      	ldr	r2, [pc, #120]	@ (8004c18 <HAL_UART_MspInit+0x174>)
 8004b9e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8004ba0:	4b1c      	ldr	r3, [pc, #112]	@ (8004c14 <HAL_UART_MspInit+0x170>)
 8004ba2:	2219      	movs	r2, #25
 8004ba4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8004c14 <HAL_UART_MspInit+0x170>)
 8004ba8:	2210      	movs	r2, #16
 8004baa:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004bac:	4b19      	ldr	r3, [pc, #100]	@ (8004c14 <HAL_UART_MspInit+0x170>)
 8004bae:	2200      	movs	r2, #0
 8004bb0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004bb2:	4b18      	ldr	r3, [pc, #96]	@ (8004c14 <HAL_UART_MspInit+0x170>)
 8004bb4:	2280      	movs	r2, #128	@ 0x80
 8004bb6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004bb8:	4b16      	ldr	r3, [pc, #88]	@ (8004c14 <HAL_UART_MspInit+0x170>)
 8004bba:	2200      	movs	r2, #0
 8004bbc:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004bbe:	4b15      	ldr	r3, [pc, #84]	@ (8004c14 <HAL_UART_MspInit+0x170>)
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004bc4:	4b13      	ldr	r3, [pc, #76]	@ (8004c14 <HAL_UART_MspInit+0x170>)
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004bca:	4b12      	ldr	r3, [pc, #72]	@ (8004c14 <HAL_UART_MspInit+0x170>)
 8004bcc:	2200      	movs	r2, #0
 8004bce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004bd0:	4810      	ldr	r0, [pc, #64]	@ (8004c14 <HAL_UART_MspInit+0x170>)
 8004bd2:	f005 faed 	bl	800a1b0 <HAL_DMA_Init>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d001      	beq.n	8004be0 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8004bdc:	f7ff fdb6 	bl	800474c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	4a0c      	ldr	r2, [pc, #48]	@ (8004c14 <HAL_UART_MspInit+0x170>)
 8004be4:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004be6:	4a0b      	ldr	r2, [pc, #44]	@ (8004c14 <HAL_UART_MspInit+0x170>)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004bec:	2200      	movs	r2, #0
 8004bee:	2100      	movs	r1, #0
 8004bf0:	2025      	movs	r0, #37	@ 0x25
 8004bf2:	f005 f832 	bl	8009c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004bf6:	2025      	movs	r0, #37	@ 0x25
 8004bf8:	f005 f849 	bl	8009c8e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004bfc:	bf00      	nop
 8004bfe:	3768      	adds	r7, #104	@ 0x68
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	40013800 	.word	0x40013800
 8004c08:	40021000 	.word	0x40021000
 8004c0c:	200012e0 	.word	0x200012e0
 8004c10:	40020008 	.word	0x40020008
 8004c14:	20001340 	.word	0x20001340
 8004c18:	4002001c 	.word	0x4002001c

08004c1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004c20:	bf00      	nop
 8004c22:	e7fd      	b.n	8004c20 <NMI_Handler+0x4>

08004c24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c24:	b480      	push	{r7}
 8004c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c28:	bf00      	nop
 8004c2a:	e7fd      	b.n	8004c28 <HardFault_Handler+0x4>

08004c2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c30:	bf00      	nop
 8004c32:	e7fd      	b.n	8004c30 <MemManage_Handler+0x4>

08004c34 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c34:	b480      	push	{r7}
 8004c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c38:	bf00      	nop
 8004c3a:	e7fd      	b.n	8004c38 <BusFault_Handler+0x4>

08004c3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c40:	bf00      	nop
 8004c42:	e7fd      	b.n	8004c40 <UsageFault_Handler+0x4>

08004c44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004c44:	b480      	push	{r7}
 8004c46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004c48:	bf00      	nop
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr

08004c52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c52:	b480      	push	{r7}
 8004c54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c56:	bf00      	nop
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr

08004c60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004c60:	b480      	push	{r7}
 8004c62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004c64:	bf00      	nop
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr

08004c6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004c6e:	b580      	push	{r7, lr}
 8004c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004c72:	f003 faa7 	bl	80081c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004c76:	bf00      	nop
 8004c78:	bd80      	pop	{r7, pc}
	...

08004c7c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004c80:	4802      	ldr	r0, [pc, #8]	@ (8004c8c <DMA1_Channel1_IRQHandler+0x10>)
 8004c82:	f005 fc78 	bl	800a576 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004c86:	bf00      	nop
 8004c88:	bd80      	pop	{r7, pc}
 8004c8a:	bf00      	nop
 8004c8c:	200012e0 	.word	0x200012e0

08004c90 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004c94:	4802      	ldr	r0, [pc, #8]	@ (8004ca0 <DMA1_Channel2_IRQHandler+0x10>)
 8004c96:	f005 fc6e 	bl	800a576 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004c9a:	bf00      	nop
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	20001340 	.word	0x20001340

08004ca4 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004ca8:	4802      	ldr	r0, [pc, #8]	@ (8004cb4 <USB_LP_IRQHandler+0x10>)
 8004caa:	f006 ffa4 	bl	800bbf6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8004cae:	bf00      	nop
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	20003890 	.word	0x20003890

08004cb8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004cbc:	480c      	ldr	r0, [pc, #48]	@ (8004cf0 <USART1_IRQHandler+0x38>)
 8004cbe:	f00a f9f1 	bl	800f0a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8004cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8004cf0 <USART1_IRQHandler+0x38>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	69db      	ldr	r3, [r3, #28]
 8004cc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ccc:	2b40      	cmp	r3, #64	@ 0x40
 8004cce:	d10d      	bne.n	8004cec <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8004cd0:	4b07      	ldr	r3, [pc, #28]	@ (8004cf0 <USART1_IRQHandler+0x38>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2240      	movs	r2, #64	@ 0x40
 8004cd6:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8004cd8:	4b05      	ldr	r3, [pc, #20]	@ (8004cf0 <USART1_IRQHandler+0x38>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	4b04      	ldr	r3, [pc, #16]	@ (8004cf0 <USART1_IRQHandler+0x38>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ce6:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8004ce8:	f002 fa2c 	bl	8007144 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8004cec:	bf00      	nop
 8004cee:	bd80      	pop	{r7, pc}
 8004cf0:	2000124c 	.word	0x2000124c

08004cf4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	af00      	add	r7, sp, #0
  return 1;
 8004cf8:	2301      	movs	r3, #1
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr

08004d04 <_kill>:

int _kill(int pid, int sig)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004d0e:	f013 fceb 	bl	80186e8 <__errno>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2216      	movs	r2, #22
 8004d16:	601a      	str	r2, [r3, #0]
  return -1;
 8004d18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3708      	adds	r7, #8
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <_exit>:

void _exit (int status)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004d2c:	f04f 31ff 	mov.w	r1, #4294967295
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f7ff ffe7 	bl	8004d04 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004d36:	bf00      	nop
 8004d38:	e7fd      	b.n	8004d36 <_exit+0x12>

08004d3a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d3a:	b580      	push	{r7, lr}
 8004d3c:	b086      	sub	sp, #24
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	60f8      	str	r0, [r7, #12]
 8004d42:	60b9      	str	r1, [r7, #8]
 8004d44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d46:	2300      	movs	r3, #0
 8004d48:	617b      	str	r3, [r7, #20]
 8004d4a:	e00a      	b.n	8004d62 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004d4c:	f3af 8000 	nop.w
 8004d50:	4601      	mov	r1, r0
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	1c5a      	adds	r2, r3, #1
 8004d56:	60ba      	str	r2, [r7, #8]
 8004d58:	b2ca      	uxtb	r2, r1
 8004d5a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	3301      	adds	r3, #1
 8004d60:	617b      	str	r3, [r7, #20]
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	429a      	cmp	r2, r3
 8004d68:	dbf0      	blt.n	8004d4c <_read+0x12>
  }

  return len;
 8004d6a:	687b      	ldr	r3, [r7, #4]
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3718      	adds	r7, #24
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b086      	sub	sp, #24
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d80:	2300      	movs	r3, #0
 8004d82:	617b      	str	r3, [r7, #20]
 8004d84:	e009      	b.n	8004d9a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	1c5a      	adds	r2, r3, #1
 8004d8a:	60ba      	str	r2, [r7, #8]
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	3301      	adds	r3, #1
 8004d98:	617b      	str	r3, [r7, #20]
 8004d9a:	697a      	ldr	r2, [r7, #20]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	dbf1      	blt.n	8004d86 <_write+0x12>
  }
  return len;
 8004da2:	687b      	ldr	r3, [r7, #4]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3718      	adds	r7, #24
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}

08004dac <_close>:

int _close(int file)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b083      	sub	sp, #12
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004db4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004dd4:	605a      	str	r2, [r3, #4]
  return 0;
 8004dd6:	2300      	movs	r3, #0
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <_isatty>:

int _isatty(int file)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004dec:	2301      	movs	r3, #1
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	370c      	adds	r7, #12
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr

08004dfa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004dfa:	b480      	push	{r7}
 8004dfc:	b085      	sub	sp, #20
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	60f8      	str	r0, [r7, #12]
 8004e02:	60b9      	str	r1, [r7, #8]
 8004e04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004e06:	2300      	movs	r3, #0
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3714      	adds	r7, #20
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b086      	sub	sp, #24
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e1c:	4a14      	ldr	r2, [pc, #80]	@ (8004e70 <_sbrk+0x5c>)
 8004e1e:	4b15      	ldr	r3, [pc, #84]	@ (8004e74 <_sbrk+0x60>)
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e28:	4b13      	ldr	r3, [pc, #76]	@ (8004e78 <_sbrk+0x64>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d102      	bne.n	8004e36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e30:	4b11      	ldr	r3, [pc, #68]	@ (8004e78 <_sbrk+0x64>)
 8004e32:	4a12      	ldr	r2, [pc, #72]	@ (8004e7c <_sbrk+0x68>)
 8004e34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e36:	4b10      	ldr	r3, [pc, #64]	@ (8004e78 <_sbrk+0x64>)
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4413      	add	r3, r2
 8004e3e:	693a      	ldr	r2, [r7, #16]
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d207      	bcs.n	8004e54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e44:	f013 fc50 	bl	80186e8 <__errno>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	220c      	movs	r2, #12
 8004e4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e52:	e009      	b.n	8004e68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e54:	4b08      	ldr	r3, [pc, #32]	@ (8004e78 <_sbrk+0x64>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e5a:	4b07      	ldr	r3, [pc, #28]	@ (8004e78 <_sbrk+0x64>)
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4413      	add	r3, r2
 8004e62:	4a05      	ldr	r2, [pc, #20]	@ (8004e78 <_sbrk+0x64>)
 8004e64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e66:	68fb      	ldr	r3, [r7, #12]
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3718      	adds	r7, #24
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	20008000 	.word	0x20008000
 8004e74:	00000400 	.word	0x00000400
 8004e78:	200013a0 	.word	0x200013a0
 8004e7c:	20003ed8 	.word	0x20003ed8

08004e80 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004e80:	b480      	push	{r7}
 8004e82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004e84:	4b06      	ldr	r3, [pc, #24]	@ (8004ea0 <SystemInit+0x20>)
 8004e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e8a:	4a05      	ldr	r2, [pc, #20]	@ (8004ea0 <SystemInit+0x20>)
 8004e8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e94:	bf00      	nop
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr
 8004e9e:	bf00      	nop
 8004ea0:	e000ed00 	.word	0xe000ed00

08004ea4 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f7fb fa07 	bl	80002c0 <strlen>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8004eb6:	89fb      	ldrh	r3, [r7, #14]
 8004eb8:	4619      	mov	r1, r3
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f012 f9a8 	bl	8017210 <CDC_Transmit_FS>
}
 8004ec0:	bf00      	nop
 8004ec2:	3710      	adds	r7, #16
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b0a2      	sub	sp, #136	@ 0x88
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8004ed0:	f107 0008 	add.w	r0, r7, #8
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a06      	ldr	r2, [pc, #24]	@ (8004ef0 <usb_serial_println+0x28>)
 8004ed8:	2180      	movs	r1, #128	@ 0x80
 8004eda:	f013 fafd 	bl	80184d8 <sniprintf>
	usb_serial_print(buffer);
 8004ede:	f107 0308 	add.w	r3, r7, #8
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7ff ffde 	bl	8004ea4 <usb_serial_print>
}
 8004ee8:	bf00      	nop
 8004eea:	3788      	adds	r7, #136	@ 0x88
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	0801aa94 	.word	0x0801aa94

08004ef4 <get_function_code>:
#include "modbus/modbus_util.h"


static Modbus_Master_Request current_request = {0};

static uint8_t get_function_code(Modbus_Register_Type type) {
 8004ef4:	b480      	push	{r7}
 8004ef6:	b083      	sub	sp, #12
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	4603      	mov	r3, r0
 8004efc:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8004efe:	79fb      	ldrb	r3, [r7, #7]
 8004f00:	2b03      	cmp	r3, #3
 8004f02:	d813      	bhi.n	8004f2c <get_function_code+0x38>
 8004f04:	a201      	add	r2, pc, #4	@ (adr r2, 8004f0c <get_function_code+0x18>)
 8004f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f0a:	bf00      	nop
 8004f0c:	08004f1d 	.word	0x08004f1d
 8004f10:	08004f21 	.word	0x08004f21
 8004f14:	08004f25 	.word	0x08004f25
 8004f18:	08004f29 	.word	0x08004f29
		case MODBUS_REGISTER_COIL: return MODBUS_FUNC_READ_COILS;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e006      	b.n	8004f2e <get_function_code+0x3a>
		case MODBUS_REGISTER_DISCRETE_INPUT: return MODBUS_FUNC_READ_DISCRETE_INPUTS;
 8004f20:	2302      	movs	r3, #2
 8004f22:	e004      	b.n	8004f2e <get_function_code+0x3a>
		case MODBUS_REGISTER_HOLDING: return MODBUS_FUNC_READ_HOLDING_REGISTERS;
 8004f24:	2303      	movs	r3, #3
 8004f26:	e002      	b.n	8004f2e <get_function_code+0x3a>
		case MODBUS_REGISTER_INPUT: return MODBUS_FUNC_READ_INPUT_REGISTERS;
 8004f28:	2304      	movs	r3, #4
 8004f2a:	e000      	b.n	8004f2e <get_function_code+0x3a>
		default: return 0x00;
 8004f2c:	2300      	movs	r3, #0
	}
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	370c      	adds	r7, #12
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop

08004f3c <modbus_master_handle_frame>:

// Handle a full received modbus frame
void modbus_master_handle_frame(uint8_t* frame, uint16_t len) {
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b084      	sub	sp, #16
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
 8004f44:	460b      	mov	r3, r1
 8004f46:	807b      	strh	r3, [r7, #2]
	if (!current_request.active) return;
 8004f48:	4b36      	ldr	r3, [pc, #216]	@ (8005024 <modbus_master_handle_frame+0xe8>)
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	f083 0301 	eor.w	r3, r3, #1
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d15a      	bne.n	800500c <modbus_master_handle_frame+0xd0>

	if (len < 5) return;
 8004f56:	887b      	ldrh	r3, [r7, #2]
 8004f58:	2b04      	cmp	r3, #4
 8004f5a:	d959      	bls.n	8005010 <modbus_master_handle_frame+0xd4>

	uint8_t address = frame[0];
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	781b      	ldrb	r3, [r3, #0]
 8004f60:	73fb      	strb	r3, [r7, #15]
	uint8_t func = frame[1];
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	785b      	ldrb	r3, [r3, #1]
 8004f66:	73bb      	strb	r3, [r7, #14]

	if (address != current_request.slave_address) return; // throw it out!
 8004f68:	4b2e      	ldr	r3, [pc, #184]	@ (8005024 <modbus_master_handle_frame+0xe8>)
 8004f6a:	785b      	ldrb	r3, [r3, #1]
 8004f6c:	7bfa      	ldrb	r2, [r7, #15]
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	d150      	bne.n	8005014 <modbus_master_handle_frame+0xd8>

	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 8004f72:	887b      	ldrh	r3, [r7, #2]
 8004f74:	3b01      	subs	r3, #1
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	4413      	add	r3, r2
 8004f7a:	781b      	ldrb	r3, [r3, #0]
 8004f7c:	b21b      	sxth	r3, r3
 8004f7e:	021b      	lsls	r3, r3, #8
 8004f80:	b21a      	sxth	r2, r3
 8004f82:	887b      	ldrh	r3, [r7, #2]
 8004f84:	3b02      	subs	r3, #2
 8004f86:	6879      	ldr	r1, [r7, #4]
 8004f88:	440b      	add	r3, r1
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	b21b      	sxth	r3, r3
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	b21b      	sxth	r3, r3
 8004f92:	81bb      	strh	r3, [r7, #12]
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8004f94:	887b      	ldrh	r3, [r7, #2]
 8004f96:	3b02      	subs	r3, #2
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f000 fe93 	bl	8005cc8 <modbus_crc16>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	89bb      	ldrh	r3, [r7, #12]
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d135      	bne.n	8005018 <modbus_master_handle_frame+0xdc>

	uint8_t expected_func = get_function_code(current_request.type);
 8004fac:	4b1d      	ldr	r3, [pc, #116]	@ (8005024 <modbus_master_handle_frame+0xe8>)
 8004fae:	789b      	ldrb	r3, [r3, #2]
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f7ff ff9f 	bl	8004ef4 <get_function_code>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	72fb      	strb	r3, [r7, #11]
	if (func != expected_func) return; // throw it out!
 8004fba:	7bba      	ldrb	r2, [r7, #14]
 8004fbc:	7afb      	ldrb	r3, [r7, #11]
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d12c      	bne.n	800501c <modbus_master_handle_frame+0xe0>

	if (current_request.destination == NULL) {
 8004fc2:	4b18      	ldr	r3, [pc, #96]	@ (8005024 <modbus_master_handle_frame+0xe8>)
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d103      	bne.n	8004fd2 <modbus_master_handle_frame+0x96>
		current_request.active = false;
 8004fca:	4b16      	ldr	r3, [pc, #88]	@ (8005024 <modbus_master_handle_frame+0xe8>)
 8004fcc:	2200      	movs	r2, #0
 8004fce:	701a      	strb	r2, [r3, #0]
		return;
 8004fd0:	e025      	b.n	800501e <modbus_master_handle_frame+0xe2>
	}

	// Only supporting standard 16 bit (2 byte) responses for now
	if (len >= 5 && frame[2] >= 2) {
 8004fd2:	887b      	ldrh	r3, [r7, #2]
 8004fd4:	2b04      	cmp	r3, #4
 8004fd6:	d915      	bls.n	8005004 <modbus_master_handle_frame+0xc8>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	3302      	adds	r3, #2
 8004fdc:	781b      	ldrb	r3, [r3, #0]
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d910      	bls.n	8005004 <modbus_master_handle_frame+0xc8>
		uint16_t value = (frame[3] << 8) | frame[4];
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	3303      	adds	r3, #3
 8004fe6:	781b      	ldrb	r3, [r3, #0]
 8004fe8:	b21b      	sxth	r3, r3
 8004fea:	021b      	lsls	r3, r3, #8
 8004fec:	b21a      	sxth	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	3304      	adds	r3, #4
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	b21b      	sxth	r3, r3
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	b21b      	sxth	r3, r3
 8004ffa:	813b      	strh	r3, [r7, #8]
		*(current_request.destination) = value;
 8004ffc:	4b09      	ldr	r3, [pc, #36]	@ (8005024 <modbus_master_handle_frame+0xe8>)
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	893a      	ldrh	r2, [r7, #8]
 8005002:	801a      	strh	r2, [r3, #0]
	}

	current_request.active = false;
 8005004:	4b07      	ldr	r3, [pc, #28]	@ (8005024 <modbus_master_handle_frame+0xe8>)
 8005006:	2200      	movs	r2, #0
 8005008:	701a      	strb	r2, [r3, #0]
 800500a:	e008      	b.n	800501e <modbus_master_handle_frame+0xe2>
	if (!current_request.active) return;
 800500c:	bf00      	nop
 800500e:	e006      	b.n	800501e <modbus_master_handle_frame+0xe2>
	if (len < 5) return;
 8005010:	bf00      	nop
 8005012:	e004      	b.n	800501e <modbus_master_handle_frame+0xe2>
	if (address != current_request.slave_address) return; // throw it out!
 8005014:	bf00      	nop
 8005016:	e002      	b.n	800501e <modbus_master_handle_frame+0xe2>
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8005018:	bf00      	nop
 800501a:	e000      	b.n	800501e <modbus_master_handle_frame+0xe2>
	if (func != expected_func) return; // throw it out!
 800501c:	bf00      	nop
}
 800501e:	3710      	adds	r7, #16
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	200013a4 	.word	0x200013a4

08005028 <modbus_master_request_read>:


// Request handler
bool modbus_master_request_read(uint8_t slave_address, Modbus_Register_Type type, uint16_t reg_address, uint16_t* dest)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b086      	sub	sp, #24
 800502c:	af00      	add	r7, sp, #0
 800502e:	603b      	str	r3, [r7, #0]
 8005030:	4603      	mov	r3, r0
 8005032:	71fb      	strb	r3, [r7, #7]
 8005034:	460b      	mov	r3, r1
 8005036:	71bb      	strb	r3, [r7, #6]
 8005038:	4613      	mov	r3, r2
 800503a:	80bb      	strh	r3, [r7, #4]
	if (current_request.active) return false;
 800503c:	4b1d      	ldr	r3, [pc, #116]	@ (80050b4 <modbus_master_request_read+0x8c>)
 800503e:	781b      	ldrb	r3, [r3, #0]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d001      	beq.n	8005048 <modbus_master_request_read+0x20>
 8005044:	2300      	movs	r3, #0
 8005046:	e030      	b.n	80050aa <modbus_master_request_read+0x82>

	uint8_t func = get_function_code(type);
 8005048:	79bb      	ldrb	r3, [r7, #6]
 800504a:	4618      	mov	r0, r3
 800504c:	f7ff ff52 	bl	8004ef4 <get_function_code>
 8005050:	4603      	mov	r3, r0
 8005052:	75fb      	strb	r3, [r7, #23]

	uint8_t frame[8];
	frame[0] = slave_address;
 8005054:	79fb      	ldrb	r3, [r7, #7]
 8005056:	733b      	strb	r3, [r7, #12]
	frame[1] = func;
 8005058:	7dfb      	ldrb	r3, [r7, #23]
 800505a:	737b      	strb	r3, [r7, #13]
	frame[2] = (reg_address >> 8) & 0xFF;
 800505c:	88bb      	ldrh	r3, [r7, #4]
 800505e:	0a1b      	lsrs	r3, r3, #8
 8005060:	b29b      	uxth	r3, r3
 8005062:	b2db      	uxtb	r3, r3
 8005064:	73bb      	strb	r3, [r7, #14]
	frame[3] = reg_address & 0xFF;
 8005066:	88bb      	ldrh	r3, [r7, #4]
 8005068:	b2db      	uxtb	r3, r3
 800506a:	73fb      	strb	r3, [r7, #15]
	frame[4] = 0x00; // High byte of quantity
 800506c:	2300      	movs	r3, #0
 800506e:	743b      	strb	r3, [r7, #16]
	frame[5] = 0x01; // request 1 register only (low byte)
 8005070:	2301      	movs	r3, #1
 8005072:	747b      	strb	r3, [r7, #17]

	modbus_send_response(frame, 8);
 8005074:	f107 030c 	add.w	r3, r7, #12
 8005078:	2108      	movs	r1, #8
 800507a:	4618      	mov	r0, r3
 800507c:	f000 fe62 	bl	8005d44 <modbus_send_response>

	current_request.active = true;
 8005080:	4b0c      	ldr	r3, [pc, #48]	@ (80050b4 <modbus_master_request_read+0x8c>)
 8005082:	2201      	movs	r2, #1
 8005084:	701a      	strb	r2, [r3, #0]
	current_request.slave_address = slave_address;
 8005086:	4a0b      	ldr	r2, [pc, #44]	@ (80050b4 <modbus_master_request_read+0x8c>)
 8005088:	79fb      	ldrb	r3, [r7, #7]
 800508a:	7053      	strb	r3, [r2, #1]
	current_request.type = type;
 800508c:	4a09      	ldr	r2, [pc, #36]	@ (80050b4 <modbus_master_request_read+0x8c>)
 800508e:	79bb      	ldrb	r3, [r7, #6]
 8005090:	7093      	strb	r3, [r2, #2]
	current_request.register_address = reg_address;
 8005092:	4a08      	ldr	r2, [pc, #32]	@ (80050b4 <modbus_master_request_read+0x8c>)
 8005094:	88bb      	ldrh	r3, [r7, #4]
 8005096:	8093      	strh	r3, [r2, #4]
	current_request.destination = dest;
 8005098:	4a06      	ldr	r2, [pc, #24]	@ (80050b4 <modbus_master_request_read+0x8c>)
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	60d3      	str	r3, [r2, #12]
	current_request.timestamp_ms = get_ms();
 800509e:	f000 fea7 	bl	8005df0 <get_ms>
 80050a2:	4603      	mov	r3, r0
 80050a4:	4a03      	ldr	r2, [pc, #12]	@ (80050b4 <modbus_master_request_read+0x8c>)
 80050a6:	6093      	str	r3, [r2, #8]

	return true;
 80050a8:	2301      	movs	r3, #1
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3718      	adds	r7, #24
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	200013a4 	.word	0x200013a4

080050b8 <modbus_master_poll_timeout>:

void modbus_master_poll_timeout(void) {
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
	uint32_t now_ms = get_ms();
 80050be:	f000 fe97 	bl	8005df0 <get_ms>
 80050c2:	6078      	str	r0, [r7, #4]
	if (current_request.active && (now_ms - current_request.timestamp_ms > MODBUS_MASTER_REQUEST_TIMEOUT)) {
 80050c4:	4b08      	ldr	r3, [pc, #32]	@ (80050e8 <modbus_master_poll_timeout+0x30>)
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d008      	beq.n	80050de <modbus_master_poll_timeout+0x26>
 80050cc:	4b06      	ldr	r3, [pc, #24]	@ (80050e8 <modbus_master_poll_timeout+0x30>)
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	2bc8      	cmp	r3, #200	@ 0xc8
 80050d6:	d902      	bls.n	80050de <modbus_master_poll_timeout+0x26>
		current_request.active = false; // timeout
 80050d8:	4b03      	ldr	r3, [pc, #12]	@ (80050e8 <modbus_master_poll_timeout+0x30>)
 80050da:	2200      	movs	r2, #0
 80050dc:	701a      	strb	r2, [r3, #0]
	}
}
 80050de:	bf00      	nop
 80050e0:	3708      	adds	r7, #8
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	200013a4 	.word	0x200013a4

080050ec <modbus_master_is_busy>:


bool modbus_master_is_busy(void) {
 80050ec:	b480      	push	{r7}
 80050ee:	af00      	add	r7, sp, #0
	return current_request.active;
 80050f0:	4b03      	ldr	r3, [pc, #12]	@ (8005100 <modbus_master_is_busy+0x14>)
 80050f2:	781b      	ldrb	r3, [r3, #0]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	200013a4 	.word	0x200013a4

08005104 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	4603      	mov	r3, r0
 800510c:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 800510e:	4a04      	ldr	r2, [pc, #16]	@ (8005120 <modbus_Setup+0x1c>)
 8005110:	79fb      	ldrb	r3, [r7, #7]
 8005112:	7013      	strb	r3, [r2, #0]
}
 8005114:	bf00      	nop
 8005116:	370c      	adds	r7, #12
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr
 8005120:	200013b4 	.word	0x200013b4

08005124 <modbus_slave_handle_frame>:

// Handle a full received modbus frame
void modbus_slave_handle_frame(uint8_t* frame, uint16_t len) {
 8005124:	b580      	push	{r7, lr}
 8005126:	b0e0      	sub	sp, #384	@ 0x180
 8005128:	af00      	add	r7, sp, #0
 800512a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800512e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005132:	6018      	str	r0, [r3, #0]
 8005134:	460a      	mov	r2, r1
 8005136:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800513a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800513e:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8005140:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005144:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005148:	881b      	ldrh	r3, [r3, #0]
 800514a:	2b05      	cmp	r3, #5
 800514c:	f240 85a5 	bls.w	8005c9a <modbus_slave_handle_frame+0xb76>

	uint8_t address = frame[0];
 8005150:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005154:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	781b      	ldrb	r3, [r3, #0]
 800515c:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8005160:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005164:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	785b      	ldrb	r3, [r3, #1]
 800516c:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8005170:	4bcb      	ldr	r3, [pc, #812]	@ (80054a0 <modbus_slave_handle_frame+0x37c>)
 8005172:	781b      	ldrb	r3, [r3, #0]
 8005174:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8005178:	429a      	cmp	r2, r3
 800517a:	f040 8590 	bne.w	8005c9e <modbus_slave_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 800517e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005182:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005186:	881b      	ldrh	r3, [r3, #0]
 8005188:	3b01      	subs	r3, #1
 800518a:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800518e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005192:	6812      	ldr	r2, [r2, #0]
 8005194:	4413      	add	r3, r2
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	b21b      	sxth	r3, r3
 800519a:	021b      	lsls	r3, r3, #8
 800519c:	b21a      	sxth	r2, r3
 800519e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80051a2:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80051a6:	881b      	ldrh	r3, [r3, #0]
 80051a8:	3b02      	subs	r3, #2
 80051aa:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80051ae:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 80051b2:	6809      	ldr	r1, [r1, #0]
 80051b4:	440b      	add	r3, r1
 80051b6:	781b      	ldrb	r3, [r3, #0]
 80051b8:	b21b      	sxth	r3, r3
 80051ba:	4313      	orrs	r3, r2
 80051bc:	b21b      	sxth	r3, r3
 80051be:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 80051c2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80051c6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80051ca:	881b      	ldrh	r3, [r3, #0]
 80051cc:	3b02      	subs	r3, #2
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80051d4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80051d8:	4611      	mov	r1, r2
 80051da:	6818      	ldr	r0, [r3, #0]
 80051dc:	f000 fd74 	bl	8005cc8 <modbus_crc16>
 80051e0:	4603      	mov	r3, r0
 80051e2:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 80051e6:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 80051ea:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80051ee:	429a      	cmp	r2, r3
 80051f0:	f040 8557 	bne.w	8005ca2 <modbus_slave_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 80051f4:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 80051f8:	3b01      	subs	r3, #1
 80051fa:	2b0f      	cmp	r3, #15
 80051fc:	f200 853f 	bhi.w	8005c7e <modbus_slave_handle_frame+0xb5a>
 8005200:	a201      	add	r2, pc, #4	@ (adr r2, 8005208 <modbus_slave_handle_frame+0xe4>)
 8005202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005206:	bf00      	nop
 8005208:	08005249 	.word	0x08005249
 800520c:	080053f1 	.word	0x080053f1
 8005210:	080055a5 	.word	0x080055a5
 8005214:	0800570f 	.word	0x0800570f
 8005218:	08005885 	.word	0x08005885
 800521c:	08005931 	.word	0x08005931
 8005220:	08005c7f 	.word	0x08005c7f
 8005224:	08005c7f 	.word	0x08005c7f
 8005228:	08005c7f 	.word	0x08005c7f
 800522c:	08005c7f 	.word	0x08005c7f
 8005230:	08005c7f 	.word	0x08005c7f
 8005234:	08005c7f 	.word	0x08005c7f
 8005238:	08005c7f 	.word	0x08005c7f
 800523c:	08005c7f 	.word	0x08005c7f
 8005240:	080059c9 	.word	0x080059c9
 8005244:	08005b3d 	.word	0x08005b3d
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005248:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800524c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	3302      	adds	r3, #2
 8005254:	781b      	ldrb	r3, [r3, #0]
 8005256:	b21b      	sxth	r3, r3
 8005258:	021b      	lsls	r3, r3, #8
 800525a:	b21a      	sxth	r2, r3
 800525c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005260:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	3303      	adds	r3, #3
 8005268:	781b      	ldrb	r3, [r3, #0]
 800526a:	b21b      	sxth	r3, r3
 800526c:	4313      	orrs	r3, r2
 800526e:	b21b      	sxth	r3, r3
 8005270:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8005274:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005278:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	3304      	adds	r3, #4
 8005280:	781b      	ldrb	r3, [r3, #0]
 8005282:	b21b      	sxth	r3, r3
 8005284:	021b      	lsls	r3, r3, #8
 8005286:	b21a      	sxth	r2, r3
 8005288:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800528c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	3305      	adds	r3, #5
 8005294:	781b      	ldrb	r3, [r3, #0]
 8005296:	b21b      	sxth	r3, r3
 8005298:	4313      	orrs	r3, r2
 800529a:	b21b      	sxth	r3, r3
 800529c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 80052a0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d003      	beq.n	80052b0 <modbus_slave_handle_frame+0x18c>
 80052a8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80052ac:	2b20      	cmp	r3, #32
 80052ae:	d909      	bls.n	80052c4 <modbus_slave_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80052b0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80052b4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80052b8:	2203      	movs	r2, #3
 80052ba:	4618      	mov	r0, r3
 80052bc:	f000 fd6c 	bl	8005d98 <modbus_send_exception>
				return;
 80052c0:	f000 bcf0 	b.w	8005ca4 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 80052c4:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 80052c8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80052cc:	4413      	add	r3, r2
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	3b01      	subs	r3, #1
 80052d2:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80052d6:	4b73      	ldr	r3, [pc, #460]	@ (80054a4 <modbus_slave_handle_frame+0x380>)
 80052d8:	881b      	ldrh	r3, [r3, #0]
 80052da:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 80052de:	429a      	cmp	r2, r3
 80052e0:	d309      	bcc.n	80052f6 <modbus_slave_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80052e2:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80052e6:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80052ea:	2202      	movs	r2, #2
 80052ec:	4618      	mov	r0, r3
 80052ee:	f000 fd53 	bl	8005d98 <modbus_send_exception>
				return;
 80052f2:	f000 bcd7 	b.w	8005ca4 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80052f6:	4b6a      	ldr	r3, [pc, #424]	@ (80054a0 <modbus_slave_handle_frame+0x37c>)
 80052f8:	781a      	ldrb	r2, [r3, #0]
 80052fa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80052fe:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005302:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005304:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005308:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800530c:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005310:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8005312:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005316:	3307      	adds	r3, #7
 8005318:	2b00      	cmp	r3, #0
 800531a:	da00      	bge.n	800531e <modbus_slave_handle_frame+0x1fa>
 800531c:	3307      	adds	r3, #7
 800531e:	10db      	asrs	r3, r3, #3
 8005320:	b2da      	uxtb	r2, r3
 8005322:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005326:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800532a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800532c:	2303      	movs	r3, #3
 800532e:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8005332:	2300      	movs	r3, #0
 8005334:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8005338:	2300      	movs	r3, #0
 800533a:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 800533e:	2300      	movs	r3, #0
 8005340:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8005344:	e044      	b.n	80053d0 <modbus_slave_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8005346:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 800534a:	4618      	mov	r0, r3
 800534c:	f7fd fb58 	bl	8002a00 <io_coil_read>
 8005350:	4603      	mov	r3, r0
 8005352:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8005356:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 800535a:	2b01      	cmp	r3, #1
 800535c:	d10b      	bne.n	8005376 <modbus_slave_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 800535e:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005362:	2201      	movs	r2, #1
 8005364:	fa02 f303 	lsl.w	r3, r2, r3
 8005368:	b25a      	sxtb	r2, r3
 800536a:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 800536e:	4313      	orrs	r3, r2
 8005370:	b25b      	sxtb	r3, r3
 8005372:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8005376:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800537a:	3301      	adds	r3, #1
 800537c:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8005380:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005384:	2b08      	cmp	r3, #8
 8005386:	d006      	beq.n	8005396 <modbus_slave_handle_frame+0x272>
 8005388:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800538c:	3b01      	subs	r3, #1
 800538e:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8005392:	429a      	cmp	r2, r3
 8005394:	d112      	bne.n	80053bc <modbus_slave_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8005396:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 800539a:	1c5a      	adds	r2, r3, #1
 800539c:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 80053a0:	4619      	mov	r1, r3
 80053a2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80053a6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80053aa:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 80053ae:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80053b0:	2300      	movs	r3, #0
 80053b2:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 80053b6:	2300      	movs	r3, #0
 80053b8:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 80053bc:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80053c0:	3301      	adds	r3, #1
 80053c2:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 80053c6:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80053ca:	3301      	adds	r3, #1
 80053cc:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80053d0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80053d4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80053d8:	429a      	cmp	r2, r3
 80053da:	dbb4      	blt.n	8005346 <modbus_slave_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 80053dc:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 80053e0:	f107 030c 	add.w	r3, r7, #12
 80053e4:	4611      	mov	r1, r2
 80053e6:	4618      	mov	r0, r3
 80053e8:	f000 fcac 	bl	8005d44 <modbus_send_response>
 80053ec:	f000 bc5a 	b.w	8005ca4 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80053f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80053f4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	3302      	adds	r3, #2
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	b21b      	sxth	r3, r3
 8005400:	021b      	lsls	r3, r3, #8
 8005402:	b21a      	sxth	r2, r3
 8005404:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005408:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	3303      	adds	r3, #3
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	b21b      	sxth	r3, r3
 8005414:	4313      	orrs	r3, r2
 8005416:	b21b      	sxth	r3, r3
 8005418:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 800541c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005420:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	3304      	adds	r3, #4
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	b21b      	sxth	r3, r3
 800542c:	021b      	lsls	r3, r3, #8
 800542e:	b21a      	sxth	r2, r3
 8005430:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005434:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	3305      	adds	r3, #5
 800543c:	781b      	ldrb	r3, [r3, #0]
 800543e:	b21b      	sxth	r3, r3
 8005440:	4313      	orrs	r3, r2
 8005442:	b21b      	sxth	r3, r3
 8005444:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8005448:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800544c:	2b00      	cmp	r3, #0
 800544e:	d003      	beq.n	8005458 <modbus_slave_handle_frame+0x334>
 8005450:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005454:	2b04      	cmp	r3, #4
 8005456:	d909      	bls.n	800546c <modbus_slave_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005458:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800545c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005460:	2203      	movs	r2, #3
 8005462:	4618      	mov	r0, r3
 8005464:	f000 fc98 	bl	8005d98 <modbus_send_exception>
				return;
 8005468:	f000 bc1c 	b.w	8005ca4 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 800546c:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8005470:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005474:	4413      	add	r3, r2
 8005476:	b29b      	uxth	r3, r3
 8005478:	3b01      	subs	r3, #1
 800547a:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 800547e:	4b0a      	ldr	r3, [pc, #40]	@ (80054a8 <modbus_slave_handle_frame+0x384>)
 8005480:	881b      	ldrh	r3, [r3, #0]
 8005482:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8005486:	429a      	cmp	r2, r3
 8005488:	d310      	bcc.n	80054ac <modbus_slave_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800548a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800548e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005492:	2202      	movs	r2, #2
 8005494:	4618      	mov	r0, r3
 8005496:	f000 fc7f 	bl	8005d98 <modbus_send_exception>
				return;
 800549a:	f000 bc03 	b.w	8005ca4 <modbus_slave_handle_frame+0xb80>
 800549e:	bf00      	nop
 80054a0:	200013b4 	.word	0x200013b4
 80054a4:	20000c28 	.word	0x20000c28
 80054a8:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80054ac:	4bc3      	ldr	r3, [pc, #780]	@ (80057bc <modbus_slave_handle_frame+0x698>)
 80054ae:	781a      	ldrb	r2, [r3, #0]
 80054b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054b4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80054b8:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80054ba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054be:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80054c2:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80054c6:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 80054c8:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80054cc:	3307      	adds	r3, #7
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	da00      	bge.n	80054d4 <modbus_slave_handle_frame+0x3b0>
 80054d2:	3307      	adds	r3, #7
 80054d4:	10db      	asrs	r3, r3, #3
 80054d6:	b2da      	uxtb	r2, r3
 80054d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054dc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80054e0:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80054e2:	2303      	movs	r3, #3
 80054e4:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80054e8:	2300      	movs	r3, #0
 80054ea:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 80054ee:	2300      	movs	r3, #0
 80054f0:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 80054f4:	2300      	movs	r3, #0
 80054f6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80054fa:	e044      	b.n	8005586 <modbus_slave_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 80054fc:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005500:	4618      	mov	r0, r3
 8005502:	f7fd fb27 	bl	8002b54 <io_discrete_in_read>
 8005506:	4603      	mov	r3, r0
 8005508:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 800550c:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8005510:	2b01      	cmp	r3, #1
 8005512:	d10b      	bne.n	800552c <modbus_slave_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8005514:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005518:	2201      	movs	r2, #1
 800551a:	fa02 f303 	lsl.w	r3, r2, r3
 800551e:	b25a      	sxtb	r2, r3
 8005520:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8005524:	4313      	orrs	r3, r2
 8005526:	b25b      	sxtb	r3, r3
 8005528:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 800552c:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005530:	3301      	adds	r3, #1
 8005532:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8005536:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800553a:	2b08      	cmp	r3, #8
 800553c:	d006      	beq.n	800554c <modbus_slave_handle_frame+0x428>
 800553e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005542:	3b01      	subs	r3, #1
 8005544:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005548:	429a      	cmp	r2, r3
 800554a:	d112      	bne.n	8005572 <modbus_slave_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 800554c:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8005550:	1c5a      	adds	r2, r3, #1
 8005552:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8005556:	4619      	mov	r1, r3
 8005558:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800555c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005560:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8005564:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8005566:	2300      	movs	r3, #0
 8005568:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 800556c:	2300      	movs	r3, #0
 800556e:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8005572:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005576:	3301      	adds	r3, #1
 8005578:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 800557c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005580:	3301      	adds	r3, #1
 8005582:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005586:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800558a:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 800558e:	429a      	cmp	r2, r3
 8005590:	dbb4      	blt.n	80054fc <modbus_slave_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8005592:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8005596:	f107 030c 	add.w	r3, r7, #12
 800559a:	4611      	mov	r1, r2
 800559c:	4618      	mov	r0, r3
 800559e:	f000 fbd1 	bl	8005d44 <modbus_send_response>
 80055a2:	e37f      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 80055a4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055a8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	3302      	adds	r3, #2
 80055b0:	781b      	ldrb	r3, [r3, #0]
 80055b2:	b21b      	sxth	r3, r3
 80055b4:	021b      	lsls	r3, r3, #8
 80055b6:	b21a      	sxth	r2, r3
 80055b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	3303      	adds	r3, #3
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	b21b      	sxth	r3, r3
 80055c8:	4313      	orrs	r3, r2
 80055ca:	b21b      	sxth	r3, r3
 80055cc:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 80055d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055d4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	3304      	adds	r3, #4
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	b21b      	sxth	r3, r3
 80055e0:	021b      	lsls	r3, r3, #8
 80055e2:	b21a      	sxth	r2, r3
 80055e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055e8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	3305      	adds	r3, #5
 80055f0:	781b      	ldrb	r3, [r3, #0]
 80055f2:	b21b      	sxth	r3, r3
 80055f4:	4313      	orrs	r3, r2
 80055f6:	b21b      	sxth	r3, r3
 80055f8:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 80055fc:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005600:	2b00      	cmp	r3, #0
 8005602:	d005      	beq.n	8005610 <modbus_slave_handle_frame+0x4ec>
 8005604:	4b6e      	ldr	r3, [pc, #440]	@ (80057c0 <modbus_slave_handle_frame+0x69c>)
 8005606:	881b      	ldrh	r3, [r3, #0]
 8005608:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 800560c:	429a      	cmp	r2, r3
 800560e:	d908      	bls.n	8005622 <modbus_slave_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005610:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005614:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005618:	2203      	movs	r2, #3
 800561a:	4618      	mov	r0, r3
 800561c:	f000 fbbc 	bl	8005d98 <modbus_send_exception>
				return;
 8005620:	e340      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8005622:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8005626:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800562a:	4413      	add	r3, r2
 800562c:	b29b      	uxth	r3, r3
 800562e:	3b01      	subs	r3, #1
 8005630:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8005634:	4b62      	ldr	r3, [pc, #392]	@ (80057c0 <modbus_slave_handle_frame+0x69c>)
 8005636:	881b      	ldrh	r3, [r3, #0]
 8005638:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 800563c:	429a      	cmp	r2, r3
 800563e:	d308      	bcc.n	8005652 <modbus_slave_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005640:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005644:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005648:	2202      	movs	r2, #2
 800564a:	4618      	mov	r0, r3
 800564c:	f000 fba4 	bl	8005d98 <modbus_send_exception>
				return;
 8005650:	e328      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005652:	4b5a      	ldr	r3, [pc, #360]	@ (80057bc <modbus_slave_handle_frame+0x698>)
 8005654:	781a      	ldrb	r2, [r3, #0]
 8005656:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800565a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800565e:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005660:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005664:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005668:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800566c:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 800566e:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005672:	b2db      	uxtb	r3, r3
 8005674:	005b      	lsls	r3, r3, #1
 8005676:	b2da      	uxtb	r2, r3
 8005678:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800567c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005680:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005682:	2303      	movs	r3, #3
 8005684:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005688:	2300      	movs	r3, #0
 800568a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 800568e:	e02f      	b.n	80056f0 <modbus_slave_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8005690:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005694:	4618      	mov	r0, r3
 8005696:	f7fd faf3 	bl	8002c80 <io_holding_reg_read>
 800569a:	4603      	mov	r3, r0
 800569c:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80056a0:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80056a4:	0a1b      	lsrs	r3, r3, #8
 80056a6:	b299      	uxth	r1, r3
 80056a8:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80056ac:	1c5a      	adds	r2, r3, #1
 80056ae:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80056b2:	461a      	mov	r2, r3
 80056b4:	b2c9      	uxtb	r1, r1
 80056b6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80056ba:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80056be:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80056c0:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80056c4:	1c5a      	adds	r2, r3, #1
 80056c6:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80056ca:	461a      	mov	r2, r3
 80056cc:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80056d0:	b2d9      	uxtb	r1, r3
 80056d2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80056d6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80056da:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80056dc:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80056e0:	3301      	adds	r3, #1
 80056e2:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 80056e6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80056ea:	3301      	adds	r3, #1
 80056ec:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80056f0:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80056f4:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 80056f8:	429a      	cmp	r2, r3
 80056fa:	dbc9      	blt.n	8005690 <modbus_slave_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 80056fc:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8005700:	f107 030c 	add.w	r3, r7, #12
 8005704:	4611      	mov	r1, r2
 8005706:	4618      	mov	r0, r3
 8005708:	f000 fb1c 	bl	8005d44 <modbus_send_response>
 800570c:	e2ca      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800570e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005712:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	3302      	adds	r3, #2
 800571a:	781b      	ldrb	r3, [r3, #0]
 800571c:	b21b      	sxth	r3, r3
 800571e:	021b      	lsls	r3, r3, #8
 8005720:	b21a      	sxth	r2, r3
 8005722:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005726:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	3303      	adds	r3, #3
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	b21b      	sxth	r3, r3
 8005732:	4313      	orrs	r3, r2
 8005734:	b21b      	sxth	r3, r3
 8005736:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800573a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800573e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	3304      	adds	r3, #4
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	b21b      	sxth	r3, r3
 800574a:	021b      	lsls	r3, r3, #8
 800574c:	b21a      	sxth	r2, r3
 800574e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005752:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	3305      	adds	r3, #5
 800575a:	781b      	ldrb	r3, [r3, #0]
 800575c:	b21b      	sxth	r3, r3
 800575e:	4313      	orrs	r3, r2
 8005760:	b21b      	sxth	r3, r3
 8005762:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8005766:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800576a:	2b00      	cmp	r3, #0
 800576c:	d005      	beq.n	800577a <modbus_slave_handle_frame+0x656>
 800576e:	4b15      	ldr	r3, [pc, #84]	@ (80057c4 <modbus_slave_handle_frame+0x6a0>)
 8005770:	881b      	ldrh	r3, [r3, #0]
 8005772:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8005776:	429a      	cmp	r2, r3
 8005778:	d908      	bls.n	800578c <modbus_slave_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800577a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800577e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005782:	2203      	movs	r2, #3
 8005784:	4618      	mov	r0, r3
 8005786:	f000 fb07 	bl	8005d98 <modbus_send_exception>
				return;
 800578a:	e28b      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 800578c:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8005790:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005794:	4413      	add	r3, r2
 8005796:	b29b      	uxth	r3, r3
 8005798:	3b01      	subs	r3, #1
 800579a:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 800579e:	4b09      	ldr	r3, [pc, #36]	@ (80057c4 <modbus_slave_handle_frame+0x6a0>)
 80057a0:	881b      	ldrh	r3, [r3, #0]
 80057a2:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d30e      	bcc.n	80057c8 <modbus_slave_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80057aa:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80057ae:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80057b2:	2202      	movs	r2, #2
 80057b4:	4618      	mov	r0, r3
 80057b6:	f000 faef 	bl	8005d98 <modbus_send_exception>
				return;
 80057ba:	e273      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
 80057bc:	200013b4 	.word	0x200013b4
 80057c0:	20000dd0 	.word	0x20000dd0
 80057c4:	20000f54 	.word	0x20000f54
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 80057c8:	4bb2      	ldr	r3, [pc, #712]	@ (8005a94 <modbus_slave_handle_frame+0x970>)
 80057ca:	781a      	ldrb	r2, [r3, #0]
 80057cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80057d0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80057d4:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80057d6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80057da:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80057de:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80057e2:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 80057e4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	005b      	lsls	r3, r3, #1
 80057ec:	b2da      	uxtb	r2, r3
 80057ee:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80057f2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80057f6:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80057f8:	2303      	movs	r3, #3
 80057fa:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80057fe:	2300      	movs	r3, #0
 8005800:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8005804:	e02f      	b.n	8005866 <modbus_slave_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 8005806:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800580a:	4618      	mov	r0, r3
 800580c:	f7fd fd30 	bl	8003270 <io_input_reg_read>
 8005810:	4603      	mov	r3, r0
 8005812:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8005816:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800581a:	0a1b      	lsrs	r3, r3, #8
 800581c:	b299      	uxth	r1, r3
 800581e:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8005822:	1c5a      	adds	r2, r3, #1
 8005824:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8005828:	461a      	mov	r2, r3
 800582a:	b2c9      	uxtb	r1, r1
 800582c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005830:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005834:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8005836:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800583a:	1c5a      	adds	r2, r3, #1
 800583c:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8005840:	461a      	mov	r2, r3
 8005842:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8005846:	b2d9      	uxtb	r1, r3
 8005848:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800584c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005850:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8005852:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8005856:	3301      	adds	r3, #1
 8005858:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 800585c:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8005860:	3301      	adds	r3, #1
 8005862:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8005866:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800586a:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 800586e:	429a      	cmp	r2, r3
 8005870:	dbc9      	blt.n	8005806 <modbus_slave_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8005872:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8005876:	f107 030c 	add.w	r3, r7, #12
 800587a:	4611      	mov	r1, r2
 800587c:	4618      	mov	r0, r3
 800587e:	f000 fa61 	bl	8005d44 <modbus_send_response>
 8005882:	e20f      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8005884:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005888:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	3302      	adds	r3, #2
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	b21b      	sxth	r3, r3
 8005894:	021b      	lsls	r3, r3, #8
 8005896:	b21a      	sxth	r2, r3
 8005898:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800589c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	3303      	adds	r3, #3
 80058a4:	781b      	ldrb	r3, [r3, #0]
 80058a6:	b21b      	sxth	r3, r3
 80058a8:	4313      	orrs	r3, r2
 80058aa:	b21b      	sxth	r3, r3
 80058ac:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80058b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058b4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	3304      	adds	r3, #4
 80058bc:	781b      	ldrb	r3, [r3, #0]
 80058be:	b21b      	sxth	r3, r3
 80058c0:	021b      	lsls	r3, r3, #8
 80058c2:	b21a      	sxth	r2, r3
 80058c4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058c8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	3305      	adds	r3, #5
 80058d0:	781b      	ldrb	r3, [r3, #0]
 80058d2:	b21b      	sxth	r3, r3
 80058d4:	4313      	orrs	r3, r2
 80058d6:	b21b      	sxth	r3, r3
 80058d8:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80058dc:	4b6e      	ldr	r3, [pc, #440]	@ (8005a98 <modbus_slave_handle_frame+0x974>)
 80058de:	881b      	ldrh	r3, [r3, #0]
 80058e0:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d308      	bcc.n	80058fa <modbus_slave_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80058e8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80058ec:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80058f0:	2202      	movs	r2, #2
 80058f2:	4618      	mov	r0, r3
 80058f4:	f000 fa50 	bl	8005d98 <modbus_send_exception>
				return;
 80058f8:	e1d4      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 80058fa:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80058fe:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8005902:	bf0c      	ite	eq
 8005904:	2301      	moveq	r3, #1
 8005906:	2300      	movne	r3, #0
 8005908:	b2db      	uxtb	r3, r3
 800590a:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 800590e:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8005912:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 8005916:	4611      	mov	r1, r2
 8005918:	4618      	mov	r0, r3
 800591a:	f7fd f891 	bl	8002a40 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 800591e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005922:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005926:	2106      	movs	r1, #6
 8005928:	6818      	ldr	r0, [r3, #0]
 800592a:	f000 fa0b 	bl	8005d44 <modbus_send_response>
			break;
 800592e:	e1b9      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8005930:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005934:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	3302      	adds	r3, #2
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	b21b      	sxth	r3, r3
 8005940:	021b      	lsls	r3, r3, #8
 8005942:	b21a      	sxth	r2, r3
 8005944:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005948:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	3303      	adds	r3, #3
 8005950:	781b      	ldrb	r3, [r3, #0]
 8005952:	b21b      	sxth	r3, r3
 8005954:	4313      	orrs	r3, r2
 8005956:	b21b      	sxth	r3, r3
 8005958:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 800595c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005960:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	3304      	adds	r3, #4
 8005968:	781b      	ldrb	r3, [r3, #0]
 800596a:	b21b      	sxth	r3, r3
 800596c:	021b      	lsls	r3, r3, #8
 800596e:	b21a      	sxth	r2, r3
 8005970:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005974:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3305      	adds	r3, #5
 800597c:	781b      	ldrb	r3, [r3, #0]
 800597e:	b21b      	sxth	r3, r3
 8005980:	4313      	orrs	r3, r2
 8005982:	b21b      	sxth	r3, r3
 8005984:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8005988:	4b44      	ldr	r3, [pc, #272]	@ (8005a9c <modbus_slave_handle_frame+0x978>)
 800598a:	881b      	ldrh	r3, [r3, #0]
 800598c:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8005990:	429a      	cmp	r2, r3
 8005992:	d308      	bcc.n	80059a6 <modbus_slave_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005994:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005998:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800599c:	2202      	movs	r2, #2
 800599e:	4618      	mov	r0, r3
 80059a0:	f000 f9fa 	bl	8005d98 <modbus_send_exception>
				return;
 80059a4:	e17e      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 80059a6:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 80059aa:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 80059ae:	4611      	mov	r1, r2
 80059b0:	4618      	mov	r0, r3
 80059b2:	f7fd f985 	bl	8002cc0 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80059b6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059ba:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80059be:	2106      	movs	r1, #6
 80059c0:	6818      	ldr	r0, [r3, #0]
 80059c2:	f000 f9bf 	bl	8005d44 <modbus_send_response>
			break;
 80059c6:	e16d      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80059c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059cc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	3302      	adds	r3, #2
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	b21b      	sxth	r3, r3
 80059d8:	021b      	lsls	r3, r3, #8
 80059da:	b21a      	sxth	r2, r3
 80059dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059e0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	3303      	adds	r3, #3
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	b21b      	sxth	r3, r3
 80059ec:	4313      	orrs	r3, r2
 80059ee:	b21b      	sxth	r3, r3
 80059f0:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80059f4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059f8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	3304      	adds	r3, #4
 8005a00:	781b      	ldrb	r3, [r3, #0]
 8005a02:	b21b      	sxth	r3, r3
 8005a04:	021b      	lsls	r3, r3, #8
 8005a06:	b21a      	sxth	r2, r3
 8005a08:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a0c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	3305      	adds	r3, #5
 8005a14:	781b      	ldrb	r3, [r3, #0]
 8005a16:	b21b      	sxth	r3, r3
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	b21b      	sxth	r3, r3
 8005a1c:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8005a20:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a24:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	799b      	ldrb	r3, [r3, #6]
 8005a2c:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8005a30:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8005a34:	3307      	adds	r3, #7
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	da00      	bge.n	8005a3c <modbus_slave_handle_frame+0x918>
 8005a3a:	3307      	adds	r3, #7
 8005a3c:	10db      	asrs	r3, r3, #3
 8005a3e:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8005a42:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8005a46:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8005a4a:	4413      	add	r3, r2
 8005a4c:	4a12      	ldr	r2, [pc, #72]	@ (8005a98 <modbus_slave_handle_frame+0x974>)
 8005a4e:	8812      	ldrh	r2, [r2, #0]
 8005a50:	4293      	cmp	r3, r2
 8005a52:	dd08      	ble.n	8005a66 <modbus_slave_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005a54:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005a58:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005a5c:	2202      	movs	r2, #2
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f000 f99a 	bl	8005d98 <modbus_send_exception>
				return;
 8005a64:	e11e      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8005a66:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d008      	beq.n	8005a86 <modbus_slave_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005a74:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005a78:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005a7c:	2203      	movs	r2, #3
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f000 f98a 	bl	8005d98 <modbus_send_exception>
				return;
 8005a84:	e10e      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8005a86:	2307      	movs	r3, #7
 8005a88:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8005a92:	e044      	b.n	8005b1e <modbus_slave_handle_frame+0x9fa>
 8005a94:	200013b4 	.word	0x200013b4
 8005a98:	20000c28 	.word	0x20000c28
 8005a9c:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8005aa0:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8005aa4:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005aa8:	4413      	add	r3, r2
 8005aaa:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8005aae:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005ab2:	08db      	lsrs	r3, r3, #3
 8005ab4:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8005ab8:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005abc:	f003 0307 	and.w	r3, r3, #7
 8005ac0:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8005ac4:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8005ac8:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8005acc:	4413      	add	r3, r2
 8005ace:	461a      	mov	r2, r3
 8005ad0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ad4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4413      	add	r3, r2
 8005adc:	781b      	ldrb	r3, [r3, #0]
 8005ade:	461a      	mov	r2, r3
 8005ae0:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8005ae4:	fa42 f303 	asr.w	r3, r2, r3
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	f003 0301 	and.w	r3, r3, #1
 8005aee:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8005af2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	bf14      	ite	ne
 8005afa:	2301      	movne	r3, #1
 8005afc:	2300      	moveq	r3, #0
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8005b04:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8005b08:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8005b0c:	4611      	mov	r1, r2
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7fc ff96 	bl	8002a40 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8005b14:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005b18:	3301      	adds	r3, #1
 8005b1a:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8005b1e:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8005b22:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d3ba      	bcc.n	8005aa0 <modbus_slave_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005b2a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b2e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b32:	2106      	movs	r1, #6
 8005b34:	6818      	ldr	r0, [r3, #0]
 8005b36:	f000 f905 	bl	8005d44 <modbus_send_response>
			break;
 8005b3a:	e0b3      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005b3c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b40:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	3302      	adds	r3, #2
 8005b48:	781b      	ldrb	r3, [r3, #0]
 8005b4a:	b21b      	sxth	r3, r3
 8005b4c:	021b      	lsls	r3, r3, #8
 8005b4e:	b21a      	sxth	r2, r3
 8005b50:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b54:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	3303      	adds	r3, #3
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	b21b      	sxth	r3, r3
 8005b60:	4313      	orrs	r3, r2
 8005b62:	b21b      	sxth	r3, r3
 8005b64:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8005b68:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b6c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	3304      	adds	r3, #4
 8005b74:	781b      	ldrb	r3, [r3, #0]
 8005b76:	b21b      	sxth	r3, r3
 8005b78:	021b      	lsls	r3, r3, #8
 8005b7a:	b21a      	sxth	r2, r3
 8005b7c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b80:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	3305      	adds	r3, #5
 8005b88:	781b      	ldrb	r3, [r3, #0]
 8005b8a:	b21b      	sxth	r3, r3
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	b21b      	sxth	r3, r3
 8005b90:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8005b94:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b98:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	799b      	ldrb	r3, [r3, #6]
 8005ba0:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8005ba4:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8005ba8:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005bac:	4413      	add	r3, r2
 8005bae:	4a3f      	ldr	r2, [pc, #252]	@ (8005cac <modbus_slave_handle_frame+0xb88>)
 8005bb0:	8812      	ldrh	r2, [r2, #0]
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	dd08      	ble.n	8005bc8 <modbus_slave_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005bb6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005bba:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005bbe:	2202      	movs	r2, #2
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	f000 f8e9 	bl	8005d98 <modbus_send_exception>
				return;
 8005bc6:	e06d      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8005bc8:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8005bcc:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005bd0:	005b      	lsls	r3, r3, #1
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d008      	beq.n	8005be8 <modbus_slave_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005bd6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005bda:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005bde:	2203      	movs	r2, #3
 8005be0:	4618      	mov	r0, r3
 8005be2:	f000 f8d9 	bl	8005d98 <modbus_send_exception>
				return;
 8005be6:	e05d      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8005be8:	2307      	movs	r3, #7
 8005bea:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005bee:	2300      	movs	r3, #0
 8005bf0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005bf4:	e034      	b.n	8005c60 <modbus_slave_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8005bf6:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005bfa:	b29a      	uxth	r2, r3
 8005bfc:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8005c00:	4413      	add	r3, r2
 8005c02:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8005c06:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8005c0a:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005c0e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005c12:	6812      	ldr	r2, [r2, #0]
 8005c14:	4413      	add	r3, r2
 8005c16:	781b      	ldrb	r3, [r3, #0]
 8005c18:	b21b      	sxth	r3, r3
 8005c1a:	021b      	lsls	r3, r3, #8
 8005c1c:	b21a      	sxth	r2, r3
 8005c1e:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8005c22:	3301      	adds	r3, #1
 8005c24:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005c28:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8005c2c:	6809      	ldr	r1, [r1, #0]
 8005c2e:	440b      	add	r3, r1
 8005c30:	781b      	ldrb	r3, [r3, #0]
 8005c32:	b21b      	sxth	r3, r3
 8005c34:	4313      	orrs	r3, r2
 8005c36:	b21b      	sxth	r3, r3
 8005c38:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8005c3c:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8005c40:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8005c44:	4611      	mov	r1, r2
 8005c46:	4618      	mov	r0, r3
 8005c48:	f7fd f83a 	bl	8002cc0 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8005c4c:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8005c50:	3302      	adds	r3, #2
 8005c52:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8005c56:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005c5a:	3301      	adds	r3, #1
 8005c5c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005c60:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005c64:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	dbc4      	blt.n	8005bf6 <modbus_slave_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005c6c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c70:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005c74:	2106      	movs	r1, #6
 8005c76:	6818      	ldr	r0, [r3, #0]
 8005c78:	f000 f864 	bl	8005d44 <modbus_send_response>
			break;
 8005c7c:	e012      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8005c7e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c82:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005c86:	881a      	ldrh	r2, [r3, #0]
 8005c88:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c8c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005c90:	4611      	mov	r1, r2
 8005c92:	6818      	ldr	r0, [r3, #0]
 8005c94:	f000 f8b4 	bl	8005e00 <modbus_vendor_handle_frame>
			break;
 8005c98:	e004      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
	if (len < 6) return;
 8005c9a:	bf00      	nop
 8005c9c:	e002      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
	if (address != slave_address) return;
 8005c9e:	bf00      	nop
 8005ca0:	e000      	b.n	8005ca4 <modbus_slave_handle_frame+0xb80>
		return;
 8005ca2:	bf00      	nop
		}
	}
}
 8005ca4:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	20000dd0 	.word	0x20000dd0

08005cb0 <modbusGetSlaveAddress>:


uint8_t modbusGetSlaveAddress(void) {
 8005cb0:	b480      	push	{r7}
 8005cb2:	af00      	add	r7, sp, #0
	return slave_address;
 8005cb4:	4b03      	ldr	r3, [pc, #12]	@ (8005cc4 <modbusGetSlaveAddress+0x14>)
 8005cb6:	781b      	ldrb	r3, [r3, #0]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr
 8005cc2:	bf00      	nop
 8005cc4:	200013b4 	.word	0x200013b4

08005cc8 <modbus_crc16>:
#include "modbus/modbus_util.h"

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8005cc8:	b480      	push	{r7}
 8005cca:	b085      	sub	sp, #20
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	460b      	mov	r3, r1
 8005cd2:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8005cd4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005cd8:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8005cda:	2300      	movs	r3, #0
 8005cdc:	81bb      	strh	r3, [r7, #12]
 8005cde:	e026      	b.n	8005d2e <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8005ce0:	89bb      	ldrh	r3, [r7, #12]
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	4413      	add	r3, r2
 8005ce6:	781b      	ldrb	r3, [r3, #0]
 8005ce8:	461a      	mov	r2, r3
 8005cea:	89fb      	ldrh	r3, [r7, #14]
 8005cec:	4053      	eors	r3, r2
 8005cee:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	72fb      	strb	r3, [r7, #11]
 8005cf4:	e015      	b.n	8005d22 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8005cf6:	89fb      	ldrh	r3, [r7, #14]
 8005cf8:	f003 0301 	and.w	r3, r3, #1
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d00a      	beq.n	8005d16 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8005d00:	89fb      	ldrh	r3, [r7, #14]
 8005d02:	085b      	lsrs	r3, r3, #1
 8005d04:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8005d06:	89fb      	ldrh	r3, [r7, #14]
 8005d08:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8005d0c:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8005d10:	43db      	mvns	r3, r3
 8005d12:	81fb      	strh	r3, [r7, #14]
 8005d14:	e002      	b.n	8005d1c <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8005d16:	89fb      	ldrh	r3, [r7, #14]
 8005d18:	085b      	lsrs	r3, r3, #1
 8005d1a:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8005d1c:	7afb      	ldrb	r3, [r7, #11]
 8005d1e:	3301      	adds	r3, #1
 8005d20:	72fb      	strb	r3, [r7, #11]
 8005d22:	7afb      	ldrb	r3, [r7, #11]
 8005d24:	2b07      	cmp	r3, #7
 8005d26:	d9e6      	bls.n	8005cf6 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8005d28:	89bb      	ldrh	r3, [r7, #12]
 8005d2a:	3301      	adds	r3, #1
 8005d2c:	81bb      	strh	r3, [r7, #12]
 8005d2e:	89ba      	ldrh	r2, [r7, #12]
 8005d30:	887b      	ldrh	r3, [r7, #2]
 8005d32:	429a      	cmp	r2, r3
 8005d34:	d3d4      	bcc.n	8005ce0 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8005d36:	89fb      	ldrh	r3, [r7, #14]
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3714      	adds	r7, #20
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr

08005d44 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b084      	sub	sp, #16
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8005d50:	887b      	ldrh	r3, [r7, #2]
 8005d52:	4619      	mov	r1, r3
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f7ff ffb7 	bl	8005cc8 <modbus_crc16>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8005d5e:	887b      	ldrh	r3, [r7, #2]
 8005d60:	1c5a      	adds	r2, r3, #1
 8005d62:	807a      	strh	r2, [r7, #2]
 8005d64:	461a      	mov	r2, r3
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	4413      	add	r3, r2
 8005d6a:	89fa      	ldrh	r2, [r7, #14]
 8005d6c:	b2d2      	uxtb	r2, r2
 8005d6e:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8005d70:	89fb      	ldrh	r3, [r7, #14]
 8005d72:	0a1b      	lsrs	r3, r3, #8
 8005d74:	b29a      	uxth	r2, r3
 8005d76:	887b      	ldrh	r3, [r7, #2]
 8005d78:	1c59      	adds	r1, r3, #1
 8005d7a:	8079      	strh	r1, [r7, #2]
 8005d7c:	4619      	mov	r1, r3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	440b      	add	r3, r1
 8005d82:	b2d2      	uxtb	r2, r2
 8005d84:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8005d86:	887b      	ldrh	r3, [r7, #2]
 8005d88:	4619      	mov	r1, r3
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f001 f924 	bl	8006fd8 <RS485_Transmit>
}
 8005d90:	bf00      	nop
 8005d92:	3710      	adds	r7, #16
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}

08005d98 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b084      	sub	sp, #16
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	4603      	mov	r3, r0
 8005da0:	71fb      	strb	r3, [r7, #7]
 8005da2:	460b      	mov	r3, r1
 8005da4:	71bb      	strb	r3, [r7, #6]
 8005da6:	4613      	mov	r3, r2
 8005da8:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8005daa:	79fb      	ldrb	r3, [r7, #7]
 8005dac:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8005dae:	79bb      	ldrb	r3, [r7, #6]
 8005db0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8005db8:	797b      	ldrb	r3, [r7, #5]
 8005dba:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8005dbc:	f107 0308 	add.w	r3, r7, #8
 8005dc0:	2103      	movs	r1, #3
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7ff ff80 	bl	8005cc8 <modbus_crc16>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8005dcc:	89fb      	ldrh	r3, [r7, #14]
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8005dd2:	89fb      	ldrh	r3, [r7, #14]
 8005dd4:	0a1b      	lsrs	r3, r3, #8
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8005ddc:	f107 0308 	add.w	r3, r7, #8
 8005de0:	2105      	movs	r1, #5
 8005de2:	4618      	mov	r0, r3
 8005de4:	f001 f8f8 	bl	8006fd8 <RS485_Transmit>
}
 8005de8:	bf00      	nop
 8005dea:	3710      	adds	r7, #16
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <get_ms>:



uint32_t get_ms(void) {
 8005df0:	b580      	push	{r7, lr}
 8005df2:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8005df4:	f002 f9f8 	bl	80081e8 <HAL_GetTick>
 8005df8:	4603      	mov	r3, r0
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	bd80      	pop	{r7, pc}
	...

08005e00 <modbus_vendor_handle_frame>:

#include "io/io_coils.h"
#include "io/io_holding_reg.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b0f6      	sub	sp, #472	@ 0x1d8
 8005e04:	af02      	add	r7, sp, #8
 8005e06:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e0a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e0e:	6018      	str	r0, [r3, #0]
 8005e10:	460a      	mov	r2, r1
 8005e12:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e16:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8005e1a:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8005e1c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e20:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	785b      	ldrb	r3, [r3, #1]
 8005e28:	f887 31ca 	strb.w	r3, [r7, #458]	@ 0x1ca
	uint8_t slave_address = modbusGetSlaveAddress();
 8005e2c:	f7ff ff40 	bl	8005cb0 <modbusGetSlaveAddress>
 8005e30:	4603      	mov	r3, r0
 8005e32:	f887 31c9 	strb.w	r3, [r7, #457]	@ 0x1c9

	switch (function) {
 8005e36:	f897 31ca 	ldrb.w	r3, [r7, #458]	@ 0x1ca
 8005e3a:	3b65      	subs	r3, #101	@ 0x65
 8005e3c:	2b0c      	cmp	r3, #12
 8005e3e:	f201 804c 	bhi.w	8006eda <modbus_vendor_handle_frame+0x10da>
 8005e42:	a201      	add	r2, pc, #4	@ (adr r2, 8005e48 <modbus_vendor_handle_frame+0x48>)
 8005e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e48:	08005e7d 	.word	0x08005e7d
 8005e4c:	08006207 	.word	0x08006207
 8005e50:	08006275 	.word	0x08006275
 8005e54:	080064c7 	.word	0x080064c7
 8005e58:	08006587 	.word	0x08006587
 8005e5c:	08006655 	.word	0x08006655
 8005e60:	080067db 	.word	0x080067db
 8005e64:	08006913 	.word	0x08006913
 8005e68:	08006a15 	.word	0x08006a15
 8005e6c:	08006ac1 	.word	0x08006ac1
 8005e70:	08006bb9 	.word	0x08006bb9
 8005e74:	08006cbb 	.word	0x08006cbb
 8005e78:	08006dbd 	.word	0x08006dbd
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8005e7c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005e80:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8005e84:	881b      	ldrh	r3, [r3, #0]
 8005e86:	2b16      	cmp	r3, #22
 8005e88:	d009      	beq.n	8005e9e <modbus_vendor_handle_frame+0x9e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005e8a:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8005e8e:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8005e92:	2203      	movs	r2, #3
 8005e94:	4618      	mov	r0, r3
 8005e96:	f7ff ff7f 	bl	8005d98 <modbus_send_exception>
				return;
 8005e9a:	f001 b827 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8005e9e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005ea2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	789b      	ldrb	r3, [r3, #2]
 8005eaa:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8005eae:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005eb2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	3303      	adds	r3, #3
 8005eba:	781b      	ldrb	r3, [r3, #0]
 8005ebc:	b21b      	sxth	r3, r3
 8005ebe:	021b      	lsls	r3, r3, #8
 8005ec0:	b21a      	sxth	r2, r3
 8005ec2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005ec6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	3304      	adds	r3, #4
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	b21b      	sxth	r3, r3
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	b21b      	sxth	r3, r3
 8005ed6:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			uint8_t op1Raw = frame[5];
 8005eda:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005ede:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	795b      	ldrb	r3, [r3, #5]
 8005ee6:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 8005eea:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005eee:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	3306      	adds	r3, #6
 8005ef6:	781b      	ldrb	r3, [r3, #0]
 8005ef8:	b21b      	sxth	r3, r3
 8005efa:	021b      	lsls	r3, r3, #8
 8005efc:	b21a      	sxth	r2, r3
 8005efe:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005f02:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	3307      	adds	r3, #7
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	b21b      	sxth	r3, r3
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	b21b      	sxth	r3, r3
 8005f12:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t input_type2Raw = frame[8];
 8005f16:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005f1a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	7a1b      	ldrb	r3, [r3, #8]
 8005f22:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8005f26:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005f2a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	3309      	adds	r3, #9
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	b21b      	sxth	r3, r3
 8005f36:	021b      	lsls	r3, r3, #8
 8005f38:	b21a      	sxth	r2, r3
 8005f3a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005f3e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	330a      	adds	r3, #10
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	b21b      	sxth	r3, r3
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	b21b      	sxth	r3, r3
 8005f4e:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t op2Raw = frame[11];
 8005f52:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005f56:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	7adb      	ldrb	r3, [r3, #11]
 8005f5e:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8005f62:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005f66:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	330c      	adds	r3, #12
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	b21b      	sxth	r3, r3
 8005f72:	021b      	lsls	r3, r3, #8
 8005f74:	b21a      	sxth	r2, r3
 8005f76:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005f7a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	330d      	adds	r3, #13
 8005f82:	781b      	ldrb	r3, [r3, #0]
 8005f84:	b21b      	sxth	r3, r3
 8005f86:	4313      	orrs	r3, r2
 8005f88:	b21b      	sxth	r3, r3
 8005f8a:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t joinRaw = frame[14];
 8005f8e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005f92:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	7b9b      	ldrb	r3, [r3, #14]
 8005f9a:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint8_t output_typeRaw = frame[15];
 8005f9e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005fa2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	7bdb      	ldrb	r3, [r3, #15]
 8005faa:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8005fae:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005fb2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	3310      	adds	r3, #16
 8005fba:	781b      	ldrb	r3, [r3, #0]
 8005fbc:	b21b      	sxth	r3, r3
 8005fbe:	021b      	lsls	r3, r3, #8
 8005fc0:	b21a      	sxth	r2, r3
 8005fc2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005fc6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	3311      	adds	r3, #17
 8005fce:	781b      	ldrb	r3, [r3, #0]
 8005fd0:	b21b      	sxth	r3, r3
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	b21b      	sxth	r3, r3
 8005fd6:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint16_t output_value = (frame[18] << 8) | frame[19];
 8005fda:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005fde:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	3312      	adds	r3, #18
 8005fe6:	781b      	ldrb	r3, [r3, #0]
 8005fe8:	b21b      	sxth	r3, r3
 8005fea:	021b      	lsls	r3, r3, #8
 8005fec:	b21a      	sxth	r2, r3
 8005fee:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8005ff2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	3313      	adds	r3, #19
 8005ffa:	781b      	ldrb	r3, [r3, #0]
 8005ffc:	b21b      	sxth	r3, r3
 8005ffe:	4313      	orrs	r3, r2
 8006000:	b21b      	sxth	r3, r3
 8006002:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8006006:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00b      	beq.n	8006026 <modbus_vendor_handle_frame+0x226>
 800600e:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8006012:	2b06      	cmp	r3, #6
 8006014:	d807      	bhi.n	8006026 <modbus_vendor_handle_frame+0x226>
 8006016:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 800601a:	2b00      	cmp	r3, #0
 800601c:	d003      	beq.n	8006026 <modbus_vendor_handle_frame+0x226>
 800601e:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8006022:	2b06      	cmp	r3, #6
 8006024:	d909      	bls.n	800603a <modbus_vendor_handle_frame+0x23a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006026:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800602a:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800602e:	2203      	movs	r2, #3
 8006030:	4618      	mov	r0, r3
 8006032:	f7ff feb1 	bl	8005d98 <modbus_send_exception>
				return;
 8006036:	f000 bf59 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 800603a:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800603e:	2b01      	cmp	r3, #1
 8006040:	d011      	beq.n	8006066 <modbus_vendor_handle_frame+0x266>
 8006042:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8006046:	2b00      	cmp	r3, #0
 8006048:	d003      	beq.n	8006052 <modbus_vendor_handle_frame+0x252>
 800604a:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800604e:	2b06      	cmp	r3, #6
 8006050:	d909      	bls.n	8006066 <modbus_vendor_handle_frame+0x266>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006052:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006056:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800605a:	2203      	movs	r2, #3
 800605c:	4618      	mov	r0, r3
 800605e:	f7ff fe9b 	bl	8005d98 <modbus_send_exception>
				return;
 8006062:	f000 bf43 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8006066:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 800606a:	2b00      	cmp	r3, #0
 800606c:	d003      	beq.n	8006076 <modbus_vendor_handle_frame+0x276>
 800606e:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8006072:	2b06      	cmp	r3, #6
 8006074:	d909      	bls.n	800608a <modbus_vendor_handle_frame+0x28a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006076:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800607a:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800607e:	2203      	movs	r2, #3
 8006080:	4618      	mov	r0, r3
 8006082:	f7ff fe89 	bl	8005d98 <modbus_send_exception>
				return;
 8006086:	f000 bf31 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 800608a:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800608e:	2b01      	cmp	r3, #1
 8006090:	d011      	beq.n	80060b6 <modbus_vendor_handle_frame+0x2b6>
 8006092:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8006096:	2b00      	cmp	r3, #0
 8006098:	d003      	beq.n	80060a2 <modbus_vendor_handle_frame+0x2a2>
 800609a:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800609e:	2b06      	cmp	r3, #6
 80060a0:	d909      	bls.n	80060b6 <modbus_vendor_handle_frame+0x2b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80060a2:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80060a6:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80060aa:	2203      	movs	r2, #3
 80060ac:	4618      	mov	r0, r3
 80060ae:	f7ff fe73 	bl	8005d98 <modbus_send_exception>
				return;
 80060b2:	f000 bf1b 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 80060b6:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d003      	beq.n	80060c6 <modbus_vendor_handle_frame+0x2c6>
 80060be:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80060c2:	2b03      	cmp	r3, #3
 80060c4:	d909      	bls.n	80060da <modbus_vendor_handle_frame+0x2da>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80060c6:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80060ca:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80060ce:	2203      	movs	r2, #3
 80060d0:	4618      	mov	r0, r3
 80060d2:	f7ff fe61 	bl	8005d98 <modbus_send_exception>
				return;
 80060d6:	f000 bf09 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 80060da:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 80060de:	3b01      	subs	r3, #1
 80060e0:	f887 3159 	strb.w	r3, [r7, #345]	@ 0x159
			RegisterType output_type = output_typeRaw - 1;
 80060e4:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 80060e8:	3b01      	subs	r3, #1
 80060ea:	f887 3158 	strb.w	r3, [r7, #344]	@ 0x158
			ComparisonOp op1 = op1Raw - 1;
 80060ee:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 80060f2:	3b01      	subs	r3, #1
 80060f4:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			LogicJoin join = joinRaw - 1;
 80060f8:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80060fc:	3b01      	subs	r3, #1
 80060fe:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156

			RegisterType input_type2 = 0;
 8006102:	2300      	movs	r3, #0
 8006104:	f887 31cf 	strb.w	r3, [r7, #463]	@ 0x1cf
			ComparisonOp op2 = 0;
 8006108:	2300      	movs	r3, #0
 800610a:	f887 31ce 	strb.w	r3, [r7, #462]	@ 0x1ce
			if (joinRaw != 1) {
 800610e:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006112:	2b01      	cmp	r3, #1
 8006114:	d009      	beq.n	800612a <modbus_vendor_handle_frame+0x32a>
				input_type2 = input_type2Raw - 1;
 8006116:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800611a:	3b01      	subs	r3, #1
 800611c:	f887 31cf 	strb.w	r3, [r7, #463]	@ 0x1cf
				op2 = op2Raw - 1;
 8006120:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8006124:	3b01      	subs	r3, #1
 8006126:	f887 31ce 	strb.w	r3, [r7, #462]	@ 0x1ce
			}


			LogicRule newRule = {
 800612a:	f897 3159 	ldrb.w	r3, [r7, #345]	@ 0x159
 800612e:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 8006132:	f8b7 316c 	ldrh.w	r3, [r7, #364]	@ 0x16c
 8006136:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 800613a:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800613e:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 8006142:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8006146:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 800614a:	f897 31cf 	ldrb.w	r3, [r7, #463]	@ 0x1cf
 800614e:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 8006152:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8006156:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 800615a:	f897 31ce 	ldrb.w	r3, [r7, #462]	@ 0x1ce
 800615e:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 8006162:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 8006166:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 800616a:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 800616e:	f887 314c 	strb.w	r3, [r7, #332]	@ 0x14c
 8006172:	f897 3158 	ldrb.w	r3, [r7, #344]	@ 0x158
 8006176:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
 800617a:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800617e:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 8006182:	f8b7 315a 	ldrh.w	r3, [r7, #346]	@ 0x15a
 8006186:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 800618a:	2301      	movs	r3, #1
 800618c:	f887 31cd 	strb.w	r3, [r7, #461]	@ 0x1cd

			bool status = automation_add_rule(newRule);
 8006190:	466b      	mov	r3, sp
 8006192:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8006196:	e892 0003 	ldmia.w	r2, {r0, r1}
 800619a:	6018      	str	r0, [r3, #0]
 800619c:	3304      	adds	r3, #4
 800619e:	8019      	strh	r1, [r3, #0]
 80061a0:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 80061a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80061a6:	f7fb f831 	bl	800120c <automation_add_rule>
 80061aa:	4603      	mov	r3, r0
 80061ac:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			if (status == false) {
 80061b0:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 80061b4:	f083 0301 	eor.w	r3, r3, #1
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d002      	beq.n	80061c4 <modbus_vendor_handle_frame+0x3c4>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 80061be:	2300      	movs	r3, #0
 80061c0:	f887 31cd 	strb.w	r3, [r7, #461]	@ 0x1cd
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80061c4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80061c8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80061cc:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 80061d0:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80061d2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80061d6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80061da:	2265      	movs	r2, #101	@ 0x65
 80061dc:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 80061de:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80061e2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80061e6:	f897 21cd 	ldrb.w	r2, [r7, #461]	@ 0x1cd
 80061ea:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80061ec:	2303      	movs	r3, #3
 80061ee:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152

			modbus_send_response(responseData, responseLen);
 80061f2:	f8b7 2152 	ldrh.w	r2, [r7, #338]	@ 0x152
 80061f6:	f107 030c 	add.w	r3, r7, #12
 80061fa:	4611      	mov	r1, r2
 80061fc:	4618      	mov	r0, r3
 80061fe:	f7ff fda1 	bl	8005d44 <modbus_send_response>
 8006202:	f000 be73 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 8006206:	f7fb f841 	bl	800128c <automation_get_rule_count>
 800620a:	4603      	mov	r3, r0
 800620c:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			responseData[0] = slave_address; // the address of us
 8006210:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006214:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006218:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 800621c:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 800621e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006222:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006226:	2265      	movs	r2, #101	@ 0x65
 8006228:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 800622a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800622e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006232:	2202      	movs	r2, #2
 8006234:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 8006236:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800623a:	0a1b      	lsrs	r3, r3, #8
 800623c:	b29b      	uxth	r3, r3
 800623e:	b2da      	uxtb	r2, r3
 8006240:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006244:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006248:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 800624a:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800624e:	b2da      	uxtb	r2, r3
 8006250:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006254:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006258:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 800625a:	2305      	movs	r3, #5
 800625c:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			modbus_send_response(responseData, responseLen);
 8006260:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8006264:	f107 030c 	add.w	r3, r7, #12
 8006268:	4611      	mov	r1, r2
 800626a:	4618      	mov	r0, r3
 800626c:	f7ff fd6a 	bl	8005d44 <modbus_send_response>
			break;
 8006270:	f000 be3c 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8006274:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006278:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 800627c:	881b      	ldrh	r3, [r3, #0]
 800627e:	2b06      	cmp	r3, #6
 8006280:	d009      	beq.n	8006296 <modbus_vendor_handle_frame+0x496>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006282:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006286:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800628a:	2203      	movs	r2, #3
 800628c:	4618      	mov	r0, r3
 800628e:	f7ff fd83 	bl	8005d98 <modbus_send_exception>
				return;
 8006292:	f000 be2b 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8006296:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800629a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	3302      	adds	r3, #2
 80062a2:	781b      	ldrb	r3, [r3, #0]
 80062a4:	b21b      	sxth	r3, r3
 80062a6:	021b      	lsls	r3, r3, #8
 80062a8:	b21a      	sxth	r2, r3
 80062aa:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80062ae:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	3303      	adds	r3, #3
 80062b6:	781b      	ldrb	r3, [r3, #0]
 80062b8:	b21b      	sxth	r3, r3
 80062ba:	4313      	orrs	r3, r2
 80062bc:	b21b      	sxth	r3, r3
 80062be:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 80062c2:	f507 7292 	add.w	r2, r7, #292	@ 0x124
 80062c6:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 80062ca:	4611      	mov	r1, r2
 80062cc:	4618      	mov	r0, r3
 80062ce:	f7fa ffe9 	bl	80012a4 <automation_get_rule>
 80062d2:	4603      	mov	r3, r0
 80062d4:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
			if (status == false) {
 80062d8:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 80062dc:	f083 0301 	eor.w	r3, r3, #1
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d009      	beq.n	80062fa <modbus_vendor_handle_frame+0x4fa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80062e6:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80062ea:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80062ee:	2204      	movs	r2, #4
 80062f0:	4618      	mov	r0, r3
 80062f2:	f7ff fd51 	bl	8005d98 <modbus_send_exception>
				return;
 80062f6:	f000 bdf9 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 80062fa:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 80062fe:	3301      	adds	r3, #1
 8006300:	f887 318a 	strb.w	r3, [r7, #394]	@ 0x18a
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8006304:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8006308:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 800630c:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 8006310:	3301      	adds	r3, #1
 8006312:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 8006316:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 800631a:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 800631e:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8006322:	3301      	adds	r3, #1
 8006324:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8006328:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 800632c:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8006330:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8006334:	3301      	adds	r3, #1
 8006336:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 800633a:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 800633e:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8006342:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
 8006346:	3301      	adds	r3, #1
 8006348:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 800634c:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
 8006350:	3301      	adds	r3, #1
 8006352:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
			uint16_t output_reg = (uint16_t)rule.output_reg;
 8006356:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 800635a:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint16_t output_value = (uint16_t)rule.output_value;
 800635e:	f8b7 3138 	ldrh.w	r3, [r7, #312]	@ 0x138
 8006362:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 8006366:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800636a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800636e:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006372:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8006374:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006378:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800637c:	2267      	movs	r2, #103	@ 0x67
 800637e:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8006380:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006384:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006388:	f897 218a 	ldrb.w	r2, [r7, #394]	@ 0x18a
 800638c:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 800638e:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8006392:	0a1b      	lsrs	r3, r3, #8
 8006394:	b29b      	uxth	r3, r3
 8006396:	b2da      	uxtb	r2, r3
 8006398:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800639c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063a0:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 80063a2:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 80063a6:	b2da      	uxtb	r2, r3
 80063a8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063ac:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063b0:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 80063b2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063b6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063ba:	f897 2187 	ldrb.w	r2, [r7, #391]	@ 0x187
 80063be:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 80063c0:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80063c4:	0a1b      	lsrs	r3, r3, #8
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	b2da      	uxtb	r2, r3
 80063ca:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063ce:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063d2:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 80063d4:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80063d8:	b2da      	uxtb	r2, r3
 80063da:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063de:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063e2:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 80063e4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80063e8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063ec:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 80063f0:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 80063f2:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80063f6:	0a1b      	lsrs	r3, r3, #8
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	b2da      	uxtb	r2, r3
 80063fc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006400:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006404:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 8006406:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 800640a:	b2da      	uxtb	r2, r3
 800640c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006410:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006414:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 8006416:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800641a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800641e:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 8006422:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8006424:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8006428:	0a1b      	lsrs	r3, r3, #8
 800642a:	b29b      	uxth	r3, r3
 800642c:	b2da      	uxtb	r2, r3
 800642e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006432:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006436:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8006438:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 800643c:	b2da      	uxtb	r2, r3
 800643e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006442:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006446:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8006448:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800644c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006450:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8006454:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 8006456:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800645a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800645e:	f897 217a 	ldrb.w	r2, [r7, #378]	@ 0x17a
 8006462:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 8006464:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8006468:	0a1b      	lsrs	r3, r3, #8
 800646a:	b29b      	uxth	r3, r3
 800646c:	b2da      	uxtb	r2, r3
 800646e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006472:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006476:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8006478:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 800647c:	b2da      	uxtb	r2, r3
 800647e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006482:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006486:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8006488:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 800648c:	0a1b      	lsrs	r3, r3, #8
 800648e:	b29b      	uxth	r3, r3
 8006490:	b2da      	uxtb	r2, r3
 8006492:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006496:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800649a:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 800649c:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 80064a0:	b2da      	uxtb	r2, r3
 80064a2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80064a6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80064aa:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 80064ac:	2314      	movs	r3, #20
 80064ae:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			modbus_send_response(responseData, responseLen);
 80064b2:	f8b7 2174 	ldrh.w	r2, [r7, #372]	@ 0x174
 80064b6:	f107 030c 	add.w	r3, r7, #12
 80064ba:	4611      	mov	r1, r2
 80064bc:	4618      	mov	r0, r3
 80064be:	f7ff fc41 	bl	8005d44 <modbus_send_response>
 80064c2:	f000 bd13 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 80064c6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80064ca:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 80064ce:	881b      	ldrh	r3, [r3, #0]
 80064d0:	2b06      	cmp	r3, #6
 80064d2:	d009      	beq.n	80064e8 <modbus_vendor_handle_frame+0x6e8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80064d4:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80064d8:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80064dc:	2203      	movs	r2, #3
 80064de:	4618      	mov	r0, r3
 80064e0:	f7ff fc5a 	bl	8005d98 <modbus_send_exception>
				return;
 80064e4:	f000 bd02 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 80064e8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80064ec:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	3302      	adds	r3, #2
 80064f4:	781b      	ldrb	r3, [r3, #0]
 80064f6:	b21b      	sxth	r3, r3
 80064f8:	021b      	lsls	r3, r3, #8
 80064fa:	b21a      	sxth	r2, r3
 80064fc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006500:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	3303      	adds	r3, #3
 8006508:	781b      	ldrb	r3, [r3, #0]
 800650a:	b21b      	sxth	r3, r3
 800650c:	4313      	orrs	r3, r2
 800650e:	b21b      	sxth	r3, r3
 8006510:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192

			bool status = automation_delete_rule(ruleIndex);
 8006514:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 8006518:	4618      	mov	r0, r3
 800651a:	f7fa feef 	bl	80012fc <automation_delete_rule>
 800651e:	4603      	mov	r3, r0
 8006520:	f887 3191 	strb.w	r3, [r7, #401]	@ 0x191
			if (status == false) {
 8006524:	f897 3191 	ldrb.w	r3, [r7, #401]	@ 0x191
 8006528:	f083 0301 	eor.w	r3, r3, #1
 800652c:	b2db      	uxtb	r3, r3
 800652e:	2b00      	cmp	r3, #0
 8006530:	d009      	beq.n	8006546 <modbus_vendor_handle_frame+0x746>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006532:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006536:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800653a:	2204      	movs	r2, #4
 800653c:	4618      	mov	r0, r3
 800653e:	f7ff fc2b 	bl	8005d98 <modbus_send_exception>
				return;
 8006542:	f000 bcd3 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006546:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800654a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800654e:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006552:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 8006554:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006558:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800655c:	2268      	movs	r2, #104	@ 0x68
 800655e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 8006560:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006564:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006568:	2201      	movs	r2, #1
 800656a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800656c:	2303      	movs	r3, #3
 800656e:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e

			modbus_send_response(responseData, responseLen);
 8006572:	f8b7 218e 	ldrh.w	r2, [r7, #398]	@ 0x18e
 8006576:	f107 030c 	add.w	r3, r7, #12
 800657a:	4611      	mov	r1, r2
 800657c:	4618      	mov	r0, r3
 800657e:	f7ff fbe1 	bl	8005d44 <modbus_send_response>
 8006582:	f000 bcb3 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8006586:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800658a:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 800658e:	881b      	ldrh	r3, [r3, #0]
 8006590:	2b06      	cmp	r3, #6
 8006592:	d009      	beq.n	80065a8 <modbus_vendor_handle_frame+0x7a8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006594:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006598:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800659c:	2203      	movs	r2, #3
 800659e:	4618      	mov	r0, r3
 80065a0:	f7ff fbfa 	bl	8005d98 <modbus_send_exception>
				return;
 80065a4:	f000 bca2 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 80065a8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80065ac:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	3302      	adds	r3, #2
 80065b4:	781b      	ldrb	r3, [r3, #0]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d008      	beq.n	80065cc <modbus_vendor_handle_frame+0x7cc>
 80065ba:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80065be:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	3302      	adds	r3, #2
 80065c6:	781b      	ldrb	r3, [r3, #0]
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	d909      	bls.n	80065e0 <modbus_vendor_handle_frame+0x7e0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80065cc:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80065d0:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80065d4:	2203      	movs	r2, #3
 80065d6:	4618      	mov	r0, r3
 80065d8:	f7ff fbde 	bl	8005d98 <modbus_send_exception>
				return;
 80065dc:	f000 bc86 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80065e0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80065e4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	3302      	adds	r3, #2
 80065ec:	781b      	ldrb	r3, [r3, #0]
 80065ee:	3b01      	subs	r3, #1
 80065f0:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197

			bool status = io_virtual_add(registerType);
 80065f4:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80065f8:	4618      	mov	r0, r3
 80065fa:	f7fd f90b 	bl	8003814 <io_virtual_add>
 80065fe:	4603      	mov	r3, r0
 8006600:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
			if (status == false) {
 8006604:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 8006608:	f083 0301 	eor.w	r3, r3, #1
 800660c:	b2db      	uxtb	r3, r3
 800660e:	2b00      	cmp	r3, #0
 8006610:	d009      	beq.n	8006626 <modbus_vendor_handle_frame+0x826>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006612:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006616:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800661a:	2204      	movs	r2, #4
 800661c:	4618      	mov	r0, r3
 800661e:	f7ff fbbb 	bl	8005d98 <modbus_send_exception>
				return;
 8006622:	f000 bc63 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8006626:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800662a:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 800662e:	2369      	movs	r3, #105	@ 0x69
 8006630:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
			responseData[2] = 0x01; // status
 8006634:	2301      	movs	r3, #1
 8006636:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122

			uint16_t responseLen = 3;
 800663a:	2303      	movs	r3, #3
 800663c:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			modbus_send_response(responseData, responseLen);
 8006640:	f8b7 2194 	ldrh.w	r2, [r7, #404]	@ 0x194
 8006644:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006648:	4611      	mov	r1, r2
 800664a:	4618      	mov	r0, r3
 800664c:	f7ff fb7a 	bl	8005d44 <modbus_send_response>
 8006650:	f000 bc4c 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 8006654:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006658:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 800665c:	881b      	ldrh	r3, [r3, #0]
 800665e:	2b07      	cmp	r3, #7
 8006660:	d009      	beq.n	8006676 <modbus_vendor_handle_frame+0x876>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006662:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006666:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800666a:	2203      	movs	r2, #3
 800666c:	4618      	mov	r0, r3
 800666e:	f7ff fb93 	bl	8005d98 <modbus_send_exception>
				return;
 8006672:	f000 bc3b 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006676:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800667a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	3302      	adds	r3, #2
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d008      	beq.n	800669a <modbus_vendor_handle_frame+0x89a>
 8006688:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800668c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	3302      	adds	r3, #2
 8006694:	781b      	ldrb	r3, [r3, #0]
 8006696:	2b02      	cmp	r3, #2
 8006698:	d909      	bls.n	80066ae <modbus_vendor_handle_frame+0x8ae>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800669a:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800669e:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80066a2:	2203      	movs	r2, #3
 80066a4:	4618      	mov	r0, r3
 80066a6:	f7ff fb77 	bl	8005d98 <modbus_send_exception>
				return;
 80066aa:	f000 bc1f 	b.w	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80066ae:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80066b2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	3302      	adds	r3, #2
 80066ba:	781b      	ldrb	r3, [r3, #0]
 80066bc:	3b01      	subs	r3, #1
 80066be:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 80066c2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80066c6:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	3303      	adds	r3, #3
 80066ce:	781b      	ldrb	r3, [r3, #0]
 80066d0:	b21b      	sxth	r3, r3
 80066d2:	021b      	lsls	r3, r3, #8
 80066d4:	b21a      	sxth	r2, r3
 80066d6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80066da:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	3304      	adds	r3, #4
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	b21b      	sxth	r3, r3
 80066e6:	4313      	orrs	r3, r2
 80066e8:	b21b      	sxth	r3, r3
 80066ea:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 80066ee:	f507 728f 	add.w	r2, r7, #286	@ 0x11e
 80066f2:	f8b7 119c 	ldrh.w	r1, [r7, #412]	@ 0x19c
 80066f6:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 80066fa:	4618      	mov	r0, r3
 80066fc:	f7fd f8fe 	bl	80038fc <io_virtual_read>
 8006700:	4603      	mov	r3, r0
 8006702:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
			if (status == false) {
 8006706:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 800670a:	f083 0301 	eor.w	r3, r3, #1
 800670e:	b2db      	uxtb	r3, r3
 8006710:	2b00      	cmp	r3, #0
 8006712:	d008      	beq.n	8006726 <modbus_vendor_handle_frame+0x926>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006714:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006718:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800671c:	2204      	movs	r2, #4
 800671e:	4618      	mov	r0, r3
 8006720:	f7ff fb3a 	bl	8005d98 <modbus_send_exception>
				return;
 8006724:	e3e2      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 8006726:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800672a:	2b00      	cmp	r3, #0
 800672c:	d002      	beq.n	8006734 <modbus_vendor_handle_frame+0x934>
 800672e:	2b01      	cmp	r3, #1
 8006730:	d004      	beq.n	800673c <modbus_vendor_handle_frame+0x93c>
 8006732:	e007      	b.n	8006744 <modbus_vendor_handle_frame+0x944>
				case VIR_COIL:
					byteCount = 1;
 8006734:	2301      	movs	r3, #1
 8006736:	f887 31cc 	strb.w	r3, [r7, #460]	@ 0x1cc
					break;
 800673a:	e003      	b.n	8006744 <modbus_vendor_handle_frame+0x944>
				case VIR_HOLDING:
					byteCount = 2;
 800673c:	2302      	movs	r3, #2
 800673e:	f887 31cc 	strb.w	r3, [r7, #460]	@ 0x1cc
					break;
 8006742:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006744:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006748:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800674c:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006750:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 8006752:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006756:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800675a:	226a      	movs	r2, #106	@ 0x6a
 800675c:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 800675e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006762:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006766:	f897 21cc 	ldrb.w	r2, [r7, #460]	@ 0x1cc
 800676a:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 800676c:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006770:	2b00      	cmp	r3, #0
 8006772:	d002      	beq.n	800677a <modbus_vendor_handle_frame+0x97a>
 8006774:	2b01      	cmp	r3, #1
 8006776:	d00e      	beq.n	8006796 <modbus_vendor_handle_frame+0x996>
 8006778:	e020      	b.n	80067bc <modbus_vendor_handle_frame+0x9bc>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 800677a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800677e:	2b00      	cmp	r3, #0
 8006780:	bf14      	ite	ne
 8006782:	2301      	movne	r3, #1
 8006784:	2300      	moveq	r3, #0
 8006786:	b2db      	uxtb	r3, r3
 8006788:	461a      	mov	r2, r3
 800678a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800678e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006792:	70da      	strb	r2, [r3, #3]
					break;
 8006794:	e012      	b.n	80067bc <modbus_vendor_handle_frame+0x9bc>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 8006796:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800679a:	0a1b      	lsrs	r3, r3, #8
 800679c:	b29b      	uxth	r3, r3
 800679e:	b2da      	uxtb	r2, r3
 80067a0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80067a4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80067a8:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 80067aa:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80067ae:	b2da      	uxtb	r2, r3
 80067b0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80067b4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80067b8:	711a      	strb	r2, [r3, #4]
					break;
 80067ba:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 80067bc:	f897 31cc 	ldrb.w	r3, [r7, #460]	@ 0x1cc
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	3303      	adds	r3, #3
 80067c4:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			modbus_send_response(responseData, responseLen);
 80067c8:	f8b7 2198 	ldrh.w	r2, [r7, #408]	@ 0x198
 80067cc:	f107 030c 	add.w	r3, r7, #12
 80067d0:	4611      	mov	r1, r2
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7ff fab6 	bl	8005d44 <modbus_send_response>
 80067d8:	e388      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 80067da:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80067de:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 80067e2:	881b      	ldrh	r3, [r3, #0]
 80067e4:	2b09      	cmp	r3, #9
 80067e6:	d008      	beq.n	80067fa <modbus_vendor_handle_frame+0x9fa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80067e8:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80067ec:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80067f0:	2203      	movs	r2, #3
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7ff fad0 	bl	8005d98 <modbus_send_exception>
				return;
 80067f8:	e378      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80067fa:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80067fe:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	3302      	adds	r3, #2
 8006806:	781b      	ldrb	r3, [r3, #0]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d008      	beq.n	800681e <modbus_vendor_handle_frame+0xa1e>
 800680c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006810:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	3302      	adds	r3, #2
 8006818:	781b      	ldrb	r3, [r3, #0]
 800681a:	2b02      	cmp	r3, #2
 800681c:	d908      	bls.n	8006830 <modbus_vendor_handle_frame+0xa30>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800681e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006822:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006826:	2203      	movs	r2, #3
 8006828:	4618      	mov	r0, r3
 800682a:	f7ff fab5 	bl	8005d98 <modbus_send_exception>
				return;
 800682e:	e35d      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006830:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006834:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	3302      	adds	r3, #2
 800683c:	781b      	ldrb	r3, [r3, #0]
 800683e:	3b01      	subs	r3, #1
 8006840:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 8006844:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006848:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	3303      	adds	r3, #3
 8006850:	781b      	ldrb	r3, [r3, #0]
 8006852:	b21b      	sxth	r3, r3
 8006854:	021b      	lsls	r3, r3, #8
 8006856:	b21a      	sxth	r2, r3
 8006858:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800685c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	3304      	adds	r3, #4
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	b21b      	sxth	r3, r3
 8006868:	4313      	orrs	r3, r2
 800686a:	b21b      	sxth	r3, r3
 800686c:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
			uint16_t value = (frame[5] << 8) | frame[6];
 8006870:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006874:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	3305      	adds	r3, #5
 800687c:	781b      	ldrb	r3, [r3, #0]
 800687e:	b21b      	sxth	r3, r3
 8006880:	021b      	lsls	r3, r3, #8
 8006882:	b21a      	sxth	r2, r3
 8006884:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006888:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	3306      	adds	r3, #6
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	b21b      	sxth	r3, r3
 8006894:	4313      	orrs	r3, r2
 8006896:	b21b      	sxth	r3, r3
 8006898:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4


			bool status = io_virtual_write(registerType, address, value);
 800689c:	f8b7 21a4 	ldrh.w	r2, [r7, #420]	@ 0x1a4
 80068a0:	f8b7 11a6 	ldrh.w	r1, [r7, #422]	@ 0x1a6
 80068a4:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 80068a8:	4618      	mov	r0, r3
 80068aa:	f7fd f867 	bl	800397c <io_virtual_write>
 80068ae:	4603      	mov	r3, r0
 80068b0:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
			if (status == false) {
 80068b4:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 80068b8:	f083 0301 	eor.w	r3, r3, #1
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d008      	beq.n	80068d4 <modbus_vendor_handle_frame+0xad4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80068c2:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80068c6:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80068ca:	2204      	movs	r2, #4
 80068cc:	4618      	mov	r0, r3
 80068ce:	f7ff fa63 	bl	8005d98 <modbus_send_exception>
				return;
 80068d2:	e30b      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 80068d4:	2303      	movs	r3, #3
 80068d6:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80068da:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80068de:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80068e2:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 80068e6:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 80068e8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80068ec:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80068f0:	226b      	movs	r2, #107	@ 0x6b
 80068f2:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 80068f4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80068f8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80068fc:	2201      	movs	r2, #1
 80068fe:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 8006900:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 8006904:	f107 030c 	add.w	r3, r7, #12
 8006908:	4611      	mov	r1, r2
 800690a:	4618      	mov	r0, r3
 800690c:	f7ff fa1a 	bl	8005d44 <modbus_send_response>
 8006910:	e2ec      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8006912:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006916:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 800691a:	881b      	ldrh	r3, [r3, #0]
 800691c:	2b06      	cmp	r3, #6
 800691e:	d008      	beq.n	8006932 <modbus_vendor_handle_frame+0xb32>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006920:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006924:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006928:	2203      	movs	r2, #3
 800692a:	4618      	mov	r0, r3
 800692c:	f7ff fa34 	bl	8005d98 <modbus_send_exception>
				return;
 8006930:	e2dc      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006932:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006936:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	3302      	adds	r3, #2
 800693e:	781b      	ldrb	r3, [r3, #0]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d008      	beq.n	8006956 <modbus_vendor_handle_frame+0xb56>
 8006944:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006948:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	3302      	adds	r3, #2
 8006950:	781b      	ldrb	r3, [r3, #0]
 8006952:	2b02      	cmp	r3, #2
 8006954:	d908      	bls.n	8006968 <modbus_vendor_handle_frame+0xb68>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006956:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 800695a:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 800695e:	2203      	movs	r2, #3
 8006960:	4618      	mov	r0, r3
 8006962:	f7ff fa19 	bl	8005d98 <modbus_send_exception>
				return;
 8006966:	e2c1      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006968:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800696c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	3302      	adds	r3, #2
 8006974:	781b      	ldrb	r3, [r3, #0]
 8006976:	3b01      	subs	r3, #1
 8006978:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 800697c:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8006980:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 8006984:	4611      	mov	r1, r2
 8006986:	4618      	mov	r0, r3
 8006988:	f7fc ff90 	bl	80038ac <io_virtual_get_count>
 800698c:	4603      	mov	r3, r0
 800698e:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
			if (status == false) {
 8006992:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 8006996:	f083 0301 	eor.w	r3, r3, #1
 800699a:	b2db      	uxtb	r3, r3
 800699c:	2b00      	cmp	r3, #0
 800699e:	d008      	beq.n	80069b2 <modbus_vendor_handle_frame+0xbb2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80069a0:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 80069a4:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 80069a8:	2204      	movs	r2, #4
 80069aa:	4618      	mov	r0, r3
 80069ac:	f7ff f9f4 	bl	8005d98 <modbus_send_exception>
				return;
 80069b0:	e29c      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80069b2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069b6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80069ba:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 80069be:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 80069c0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069c4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80069c8:	226c      	movs	r2, #108	@ 0x6c
 80069ca:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 80069cc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069d0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80069d4:	2202      	movs	r2, #2
 80069d6:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 80069d8:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80069dc:	0a1b      	lsrs	r3, r3, #8
 80069de:	b29b      	uxth	r3, r3
 80069e0:	b2da      	uxtb	r2, r3
 80069e2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069e6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80069ea:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 80069ec:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80069f0:	b2da      	uxtb	r2, r3
 80069f2:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80069f6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80069fa:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80069fc:	2305      	movs	r3, #5
 80069fe:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

			modbus_send_response(responseData, responseLen);
 8006a02:	f8b7 21aa 	ldrh.w	r2, [r7, #426]	@ 0x1aa
 8006a06:	f107 030c 	add.w	r3, r7, #12
 8006a0a:	4611      	mov	r1, r2
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f7ff f999 	bl	8005d44 <modbus_send_response>
 8006a12:	e26b      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 8006a14:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a18:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006a1c:	881b      	ldrh	r3, [r3, #0]
 8006a1e:	2b06      	cmp	r3, #6
 8006a20:	d008      	beq.n	8006a34 <modbus_vendor_handle_frame+0xc34>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006a22:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006a26:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006a2a:	2203      	movs	r2, #3
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f7ff f9b3 	bl	8005d98 <modbus_send_exception>
				return;
 8006a32:	e25b      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 8006a34:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a38:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	3302      	adds	r3, #2
 8006a40:	781b      	ldrb	r3, [r3, #0]
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d108      	bne.n	8006a58 <modbus_vendor_handle_frame+0xc58>
 8006a46:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006a4a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	3303      	adds	r3, #3
 8006a52:	781b      	ldrb	r3, [r3, #0]
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d008      	beq.n	8006a6a <modbus_vendor_handle_frame+0xc6a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006a58:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006a5c:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006a60:	2203      	movs	r2, #3
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7ff f998 	bl	8005d98 <modbus_send_exception>
				return;
 8006a68:	e240      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}


			bool status = io_virtual_clear();
 8006a6a:	f7fd f989 	bl	8003d80 <io_virtual_clear>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	f887 31b1 	strb.w	r3, [r7, #433]	@ 0x1b1
			if (status == false) {
 8006a74:	f897 31b1 	ldrb.w	r3, [r7, #433]	@ 0x1b1
 8006a78:	f083 0301 	eor.w	r3, r3, #1
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d008      	beq.n	8006a94 <modbus_vendor_handle_frame+0xc94>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006a82:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006a86:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006a8a:	2204      	movs	r2, #4
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f7ff f983 	bl	8005d98 <modbus_send_exception>
				return;
 8006a92:	e22b      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8006a94:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006a98:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 8006a9c:	236d      	movs	r3, #109	@ 0x6d
 8006a9e:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
			responseData[2] = 0x01; // status
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

			uint16_t responseLen = 3;
 8006aa8:	2303      	movs	r3, #3
 8006aaa:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae

			modbus_send_response(responseData, responseLen);
 8006aae:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 8006ab2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8006ab6:	4611      	mov	r1, r2
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f7ff f943 	bl	8005d44 <modbus_send_response>
 8006abe:	e215      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 8006ac0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ac4:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006ac8:	881b      	ldrh	r3, [r3, #0]
 8006aca:	2b0b      	cmp	r3, #11
 8006acc:	d008      	beq.n	8006ae0 <modbus_vendor_handle_frame+0xce0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006ace:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006ad2:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006ad6:	2203      	movs	r2, #3
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f7ff f95d 	bl	8005d98 <modbus_send_exception>
				return;
 8006ade:	e205      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 8006ae0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ae4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	789b      	ldrb	r3, [r3, #2]
 8006aec:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.minutes		= frame[3];
 8006af0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006af4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	78db      	ldrb	r3, [r3, #3]
 8006afc:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.hours		= frame[4];
 8006b00:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b04:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	791b      	ldrb	r3, [r3, #4]
 8006b0c:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
			setTime.day_of_week	= frame[5];
 8006b10:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b14:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	795b      	ldrb	r3, [r3, #5]
 8006b1c:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
			setTime.day			= frame[6];
 8006b20:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b24:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	799b      	ldrb	r3, [r3, #6]
 8006b2c:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			setTime.month		= frame[7];
 8006b30:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b34:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	79db      	ldrb	r3, [r3, #7]
 8006b3c:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			setTime.year		= frame[8];
 8006b40:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b44:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	7a1b      	ldrb	r3, [r3, #8]
 8006b4c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8006b50:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006b54:	4618      	mov	r0, r3
 8006b56:	f000 fcad 	bl	80074b4 <DS3231_SetTime>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5
			if (status != HAL_OK) {
 8006b60:	f897 31b5 	ldrb.w	r3, [r7, #437]	@ 0x1b5
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d008      	beq.n	8006b7a <modbus_vendor_handle_frame+0xd7a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006b68:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006b6c:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006b70:	2204      	movs	r2, #4
 8006b72:	4618      	mov	r0, r3
 8006b74:	f7ff f910 	bl	8005d98 <modbus_send_exception>
				return;
 8006b78:	e1b8      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006b7a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b7e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006b82:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006b86:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8006b88:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b8c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006b90:	226e      	movs	r2, #110	@ 0x6e
 8006b92:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8006b94:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006b98:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006ba0:	2303      	movs	r3, #3
 8006ba2:	f8a7 31b2 	strh.w	r3, [r7, #434]	@ 0x1b2

			modbus_send_response(responseData, responseLen);
 8006ba6:	f8b7 21b2 	ldrh.w	r2, [r7, #434]	@ 0x1b2
 8006baa:	f107 030c 	add.w	r3, r7, #12
 8006bae:	4611      	mov	r1, r2
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f7ff f8c7 	bl	8005d44 <modbus_send_response>
 8006bb6:	e199      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8006bb8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006bbc:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	3302      	adds	r3, #2
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	b21b      	sxth	r3, r3
 8006bc8:	021b      	lsls	r3, r3, #8
 8006bca:	b21a      	sxth	r2, r3
 8006bcc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006bd0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	3303      	adds	r3, #3
 8006bd8:	781b      	ldrb	r3, [r3, #0]
 8006bda:	b21b      	sxth	r3, r3
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	b21b      	sxth	r3, r3
 8006be0:	f8a7 31ba 	strh.w	r3, [r7, #442]	@ 0x1ba
			IO_Holding_Reg_Mode mode = frame[4] - 1;
 8006be4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006be8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	3304      	adds	r3, #4
 8006bf0:	781b      	ldrb	r3, [r3, #0]
 8006bf2:	3b01      	subs	r3, #1
 8006bf4:	f887 31b9 	strb.w	r3, [r7, #441]	@ 0x1b9

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 8006bf8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006bfc:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006c00:	881b      	ldrh	r3, [r3, #0]
 8006c02:	2b07      	cmp	r3, #7
 8006c04:	d008      	beq.n	8006c18 <modbus_vendor_handle_frame+0xe18>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006c06:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006c0a:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006c0e:	2203      	movs	r2, #3
 8006c10:	4618      	mov	r0, r3
 8006c12:	f7ff f8c1 	bl	8005d98 <modbus_send_exception>
				return;
 8006c16:	e169      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 8006c18:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c1c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	3304      	adds	r3, #4
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d008      	beq.n	8006c3c <modbus_vendor_handle_frame+0xe3c>
 8006c2a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c2e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	3304      	adds	r3, #4
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	2b02      	cmp	r3, #2
 8006c3a:	d908      	bls.n	8006c4e <modbus_vendor_handle_frame+0xe4e>
			    modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006c3c:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006c40:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006c44:	2203      	movs	r2, #3
 8006c46:	4618      	mov	r0, r3
 8006c48:	f7ff f8a6 	bl	8005d98 <modbus_send_exception>
			    return;
 8006c4c:	e14e      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Set the mode of the holding register
			if (!io_holding_reg_set_mode(index, mode)) {
 8006c4e:	f897 21b9 	ldrb.w	r2, [r7, #441]	@ 0x1b9
 8006c52:	f8b7 31ba 	ldrh.w	r3, [r7, #442]	@ 0x1ba
 8006c56:	4611      	mov	r1, r2
 8006c58:	4618      	mov	r0, r3
 8006c5a:	f7fc f8b9 	bl	8002dd0 <io_holding_reg_set_mode>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	f083 0301 	eor.w	r3, r3, #1
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d008      	beq.n	8006c7c <modbus_vendor_handle_frame+0xe7c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006c6a:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006c6e:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006c72:	2204      	movs	r2, #4
 8006c74:	4618      	mov	r0, r3
 8006c76:	f7ff f88f 	bl	8005d98 <modbus_send_exception>
				return;
 8006c7a:	e137      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006c7c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c80:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006c84:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006c88:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE;
 8006c8a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c8e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006c92:	226f      	movs	r2, #111	@ 0x6f
 8006c94:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8006c96:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006c9a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006ca2:	2303      	movs	r3, #3
 8006ca4:	f8a7 31b6 	strh.w	r3, [r7, #438]	@ 0x1b6

			modbus_send_response(responseData, responseLen);
 8006ca8:	f8b7 21b6 	ldrh.w	r2, [r7, #438]	@ 0x1b6
 8006cac:	f107 030c 	add.w	r3, r7, #12
 8006cb0:	4611      	mov	r1, r2
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f7ff f846 	bl	8005d44 <modbus_send_response>
 8006cb8:	e118      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8006cba:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006cbe:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	3302      	adds	r3, #2
 8006cc6:	781b      	ldrb	r3, [r3, #0]
 8006cc8:	b21b      	sxth	r3, r3
 8006cca:	021b      	lsls	r3, r3, #8
 8006ccc:	b21a      	sxth	r2, r3
 8006cce:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006cd2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	3303      	adds	r3, #3
 8006cda:	781b      	ldrb	r3, [r3, #0]
 8006cdc:	b21b      	sxth	r3, r3
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	b21b      	sxth	r3, r3
 8006ce2:	f8a7 31c0 	strh.w	r3, [r7, #448]	@ 0x1c0
			IO_Input_Reg_Mode mode = frame[4] - 1;
 8006ce6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006cea:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	3304      	adds	r3, #4
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	3b01      	subs	r3, #1
 8006cf6:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 8006cfa:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006cfe:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006d02:	881b      	ldrh	r3, [r3, #0]
 8006d04:	2b07      	cmp	r3, #7
 8006d06:	d008      	beq.n	8006d1a <modbus_vendor_handle_frame+0xf1a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006d08:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006d0c:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006d10:	2203      	movs	r2, #3
 8006d12:	4618      	mov	r0, r3
 8006d14:	f7ff f840 	bl	8005d98 <modbus_send_exception>
				return;
 8006d18:	e0e8      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 8006d1a:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d1e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	3304      	adds	r3, #4
 8006d26:	781b      	ldrb	r3, [r3, #0]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d008      	beq.n	8006d3e <modbus_vendor_handle_frame+0xf3e>
 8006d2c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d30:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	3304      	adds	r3, #4
 8006d38:	781b      	ldrb	r3, [r3, #0]
 8006d3a:	2b02      	cmp	r3, #2
 8006d3c:	d908      	bls.n	8006d50 <modbus_vendor_handle_frame+0xf50>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006d3e:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006d42:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006d46:	2203      	movs	r2, #3
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f7ff f825 	bl	8005d98 <modbus_send_exception>
				return;
 8006d4e:	e0cd      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Set the mode of the input register
			if (!io_input_reg_set_mode(index, mode)) {
 8006d50:	f897 21bf 	ldrb.w	r2, [r7, #447]	@ 0x1bf
 8006d54:	f8b7 31c0 	ldrh.w	r3, [r7, #448]	@ 0x1c0
 8006d58:	4611      	mov	r1, r2
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f7fc fb30 	bl	80033c0 <io_input_reg_set_mode>
 8006d60:	4603      	mov	r3, r0
 8006d62:	f083 0301 	eor.w	r3, r3, #1
 8006d66:	b2db      	uxtb	r3, r3
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d008      	beq.n	8006d7e <modbus_vendor_handle_frame+0xf7e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006d6c:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006d70:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006d74:	2204      	movs	r2, #4
 8006d76:	4618      	mov	r0, r3
 8006d78:	f7ff f80e 	bl	8005d98 <modbus_send_exception>
				return;
 8006d7c:	e0b6      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006d7e:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d82:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006d86:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006d8a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE;
 8006d8c:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d90:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006d94:	2270      	movs	r2, #112	@ 0x70
 8006d96:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8006d98:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006d9c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006da0:	2201      	movs	r2, #1
 8006da2:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006da4:	2303      	movs	r3, #3
 8006da6:	f8a7 31bc 	strh.w	r3, [r7, #444]	@ 0x1bc

			modbus_send_response(responseData, responseLen);
 8006daa:	f8b7 21bc 	ldrh.w	r2, [r7, #444]	@ 0x1bc
 8006dae:	f107 030c 	add.w	r3, r7, #12
 8006db2:	4611      	mov	r1, r2
 8006db4:	4618      	mov	r0, r3
 8006db6:	f7fe ffc5 	bl	8005d44 <modbus_send_response>
 8006dba:	e097      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8006dbc:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006dc0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	3302      	adds	r3, #2
 8006dc8:	781b      	ldrb	r3, [r3, #0]
 8006dca:	b21b      	sxth	r3, r3
 8006dcc:	021b      	lsls	r3, r3, #8
 8006dce:	b21a      	sxth	r2, r3
 8006dd0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006dd4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	3303      	adds	r3, #3
 8006ddc:	781b      	ldrb	r3, [r3, #0]
 8006dde:	b21b      	sxth	r3, r3
 8006de0:	4313      	orrs	r3, r2
 8006de2:	b21b      	sxth	r3, r3
 8006de4:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
			uint8_t type = frame[4]; // 3 = holding, 4 = input (1, 2 for coil & discrete are irrelevant)
 8006de8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006dec:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	791b      	ldrb	r3, [r3, #4]
 8006df4:	f887 31c5 	strb.w	r3, [r7, #453]	@ 0x1c5

			// Check request length (Slave Address, Function Code, Index High, Index Low, type integer, CRC Low, CRC High)
			if (len != 7) {
 8006df8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006dfc:	f5a3 73e7 	sub.w	r3, r3, #462	@ 0x1ce
 8006e00:	881b      	ldrh	r3, [r3, #0]
 8006e02:	2b07      	cmp	r3, #7
 8006e04:	d008      	beq.n	8006e18 <modbus_vendor_handle_frame+0x1018>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006e06:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006e0a:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006e0e:	2203      	movs	r2, #3
 8006e10:	4618      	mov	r0, r3
 8006e12:	f7fe ffc1 	bl	8005d98 <modbus_send_exception>
				return;
 8006e16:	e069      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			}

			// Get the mode of the holding register
			uint8_t mode;
			if (type == 3) {
 8006e18:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 8006e1c:	2b03      	cmp	r3, #3
 8006e1e:	d11b      	bne.n	8006e58 <modbus_vendor_handle_frame+0x1058>
				IO_Holding_Reg_Mode regMode;
				if (!io_holding_reg_get_mode(index, &regMode)) {
 8006e20:	f207 120f 	addw	r2, r7, #271	@ 0x10f
 8006e24:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8006e28:	4611      	mov	r1, r2
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f7fb fff4 	bl	8002e18 <io_holding_reg_get_mode>
 8006e30:	4603      	mov	r3, r0
 8006e32:	f083 0301 	eor.w	r3, r3, #1
 8006e36:	b2db      	uxtb	r3, r3
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d008      	beq.n	8006e4e <modbus_vendor_handle_frame+0x104e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006e3c:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006e40:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006e44:	2204      	movs	r2, #4
 8006e46:	4618      	mov	r0, r3
 8006e48:	f7fe ffa6 	bl	8005d98 <modbus_send_exception>
				return;
 8006e4c:	e04e      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
					return;
				}
				mode = (uint8_t)(regMode);
 8006e4e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8006e52:	f887 31cb 	strb.w	r3, [r7, #459]	@ 0x1cb
 8006e56:	e01e      	b.n	8006e96 <modbus_vendor_handle_frame+0x1096>
			} else if (type == 4) {
 8006e58:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 8006e5c:	2b04      	cmp	r3, #4
 8006e5e:	d11a      	bne.n	8006e96 <modbus_vendor_handle_frame+0x1096>
				IO_Input_Reg_Mode regMode;
				if (!io_input_reg_get_mode(index, &regMode)) {
 8006e60:	f507 7287 	add.w	r2, r7, #270	@ 0x10e
 8006e64:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8006e68:	4611      	mov	r1, r2
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f7fc facc 	bl	8003408 <io_input_reg_get_mode>
 8006e70:	4603      	mov	r3, r0
 8006e72:	f083 0301 	eor.w	r3, r3, #1
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d008      	beq.n	8006e8e <modbus_vendor_handle_frame+0x108e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006e7c:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006e80:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006e84:	2204      	movs	r2, #4
 8006e86:	4618      	mov	r0, r3
 8006e88:	f7fe ff86 	bl	8005d98 <modbus_send_exception>
				return;
 8006e8c:	e02e      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
					return;
				}
				mode = (uint8_t)(regMode);
 8006e8e:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8006e92:	f887 31cb 	strb.w	r3, [r7, #459]	@ 0x1cb
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006e96:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006e9a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006e9e:	f897 21c9 	ldrb.w	r2, [r7, #457]	@ 0x1c9
 8006ea2:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_REG_MODE;
 8006ea4:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ea8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006eac:	2271      	movs	r2, #113	@ 0x71
 8006eae:	705a      	strb	r2, [r3, #1]
			responseData[2] = mode + 1; // mode
 8006eb0:	f897 31cb 	ldrb.w	r3, [r7, #459]	@ 0x1cb
 8006eb4:	3301      	adds	r3, #1
 8006eb6:	b2da      	uxtb	r2, r3
 8006eb8:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8006ebc:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006ec0:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006ec2:	2303      	movs	r3, #3
 8006ec4:	f8a7 31c2 	strh.w	r3, [r7, #450]	@ 0x1c2

			modbus_send_response(responseData, responseLen);
 8006ec8:	f8b7 21c2 	ldrh.w	r2, [r7, #450]	@ 0x1c2
 8006ecc:	f107 030c 	add.w	r3, r7, #12
 8006ed0:	4611      	mov	r1, r2
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f7fe ff36 	bl	8005d44 <modbus_send_response>
 8006ed8:	e008      	b.n	8006eec <modbus_vendor_handle_frame+0x10ec>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8006eda:	f897 11ca 	ldrb.w	r1, [r7, #458]	@ 0x1ca
 8006ede:	f897 31c9 	ldrb.w	r3, [r7, #457]	@ 0x1c9
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f7fe ff57 	bl	8005d98 <modbus_send_exception>
			break;
 8006eea:	bf00      	nop
		}
	}
}
 8006eec:	f507 77e8 	add.w	r7, r7, #464	@ 0x1d0
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

static uint8_t our_address;

void RS485_SetTransmitMode(void) {
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8006ef8:	4b07      	ldr	r3, [pc, #28]	@ (8006f18 <RS485_SetTransmitMode+0x24>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a07      	ldr	r2, [pc, #28]	@ (8006f1c <RS485_SetTransmitMode+0x28>)
 8006efe:	8811      	ldrh	r1, [r2, #0]
 8006f00:	2201      	movs	r2, #1
 8006f02:	4618      	mov	r0, r3
 8006f04:	f003 fe20 	bl	800ab48 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8006f08:	2201      	movs	r2, #1
 8006f0a:	2140      	movs	r1, #64	@ 0x40
 8006f0c:	4804      	ldr	r0, [pc, #16]	@ (8006f20 <RS485_SetTransmitMode+0x2c>)
 8006f0e:	f003 fe1b 	bl	800ab48 <HAL_GPIO_WritePin>
#endif
}
 8006f12:	bf00      	nop
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	200013b8 	.word	0x200013b8
 8006f1c:	200013bc 	.word	0x200013bc
 8006f20:	48000800 	.word	0x48000800

08006f24 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8006f24:	b580      	push	{r7, lr}
 8006f26:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8006f28:	4b07      	ldr	r3, [pc, #28]	@ (8006f48 <RS485_SetReceiveMode+0x24>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a07      	ldr	r2, [pc, #28]	@ (8006f4c <RS485_SetReceiveMode+0x28>)
 8006f2e:	8811      	ldrh	r1, [r2, #0]
 8006f30:	2200      	movs	r2, #0
 8006f32:	4618      	mov	r0, r3
 8006f34:	f003 fe08 	bl	800ab48 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8006f38:	2200      	movs	r2, #0
 8006f3a:	2140      	movs	r1, #64	@ 0x40
 8006f3c:	4804      	ldr	r0, [pc, #16]	@ (8006f50 <RS485_SetReceiveMode+0x2c>)
 8006f3e:	f003 fe03 	bl	800ab48 <HAL_GPIO_WritePin>
#endif
}
 8006f42:	bf00      	nop
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	200013b8 	.word	0x200013b8
 8006f4c:	200013bc 	.word	0x200013bc
 8006f50:	48000800 	.word	0x48000800

08006f54 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b082      	sub	sp, #8
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	460b      	mov	r3, r1
 8006f5e:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8006f60:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8006f64:	2100      	movs	r1, #0
 8006f66:	4813      	ldr	r0, [pc, #76]	@ (8006fb4 <RS485_Setup+0x60>)
 8006f68:	f011 fb6b 	bl	8018642 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8006f6c:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8006f70:	2100      	movs	r1, #0
 8006f72:	4811      	ldr	r0, [pc, #68]	@ (8006fb8 <RS485_Setup+0x64>)
 8006f74:	f011 fb65 	bl	8018642 <memset>
	rs485_tx_frame_head = 0;
 8006f78:	4b10      	ldr	r3, [pc, #64]	@ (8006fbc <RS485_Setup+0x68>)
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8006f7e:	4b10      	ldr	r3, [pc, #64]	@ (8006fc0 <RS485_Setup+0x6c>)
 8006f80:	2200      	movs	r2, #0
 8006f82:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8006f84:	4a0f      	ldr	r2, [pc, #60]	@ (8006fc4 <RS485_Setup+0x70>)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8006f8a:	4a0f      	ldr	r2, [pc, #60]	@ (8006fc8 <RS485_Setup+0x74>)
 8006f8c:	887b      	ldrh	r3, [r7, #2]
 8006f8e:	8013      	strh	r3, [r2, #0]

	// Get our slave address
	our_address = modbusGetSlaveAddress();
 8006f90:	f7fe fe8e 	bl	8005cb0 <modbusGetSlaveAddress>
 8006f94:	4603      	mov	r3, r0
 8006f96:	461a      	mov	r2, r3
 8006f98:	4b0c      	ldr	r3, [pc, #48]	@ (8006fcc <RS485_Setup+0x78>)
 8006f9a:	701a      	strb	r2, [r3, #0]

	RS485_SetReceiveMode();
 8006f9c:	f7ff ffc2 	bl	8006f24 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8006fa0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006fa4:	490a      	ldr	r1, [pc, #40]	@ (8006fd0 <RS485_Setup+0x7c>)
 8006fa6:	480b      	ldr	r0, [pc, #44]	@ (8006fd4 <RS485_Setup+0x80>)
 8006fa8:	f009 fc19 	bl	80107de <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8006fac:	bf00      	nop
 8006fae:	3708      	adds	r7, #8
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}
 8006fb4:	200014c0 	.word	0x200014c0
 8006fb8:	20001cd0 	.word	0x20001cd0
 8006fbc:	200024e2 	.word	0x200024e2
 8006fc0:	200024e3 	.word	0x200024e3
 8006fc4:	200013b8 	.word	0x200013b8
 8006fc8:	200013bc 	.word	0x200013bc
 8006fcc:	200024e8 	.word	0x200024e8
 8006fd0:	200013c0 	.word	0x200013c0
 8006fd4:	2000124c 	.word	0x2000124c

08006fd8 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	460b      	mov	r3, r1
 8006fe2:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8006fe4:	887b      	ldrh	r3, [r7, #2]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d03a      	beq.n	8007060 <RS485_Transmit+0x88>
 8006fea:	887b      	ldrh	r3, [r7, #2]
 8006fec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ff0:	d836      	bhi.n	8007060 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8006ff2:	4b1d      	ldr	r3, [pc, #116]	@ (8007068 <RS485_Transmit+0x90>)
 8006ff4:	781b      	ldrb	r3, [r3, #0]
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	3301      	adds	r3, #1
 8006ffa:	425a      	negs	r2, r3
 8006ffc:	f003 0307 	and.w	r3, r3, #7
 8007000:	f002 0207 	and.w	r2, r2, #7
 8007004:	bf58      	it	pl
 8007006:	4253      	negpl	r3, r2
 8007008:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 800700a:	4b18      	ldr	r3, [pc, #96]	@ (800706c <RS485_Transmit+0x94>)
 800700c:	781b      	ldrb	r3, [r3, #0]
 800700e:	b2db      	uxtb	r3, r3
 8007010:	7bfa      	ldrb	r2, [r7, #15]
 8007012:	429a      	cmp	r2, r3
 8007014:	d020      	beq.n	8007058 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8007016:	4b14      	ldr	r3, [pc, #80]	@ (8007068 <RS485_Transmit+0x90>)
 8007018:	781b      	ldrb	r3, [r3, #0]
 800701a:	b2db      	uxtb	r3, r3
 800701c:	461a      	mov	r2, r3
 800701e:	4613      	mov	r3, r2
 8007020:	01db      	lsls	r3, r3, #7
 8007022:	4413      	add	r3, r2
 8007024:	005b      	lsls	r3, r3, #1
 8007026:	4a12      	ldr	r2, [pc, #72]	@ (8007070 <RS485_Transmit+0x98>)
 8007028:	4413      	add	r3, r2
 800702a:	887a      	ldrh	r2, [r7, #2]
 800702c:	6879      	ldr	r1, [r7, #4]
 800702e:	4618      	mov	r0, r3
 8007030:	f011 fb87 	bl	8018742 <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8007034:	4b0c      	ldr	r3, [pc, #48]	@ (8007068 <RS485_Transmit+0x90>)
 8007036:	781b      	ldrb	r3, [r3, #0]
 8007038:	b2db      	uxtb	r3, r3
 800703a:	4619      	mov	r1, r3
 800703c:	4a0c      	ldr	r2, [pc, #48]	@ (8007070 <RS485_Transmit+0x98>)
 800703e:	460b      	mov	r3, r1
 8007040:	01db      	lsls	r3, r3, #7
 8007042:	440b      	add	r3, r1
 8007044:	005b      	lsls	r3, r3, #1
 8007046:	4413      	add	r3, r2
 8007048:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800704c:	887a      	ldrh	r2, [r7, #2]
 800704e:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8007050:	4a05      	ldr	r2, [pc, #20]	@ (8007068 <RS485_Transmit+0x90>)
 8007052:	7bfb      	ldrb	r3, [r7, #15]
 8007054:	7013      	strb	r3, [r2, #0]
 8007056:	e004      	b.n	8007062 <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 8007058:	4806      	ldr	r0, [pc, #24]	@ (8007074 <RS485_Transmit+0x9c>)
 800705a:	f7fd ff35 	bl	8004ec8 <usb_serial_println>
 800705e:	e000      	b.n	8007062 <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8007060:	bf00      	nop
    }
}
 8007062:	3710      	adds	r7, #16
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}
 8007068:	200024e2 	.word	0x200024e2
 800706c:	200024e3 	.word	0x200024e3
 8007070:	20001cd0 	.word	0x20001cd0
 8007074:	0801aa9c 	.word	0x0801aa9c

08007078 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8007078:	b580      	push	{r7, lr}
 800707a:	b084      	sub	sp, #16
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	460b      	mov	r3, r1
 8007082:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a26      	ldr	r2, [pc, #152]	@ (8007124 <HAL_UARTEx_RxEventCallback+0xac>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d145      	bne.n	800711a <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 800708e:	4b26      	ldr	r3, [pc, #152]	@ (8007128 <HAL_UARTEx_RxEventCallback+0xb0>)
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	b2db      	uxtb	r3, r3
 8007094:	3301      	adds	r3, #1
 8007096:	425a      	negs	r2, r3
 8007098:	f003 0307 	and.w	r3, r3, #7
 800709c:	f002 0207 	and.w	r2, r2, #7
 80070a0:	bf58      	it	pl
 80070a2:	4253      	negpl	r3, r2
 80070a4:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 80070a6:	4b21      	ldr	r3, [pc, #132]	@ (800712c <HAL_UARTEx_RxEventCallback+0xb4>)
 80070a8:	781b      	ldrb	r3, [r3, #0]
 80070aa:	b2db      	uxtb	r3, r3
 80070ac:	7bfa      	ldrb	r2, [r7, #15]
 80070ae:	429a      	cmp	r2, r3
 80070b0:	d024      	beq.n	80070fc <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 80070b2:	887b      	ldrh	r3, [r7, #2]
 80070b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070b8:	d823      	bhi.n	8007102 <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 80070ba:	4b1b      	ldr	r3, [pc, #108]	@ (8007128 <HAL_UARTEx_RxEventCallback+0xb0>)
 80070bc:	781b      	ldrb	r3, [r3, #0]
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	461a      	mov	r2, r3
 80070c2:	4613      	mov	r3, r2
 80070c4:	01db      	lsls	r3, r3, #7
 80070c6:	4413      	add	r3, r2
 80070c8:	005b      	lsls	r3, r3, #1
 80070ca:	4a19      	ldr	r2, [pc, #100]	@ (8007130 <HAL_UARTEx_RxEventCallback+0xb8>)
 80070cc:	4413      	add	r3, r2
 80070ce:	887a      	ldrh	r2, [r7, #2]
 80070d0:	4918      	ldr	r1, [pc, #96]	@ (8007134 <HAL_UARTEx_RxEventCallback+0xbc>)
 80070d2:	4618      	mov	r0, r3
 80070d4:	f011 fb35 	bl	8018742 <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 80070d8:	4b13      	ldr	r3, [pc, #76]	@ (8007128 <HAL_UARTEx_RxEventCallback+0xb0>)
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	b2db      	uxtb	r3, r3
 80070de:	4619      	mov	r1, r3
 80070e0:	4a13      	ldr	r2, [pc, #76]	@ (8007130 <HAL_UARTEx_RxEventCallback+0xb8>)
 80070e2:	460b      	mov	r3, r1
 80070e4:	01db      	lsls	r3, r3, #7
 80070e6:	440b      	add	r3, r1
 80070e8:	005b      	lsls	r3, r3, #1
 80070ea:	4413      	add	r3, r2
 80070ec:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80070f0:	887a      	ldrh	r2, [r7, #2]
 80070f2:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 80070f4:	4a0c      	ldr	r2, [pc, #48]	@ (8007128 <HAL_UARTEx_RxEventCallback+0xb0>)
 80070f6:	7bfb      	ldrb	r3, [r7, #15]
 80070f8:	7013      	strb	r3, [r2, #0]
 80070fa:	e002      	b.n	8007102 <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 80070fc:	480e      	ldr	r0, [pc, #56]	@ (8007138 <HAL_UARTEx_RxEventCallback+0xc0>)
 80070fe:	f7fd fee3 	bl	8004ec8 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8007102:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007106:	490b      	ldr	r1, [pc, #44]	@ (8007134 <HAL_UARTEx_RxEventCallback+0xbc>)
 8007108:	480c      	ldr	r0, [pc, #48]	@ (800713c <HAL_UARTEx_RxEventCallback+0xc4>)
 800710a:	f009 fb68 	bl	80107de <HAL_UARTEx_ReceiveToIdle_DMA>
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d002      	beq.n	800711a <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8007114:	480a      	ldr	r0, [pc, #40]	@ (8007140 <HAL_UARTEx_RxEventCallback+0xc8>)
 8007116:	f7fd fed7 	bl	8004ec8 <usb_serial_println>
		}
	}
}
 800711a:	bf00      	nop
 800711c:	3710      	adds	r7, #16
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}
 8007122:	bf00      	nop
 8007124:	40013800 	.word	0x40013800
 8007128:	200024e0 	.word	0x200024e0
 800712c:	200024e1 	.word	0x200024e1
 8007130:	200014c0 	.word	0x200014c0
 8007134:	200013c0 	.word	0x200013c0
 8007138:	0801aab0 	.word	0x0801aab0
 800713c:	2000124c 	.word	0x2000124c
 8007140:	0801aac4 	.word	0x0801aac4

08007144 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8007148:	4b0a      	ldr	r3, [pc, #40]	@ (8007174 <RS485_TCCallback+0x30>)
 800714a:	2200      	movs	r2, #0
 800714c:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 800714e:	f7ff fee9 	bl	8006f24 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8007152:	4b09      	ldr	r3, [pc, #36]	@ (8007178 <RS485_TCCallback+0x34>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	4b07      	ldr	r3, [pc, #28]	@ (8007178 <RS485_TCCallback+0x34>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007160:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007162:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007166:	4905      	ldr	r1, [pc, #20]	@ (800717c <RS485_TCCallback+0x38>)
 8007168:	4803      	ldr	r0, [pc, #12]	@ (8007178 <RS485_TCCallback+0x34>)
 800716a:	f009 fb38 	bl	80107de <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 800716e:	bf00      	nop
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	200024e4 	.word	0x200024e4
 8007178:	2000124c 	.word	0x2000124c
 800717c:	200013c0 	.word	0x200013c0

08007180 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8007180:	b580      	push	{r7, lr}
 8007182:	b082      	sub	sp, #8
 8007184:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8007186:	e039      	b.n	80071fc <RS485_ProcessPendingFrames+0x7c>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8007188:	4b23      	ldr	r3, [pc, #140]	@ (8007218 <RS485_ProcessPendingFrames+0x98>)
 800718a:	781b      	ldrb	r3, [r3, #0]
 800718c:	b2db      	uxtb	r3, r3
 800718e:	461a      	mov	r2, r3
 8007190:	4613      	mov	r3, r2
 8007192:	01db      	lsls	r3, r3, #7
 8007194:	4413      	add	r3, r2
 8007196:	005b      	lsls	r3, r3, #1
 8007198:	4a20      	ldr	r2, [pc, #128]	@ (800721c <RS485_ProcessPendingFrames+0x9c>)
 800719a:	4413      	add	r3, r2
 800719c:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 800719e:	4b1e      	ldr	r3, [pc, #120]	@ (8007218 <RS485_ProcessPendingFrames+0x98>)
 80071a0:	781b      	ldrb	r3, [r3, #0]
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	4619      	mov	r1, r3
 80071a6:	4a1d      	ldr	r2, [pc, #116]	@ (800721c <RS485_ProcessPendingFrames+0x9c>)
 80071a8:	460b      	mov	r3, r1
 80071aa:	01db      	lsls	r3, r3, #7
 80071ac:	440b      	add	r3, r1
 80071ae:	005b      	lsls	r3, r3, #1
 80071b0:	4413      	add	r3, r2
 80071b2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80071b6:	881b      	ldrh	r3, [r3, #0]
 80071b8:	807b      	strh	r3, [r7, #2]

		// Check whether this is a request to us (us as a slave), or a response for us (us as a master)
		uint8_t address = frame_data[0];
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	781b      	ldrb	r3, [r3, #0]
 80071be:	707b      	strb	r3, [r7, #1]
		if (address == our_address) {
 80071c0:	4b17      	ldr	r3, [pc, #92]	@ (8007220 <RS485_ProcessPendingFrames+0xa0>)
 80071c2:	781b      	ldrb	r3, [r3, #0]
 80071c4:	787a      	ldrb	r2, [r7, #1]
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d105      	bne.n	80071d6 <RS485_ProcessPendingFrames+0x56>
			modbus_slave_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 80071ca:	887b      	ldrh	r3, [r7, #2]
 80071cc:	4619      	mov	r1, r3
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f7fd ffa8 	bl	8005124 <modbus_slave_handle_frame>
 80071d4:	e004      	b.n	80071e0 <RS485_ProcessPendingFrames+0x60>
		} else {
			modbus_master_handle_frame(frame_data, frame_len);
 80071d6:	887b      	ldrh	r3, [r7, #2]
 80071d8:	4619      	mov	r1, r3
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f7fd feae 	bl	8004f3c <modbus_master_handle_frame>
		}

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 80071e0:	4b0d      	ldr	r3, [pc, #52]	@ (8007218 <RS485_ProcessPendingFrames+0x98>)
 80071e2:	781b      	ldrb	r3, [r3, #0]
 80071e4:	b2db      	uxtb	r3, r3
 80071e6:	3301      	adds	r3, #1
 80071e8:	425a      	negs	r2, r3
 80071ea:	f003 0307 	and.w	r3, r3, #7
 80071ee:	f002 0207 	and.w	r2, r2, #7
 80071f2:	bf58      	it	pl
 80071f4:	4253      	negpl	r3, r2
 80071f6:	b2da      	uxtb	r2, r3
 80071f8:	4b07      	ldr	r3, [pc, #28]	@ (8007218 <RS485_ProcessPendingFrames+0x98>)
 80071fa:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 80071fc:	4b06      	ldr	r3, [pc, #24]	@ (8007218 <RS485_ProcessPendingFrames+0x98>)
 80071fe:	781b      	ldrb	r3, [r3, #0]
 8007200:	b2da      	uxtb	r2, r3
 8007202:	4b08      	ldr	r3, [pc, #32]	@ (8007224 <RS485_ProcessPendingFrames+0xa4>)
 8007204:	781b      	ldrb	r3, [r3, #0]
 8007206:	b2db      	uxtb	r3, r3
 8007208:	429a      	cmp	r2, r3
 800720a:	d1bd      	bne.n	8007188 <RS485_ProcessPendingFrames+0x8>
	}
}
 800720c:	bf00      	nop
 800720e:	bf00      	nop
 8007210:	3708      	adds	r7, #8
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}
 8007216:	bf00      	nop
 8007218:	200024e1 	.word	0x200024e1
 800721c:	200014c0 	.word	0x200014c0
 8007220:	200024e8 	.word	0x200024e8
 8007224:	200024e0 	.word	0x200024e0

08007228 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8007228:	b580      	push	{r7, lr}
 800722a:	b082      	sub	sp, #8
 800722c:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 800722e:	4b36      	ldr	r3, [pc, #216]	@ (8007308 <RS485_TransmitPendingFrames+0xe0>)
 8007230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007234:	2b20      	cmp	r3, #32
 8007236:	d163      	bne.n	8007300 <RS485_TransmitPendingFrames+0xd8>
 8007238:	4b34      	ldr	r3, [pc, #208]	@ (800730c <RS485_TransmitPendingFrames+0xe4>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	2b01      	cmp	r3, #1
 800723e:	d05f      	beq.n	8007300 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8007240:	4b33      	ldr	r3, [pc, #204]	@ (8007310 <RS485_TransmitPendingFrames+0xe8>)
 8007242:	781b      	ldrb	r3, [r3, #0]
 8007244:	b2da      	uxtb	r2, r3
 8007246:	4b33      	ldr	r3, [pc, #204]	@ (8007314 <RS485_TransmitPendingFrames+0xec>)
 8007248:	781b      	ldrb	r3, [r3, #0]
 800724a:	b2db      	uxtb	r3, r3
 800724c:	429a      	cmp	r2, r3
 800724e:	d057      	beq.n	8007300 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8007250:	4b2e      	ldr	r3, [pc, #184]	@ (800730c <RS485_TransmitPendingFrames+0xe4>)
 8007252:	2201      	movs	r2, #1
 8007254:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8007256:	4b2e      	ldr	r3, [pc, #184]	@ (8007310 <RS485_TransmitPendingFrames+0xe8>)
 8007258:	781b      	ldrb	r3, [r3, #0]
 800725a:	b2db      	uxtb	r3, r3
 800725c:	461a      	mov	r2, r3
 800725e:	4613      	mov	r3, r2
 8007260:	01db      	lsls	r3, r3, #7
 8007262:	4413      	add	r3, r2
 8007264:	005b      	lsls	r3, r3, #1
 8007266:	4a2c      	ldr	r2, [pc, #176]	@ (8007318 <RS485_TransmitPendingFrames+0xf0>)
 8007268:	4413      	add	r3, r2
 800726a:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 800726c:	4b28      	ldr	r3, [pc, #160]	@ (8007310 <RS485_TransmitPendingFrames+0xe8>)
 800726e:	781b      	ldrb	r3, [r3, #0]
 8007270:	b2db      	uxtb	r3, r3
 8007272:	4619      	mov	r1, r3
 8007274:	4a28      	ldr	r2, [pc, #160]	@ (8007318 <RS485_TransmitPendingFrames+0xf0>)
 8007276:	460b      	mov	r3, r1
 8007278:	01db      	lsls	r3, r3, #7
 800727a:	440b      	add	r3, r1
 800727c:	005b      	lsls	r3, r3, #1
 800727e:	4413      	add	r3, r2
 8007280:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007284:	881b      	ldrh	r3, [r3, #0]
 8007286:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8007288:	f7ff fe34 	bl	8006ef4 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800728c:	4b1e      	ldr	r3, [pc, #120]	@ (8007308 <RS485_TransmitPendingFrames+0xe0>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	681a      	ldr	r2, [r3, #0]
 8007292:	4b1d      	ldr	r3, [pc, #116]	@ (8007308 <RS485_TransmitPendingFrames+0xe0>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800729a:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 800729c:	887b      	ldrh	r3, [r7, #2]
 800729e:	461a      	mov	r2, r3
 80072a0:	6879      	ldr	r1, [r7, #4]
 80072a2:	4819      	ldr	r0, [pc, #100]	@ (8007308 <RS485_TransmitPendingFrames+0xe0>)
 80072a4:	f007 fe7e 	bl	800efa4 <HAL_UART_Transmit_DMA>
 80072a8:	4603      	mov	r3, r0
 80072aa:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 80072ac:	4b16      	ldr	r3, [pc, #88]	@ (8007308 <RS485_TransmitPendingFrames+0xe0>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	681a      	ldr	r2, [r3, #0]
 80072b2:	4b15      	ldr	r3, [pc, #84]	@ (8007308 <RS485_TransmitPendingFrames+0xe0>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80072ba:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 80072bc:	787b      	ldrb	r3, [r7, #1]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d010      	beq.n	80072e4 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 80072c2:	f7ff fe2f 	bl	8006f24 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80072c6:	4b10      	ldr	r3, [pc, #64]	@ (8007308 <RS485_TransmitPendingFrames+0xe0>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	4b0e      	ldr	r3, [pc, #56]	@ (8007308 <RS485_TransmitPendingFrames+0xe0>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80072d4:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80072d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80072da:	4910      	ldr	r1, [pc, #64]	@ (800731c <RS485_TransmitPendingFrames+0xf4>)
 80072dc:	480a      	ldr	r0, [pc, #40]	@ (8007308 <RS485_TransmitPendingFrames+0xe0>)
 80072de:	f009 fa7e 	bl	80107de <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 80072e2:	e00d      	b.n	8007300 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 80072e4:	4b0a      	ldr	r3, [pc, #40]	@ (8007310 <RS485_TransmitPendingFrames+0xe8>)
 80072e6:	781b      	ldrb	r3, [r3, #0]
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	3301      	adds	r3, #1
 80072ec:	425a      	negs	r2, r3
 80072ee:	f003 0307 	and.w	r3, r3, #7
 80072f2:	f002 0207 	and.w	r2, r2, #7
 80072f6:	bf58      	it	pl
 80072f8:	4253      	negpl	r3, r2
 80072fa:	b2da      	uxtb	r2, r3
 80072fc:	4b04      	ldr	r3, [pc, #16]	@ (8007310 <RS485_TransmitPendingFrames+0xe8>)
 80072fe:	701a      	strb	r2, [r3, #0]
}
 8007300:	bf00      	nop
 8007302:	3708      	adds	r7, #8
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}
 8007308:	2000124c 	.word	0x2000124c
 800730c:	200024e4 	.word	0x200024e4
 8007310:	200024e3 	.word	0x200024e3
 8007314:	200024e2 	.word	0x200024e2
 8007318:	20001cd0 	.word	0x20001cd0
 800731c:	200013c0 	.word	0x200013c0

08007320 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8007320:	b580      	push	{r7, lr}
 8007322:	b082      	sub	sp, #8
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4a07      	ldr	r2, [pc, #28]	@ (800734c <HAL_UART_ErrorCallback+0x2c>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d108      	bne.n	8007344 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8007332:	4807      	ldr	r0, [pc, #28]	@ (8007350 <HAL_UART_ErrorCallback+0x30>)
 8007334:	f7fd fdc8 	bl	8004ec8 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8007338:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800733c:	4905      	ldr	r1, [pc, #20]	@ (8007354 <HAL_UART_ErrorCallback+0x34>)
 800733e:	4806      	ldr	r0, [pc, #24]	@ (8007358 <HAL_UART_ErrorCallback+0x38>)
 8007340:	f009 fa4d 	bl	80107de <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8007344:	bf00      	nop
 8007346:	3708      	adds	r7, #8
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}
 800734c:	40013800 	.word	0x40013800
 8007350:	0801aae4 	.word	0x0801aae4
 8007354:	200013c0 	.word	0x200013c0
 8007358:	2000124c 	.word	0x2000124c

0800735c <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	4603      	mov	r3, r0
 8007364:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8007366:	79fb      	ldrb	r3, [r7, #7]
 8007368:	091b      	lsrs	r3, r3, #4
 800736a:	b2db      	uxtb	r3, r3
 800736c:	461a      	mov	r2, r3
 800736e:	0092      	lsls	r2, r2, #2
 8007370:	4413      	add	r3, r2
 8007372:	005b      	lsls	r3, r3, #1
 8007374:	b2da      	uxtb	r2, r3
 8007376:	79fb      	ldrb	r3, [r7, #7]
 8007378:	f003 030f 	and.w	r3, r3, #15
 800737c:	b2db      	uxtb	r3, r3
 800737e:	4413      	add	r3, r2
 8007380:	b2db      	uxtb	r3, r3
}
 8007382:	4618      	mov	r0, r3
 8007384:	370c      	adds	r7, #12
 8007386:	46bd      	mov	sp, r7
 8007388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738c:	4770      	bx	lr
	...

08007390 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	4603      	mov	r3, r0
 8007398:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 800739a:	79fb      	ldrb	r3, [r7, #7]
 800739c:	4a0e      	ldr	r2, [pc, #56]	@ (80073d8 <DecimalToBCD+0x48>)
 800739e:	fba2 2303 	umull	r2, r3, r2, r3
 80073a2:	08db      	lsrs	r3, r3, #3
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	b25b      	sxtb	r3, r3
 80073a8:	011b      	lsls	r3, r3, #4
 80073aa:	b258      	sxtb	r0, r3
 80073ac:	79fa      	ldrb	r2, [r7, #7]
 80073ae:	4b0a      	ldr	r3, [pc, #40]	@ (80073d8 <DecimalToBCD+0x48>)
 80073b0:	fba3 1302 	umull	r1, r3, r3, r2
 80073b4:	08d9      	lsrs	r1, r3, #3
 80073b6:	460b      	mov	r3, r1
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	440b      	add	r3, r1
 80073bc:	005b      	lsls	r3, r3, #1
 80073be:	1ad3      	subs	r3, r2, r3
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	b25b      	sxtb	r3, r3
 80073c4:	4303      	orrs	r3, r0
 80073c6:	b25b      	sxtb	r3, r3
 80073c8:	b2db      	uxtb	r3, r3
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	370c      	adds	r7, #12
 80073ce:	46bd      	mov	sp, r7
 80073d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d4:	4770      	bx	lr
 80073d6:	bf00      	nop
 80073d8:	cccccccd 	.word	0xcccccccd

080073dc <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 80073dc:	b580      	push	{r7, lr}
 80073de:	b088      	sub	sp, #32
 80073e0:	af02      	add	r7, sp, #8
 80073e2:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 80073e4:	2300      	movs	r3, #0
 80073e6:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 80073e8:	f107 020f 	add.w	r2, r7, #15
 80073ec:	f04f 33ff 	mov.w	r3, #4294967295
 80073f0:	9300      	str	r3, [sp, #0]
 80073f2:	2301      	movs	r3, #1
 80073f4:	21d0      	movs	r1, #208	@ 0xd0
 80073f6:	482e      	ldr	r0, [pc, #184]	@ (80074b0 <DS3231_ReadTime+0xd4>)
 80073f8:	f003 fc5a 	bl	800acb0 <HAL_I2C_Master_Transmit>
 80073fc:	4603      	mov	r3, r0
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d001      	beq.n	8007406 <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8007402:	2301      	movs	r3, #1
 8007404:	e050      	b.n	80074a8 <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8007406:	f107 0210 	add.w	r2, r7, #16
 800740a:	f04f 33ff 	mov.w	r3, #4294967295
 800740e:	9300      	str	r3, [sp, #0]
 8007410:	2307      	movs	r3, #7
 8007412:	21d0      	movs	r1, #208	@ 0xd0
 8007414:	4826      	ldr	r0, [pc, #152]	@ (80074b0 <DS3231_ReadTime+0xd4>)
 8007416:	f003 fd63 	bl	800aee0 <HAL_I2C_Master_Receive>
 800741a:	4603      	mov	r3, r0
 800741c:	2b00      	cmp	r3, #0
 800741e:	d001      	beq.n	8007424 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	e041      	b.n	80074a8 <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8007424:	7c3b      	ldrb	r3, [r7, #16]
 8007426:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800742a:	b2db      	uxtb	r3, r3
 800742c:	4618      	mov	r0, r3
 800742e:	f7ff ff95 	bl	800735c <BCDToDecimal>
 8007432:	4603      	mov	r3, r0
 8007434:	461a      	mov	r2, r3
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 800743a:	7c7b      	ldrb	r3, [r7, #17]
 800743c:	4618      	mov	r0, r3
 800743e:	f7ff ff8d 	bl	800735c <BCDToDecimal>
 8007442:	4603      	mov	r3, r0
 8007444:	461a      	mov	r2, r3
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 800744a:	7cbb      	ldrb	r3, [r7, #18]
 800744c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007450:	b2db      	uxtb	r3, r3
 8007452:	4618      	mov	r0, r3
 8007454:	f7ff ff82 	bl	800735c <BCDToDecimal>
 8007458:	4603      	mov	r3, r0
 800745a:	461a      	mov	r2, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8007460:	7cfb      	ldrb	r3, [r7, #19]
 8007462:	4618      	mov	r0, r3
 8007464:	f7ff ff7a 	bl	800735c <BCDToDecimal>
 8007468:	4603      	mov	r3, r0
 800746a:	461a      	mov	r2, r3
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8007470:	7d3b      	ldrb	r3, [r7, #20]
 8007472:	4618      	mov	r0, r3
 8007474:	f7ff ff72 	bl	800735c <BCDToDecimal>
 8007478:	4603      	mov	r3, r0
 800747a:	461a      	mov	r2, r3
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8007480:	7d7b      	ldrb	r3, [r7, #21]
 8007482:	f003 031f 	and.w	r3, r3, #31
 8007486:	b2db      	uxtb	r3, r3
 8007488:	4618      	mov	r0, r3
 800748a:	f7ff ff67 	bl	800735c <BCDToDecimal>
 800748e:	4603      	mov	r3, r0
 8007490:	461a      	mov	r2, r3
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8007496:	7dbb      	ldrb	r3, [r7, #22]
 8007498:	4618      	mov	r0, r3
 800749a:	f7ff ff5f 	bl	800735c <BCDToDecimal>
 800749e:	4603      	mov	r3, r0
 80074a0:	461a      	mov	r2, r3
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 80074a6:	2300      	movs	r3, #0
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3718      	adds	r7, #24
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}
 80074b0:	20001194 	.word	0x20001194

080074b4 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b088      	sub	sp, #32
 80074b8:	af04      	add	r7, sp, #16
 80074ba:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 80074bc:	2300      	movs	r3, #0
 80074be:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7ff ff63 	bl	8007390 <DecimalToBCD>
 80074ca:	4603      	mov	r3, r0
 80074cc:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	785b      	ldrb	r3, [r3, #1]
 80074d2:	4618      	mov	r0, r3
 80074d4:	f7ff ff5c 	bl	8007390 <DecimalToBCD>
 80074d8:	4603      	mov	r3, r0
 80074da:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	789b      	ldrb	r3, [r3, #2]
 80074e0:	4618      	mov	r0, r3
 80074e2:	f7ff ff55 	bl	8007390 <DecimalToBCD>
 80074e6:	4603      	mov	r3, r0
 80074e8:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	78db      	ldrb	r3, [r3, #3]
 80074ee:	4618      	mov	r0, r3
 80074f0:	f7ff ff4e 	bl	8007390 <DecimalToBCD>
 80074f4:	4603      	mov	r3, r0
 80074f6:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	791b      	ldrb	r3, [r3, #4]
 80074fc:	4618      	mov	r0, r3
 80074fe:	f7ff ff47 	bl	8007390 <DecimalToBCD>
 8007502:	4603      	mov	r3, r0
 8007504:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	795b      	ldrb	r3, [r3, #5]
 800750a:	4618      	mov	r0, r3
 800750c:	f7ff ff40 	bl	8007390 <DecimalToBCD>
 8007510:	4603      	mov	r3, r0
 8007512:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	799b      	ldrb	r3, [r3, #6]
 8007518:	4618      	mov	r0, r3
 800751a:	f7ff ff39 	bl	8007390 <DecimalToBCD>
 800751e:	4603      	mov	r3, r0
 8007520:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8007522:	7bfb      	ldrb	r3, [r7, #15]
 8007524:	b29a      	uxth	r2, r3
 8007526:	f04f 33ff 	mov.w	r3, #4294967295
 800752a:	9302      	str	r3, [sp, #8]
 800752c:	2307      	movs	r3, #7
 800752e:	9301      	str	r3, [sp, #4]
 8007530:	f107 0308 	add.w	r3, r7, #8
 8007534:	9300      	str	r3, [sp, #0]
 8007536:	2301      	movs	r3, #1
 8007538:	21d0      	movs	r1, #208	@ 0xd0
 800753a:	4806      	ldr	r0, [pc, #24]	@ (8007554 <DS3231_SetTime+0xa0>)
 800753c:	f003 fdc6 	bl	800b0cc <HAL_I2C_Mem_Write>
 8007540:	4603      	mov	r3, r0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d001      	beq.n	800754a <DS3231_SetTime+0x96>
		return HAL_ERROR;
 8007546:	2301      	movs	r3, #1
 8007548:	e000      	b.n	800754c <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 800754a:	2300      	movs	r3, #0
}
 800754c:	4618      	mov	r0, r3
 800754e:	3710      	adds	r7, #16
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}
 8007554:	20001194 	.word	0x20001194

08007558 <SD_Mount>:
static FIL logFile;
static bool isMounted = false;

static char logFilename[32];

static bool SD_Mount(void) {
 8007558:	b580      	push	{r7, lr}
 800755a:	b082      	sub	sp, #8
 800755c:	af00      	add	r7, sp, #0
	FRESULT res = f_mount(&fatFs, "", 1);
 800755e:	2201      	movs	r2, #1
 8007560:	490a      	ldr	r1, [pc, #40]	@ (800758c <SD_Mount+0x34>)
 8007562:	480b      	ldr	r0, [pc, #44]	@ (8007590 <SD_Mount+0x38>)
 8007564:	f00e fe4e 	bl	8016204 <f_mount>
 8007568:	4603      	mov	r3, r0
 800756a:	71fb      	strb	r3, [r7, #7]
	if (res != FR_OK) {
 800756c:	79fb      	ldrb	r3, [r7, #7]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d004      	beq.n	800757c <SD_Mount+0x24>
		isMounted = false;
 8007572:	4b08      	ldr	r3, [pc, #32]	@ (8007594 <SD_Mount+0x3c>)
 8007574:	2200      	movs	r2, #0
 8007576:	701a      	strb	r2, [r3, #0]
		return false;
 8007578:	2300      	movs	r3, #0
 800757a:	e003      	b.n	8007584 <SD_Mount+0x2c>
	}

	isMounted = true;
 800757c:	4b05      	ldr	r3, [pc, #20]	@ (8007594 <SD_Mount+0x3c>)
 800757e:	2201      	movs	r2, #1
 8007580:	701a      	strb	r2, [r3, #0]
	return true;
 8007582:	2301      	movs	r3, #1
}
 8007584:	4618      	mov	r0, r3
 8007586:	3708      	adds	r7, #8
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}
 800758c:	0801ab08 	.word	0x0801ab08
 8007590:	200024ec 	.word	0x200024ec
 8007594:	20002950 	.word	0x20002950

08007598 <SD_Detect>:

// Detects if card is installed and tries to mount automatically
bool SD_Detect(void) {
 8007598:	b580      	push	{r7, lr}
 800759a:	af00      	add	r7, sp, #0
            f_mount(NULL, "", 0);  // Unmount cleanly if card is removed
            return false;
        }
    } else {
        // No card detect pin, just try mounting every time
        return SD_Mount();
 800759c:	f7ff ffdc 	bl	8007558 <SD_Mount>
 80075a0:	4603      	mov	r3, r0
    }
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	bd80      	pop	{r7, pc}
	...

080075a8 <SD_Log>:

bool SD_IsMounted(void) {
	return isMounted;
}

bool SD_Log(const char* message) {
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b0cc      	sub	sp, #304	@ 0x130
 80075ac:	af02      	add	r7, sp, #8
 80075ae:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80075b2:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80075b6:	6018      	str	r0, [r3, #0]
	if (!isMounted) return false;
 80075b8:	4b4d      	ldr	r3, [pc, #308]	@ (80076f0 <SD_Log+0x148>)
 80075ba:	781b      	ldrb	r3, [r3, #0]
 80075bc:	f083 0301 	eor.w	r3, r3, #1
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d001      	beq.n	80075ca <SD_Log+0x22>
 80075c6:	2300      	movs	r3, #0
 80075c8:	e08d      	b.n	80076e6 <SD_Log+0x13e>

	// Get today's file name, timestamp
	RTC_Time time;
	char timestamp[16];

	if (DS3231_ReadTime(&time) != HAL_OK) {
 80075ca:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80075ce:	4618      	mov	r0, r3
 80075d0:	f7ff ff04 	bl	80073dc <DS3231_ReadTime>
 80075d4:	4603      	mov	r3, r0
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d00c      	beq.n	80075f4 <SD_Log+0x4c>
		snprintf(logFilename, sizeof(logFilename), "unknown_date.log");
 80075da:	4a46      	ldr	r2, [pc, #280]	@ (80076f4 <SD_Log+0x14c>)
 80075dc:	2120      	movs	r1, #32
 80075de:	4846      	ldr	r0, [pc, #280]	@ (80076f8 <SD_Log+0x150>)
 80075e0:	f010 ff7a 	bl	80184d8 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[--:--:--] ");
 80075e4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80075e8:	4a44      	ldr	r2, [pc, #272]	@ (80076fc <SD_Log+0x154>)
 80075ea:	2110      	movs	r1, #16
 80075ec:	4618      	mov	r0, r3
 80075ee:	f010 ff73 	bl	80184d8 <sniprintf>
 80075f2:	e01e      	b.n	8007632 <SD_Log+0x8a>
	} else {
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
 80075f4:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80075f8:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80075fc:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8007600:	f897 1124 	ldrb.w	r1, [r7, #292]	@ 0x124
 8007604:	9101      	str	r1, [sp, #4]
 8007606:	9200      	str	r2, [sp, #0]
 8007608:	4a3d      	ldr	r2, [pc, #244]	@ (8007700 <SD_Log+0x158>)
 800760a:	2120      	movs	r1, #32
 800760c:	483a      	ldr	r0, [pc, #232]	@ (80076f8 <SD_Log+0x150>)
 800760e:	f010 ff63 	bl	80184d8 <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
 8007612:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 8007616:	4619      	mov	r1, r3
 8007618:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 800761c:	f897 2120 	ldrb.w	r2, [r7, #288]	@ 0x120
 8007620:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8007624:	9201      	str	r2, [sp, #4]
 8007626:	9300      	str	r3, [sp, #0]
 8007628:	460b      	mov	r3, r1
 800762a:	4a36      	ldr	r2, [pc, #216]	@ (8007704 <SD_Log+0x15c>)
 800762c:	2110      	movs	r1, #16
 800762e:	f010 ff53 	bl	80184d8 <sniprintf>
	}

	// Open the logfile in write mode, and create if it doesn't exist
	FRESULT res = f_open(&logFile, logFilename, FA_WRITE | FA_OPEN_ALWAYS);
 8007632:	2212      	movs	r2, #18
 8007634:	4930      	ldr	r1, [pc, #192]	@ (80076f8 <SD_Log+0x150>)
 8007636:	4834      	ldr	r0, [pc, #208]	@ (8007708 <SD_Log+0x160>)
 8007638:	f00e fe2a 	bl	8016290 <f_open>
 800763c:	4603      	mov	r3, r0
 800763e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	    sprintf(msg, "f_open failed: %d\n", res);
	    usb_serial_println(msg);
	    return false;
	}*/

	if (res != FR_OK) return false;
 8007642:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007646:	2b00      	cmp	r3, #0
 8007648:	d001      	beq.n	800764e <SD_Log+0xa6>
 800764a:	2300      	movs	r3, #0
 800764c:	e04b      	b.n	80076e6 <SD_Log+0x13e>

	// Move the file pointer to the end of the file to append, rather than overwrite
	res = f_lseek(&logFile, f_size(&logFile));
 800764e:	4b2e      	ldr	r3, [pc, #184]	@ (8007708 <SD_Log+0x160>)
 8007650:	68db      	ldr	r3, [r3, #12]
 8007652:	4619      	mov	r1, r3
 8007654:	482c      	ldr	r0, [pc, #176]	@ (8007708 <SD_Log+0x160>)
 8007656:	f00f f9f2 	bl	8016a3e <f_lseek>
 800765a:	4603      	mov	r3, r0
 800765c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	if (res != FR_OK) {
 8007660:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007664:	2b00      	cmp	r3, #0
 8007666:	d004      	beq.n	8007672 <SD_Log+0xca>
		f_close(&logFile);
 8007668:	4827      	ldr	r0, [pc, #156]	@ (8007708 <SD_Log+0x160>)
 800766a:	f00f f9be 	bl	80169ea <f_close>
		return false;
 800766e:	2300      	movs	r3, #0
 8007670:	e039      	b.n	80076e6 <SD_Log+0x13e>
	}

	// Generate log line with timestamp, message, line breaks
	char line[256];
	snprintf(line, sizeof(line), "%s%s\r\n", timestamp, message);
 8007672:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8007676:	f107 0010 	add.w	r0, r7, #16
 800767a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800767e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	9300      	str	r3, [sp, #0]
 8007686:	4613      	mov	r3, r2
 8007688:	4a20      	ldr	r2, [pc, #128]	@ (800770c <SD_Log+0x164>)
 800768a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800768e:	f010 ff23 	bl	80184d8 <sniprintf>

	// Write the line, and close the file after.
	UINT bytesWritten;
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
 8007692:	f107 0310 	add.w	r3, r7, #16
 8007696:	4618      	mov	r0, r3
 8007698:	f7f8 fe12 	bl	80002c0 <strlen>
 800769c:	4602      	mov	r2, r0
 800769e:	f107 030c 	add.w	r3, r7, #12
 80076a2:	f107 0110 	add.w	r1, r7, #16
 80076a6:	4818      	ldr	r0, [pc, #96]	@ (8007708 <SD_Log+0x160>)
 80076a8:	f00e ffac 	bl	8016604 <f_write>
 80076ac:	4603      	mov	r3, r0
 80076ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	f_close(&logFile);
 80076b2:	4815      	ldr	r0, [pc, #84]	@ (8007708 <SD_Log+0x160>)
 80076b4:	f00f f999 	bl	80169ea <f_close>

	return (res == FR_OK && bytesWritten == strlen(line));
 80076b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d10e      	bne.n	80076de <SD_Log+0x136>
 80076c0:	f107 0310 	add.w	r3, r7, #16
 80076c4:	4618      	mov	r0, r3
 80076c6:	f7f8 fdfb 	bl	80002c0 <strlen>
 80076ca:	4602      	mov	r2, r0
 80076cc:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80076d0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	429a      	cmp	r2, r3
 80076d8:	d101      	bne.n	80076de <SD_Log+0x136>
 80076da:	2301      	movs	r3, #1
 80076dc:	e000      	b.n	80076e0 <SD_Log+0x138>
 80076de:	2300      	movs	r3, #0
 80076e0:	f003 0301 	and.w	r3, r3, #1
 80076e4:	b2db      	uxtb	r3, r3
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}
 80076f0:	20002950 	.word	0x20002950
 80076f4:	0801ab0c 	.word	0x0801ab0c
 80076f8:	20002954 	.word	0x20002954
 80076fc:	0801ab20 	.word	0x0801ab20
 8007700:	0801ab2c 	.word	0x0801ab2c
 8007704:	0801ab40 	.word	0x0801ab40
 8007708:	20002720 	.word	0x20002720
 800770c:	0801ab54 	.word	0x0801ab54

08007710 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8007710:	b580      	push	{r7, lr}
 8007712:	b082      	sub	sp, #8
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8007718:	f000 fd66 	bl	80081e8 <HAL_GetTick>
 800771c:	4603      	mov	r3, r0
 800771e:	4a04      	ldr	r2, [pc, #16]	@ (8007730 <SPI_Timer_On+0x20>)
 8007720:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8007722:	4a04      	ldr	r2, [pc, #16]	@ (8007734 <SPI_Timer_On+0x24>)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6013      	str	r3, [r2, #0]
}
 8007728:	bf00      	nop
 800772a:	3708      	adds	r7, #8
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}
 8007730:	20002978 	.word	0x20002978
 8007734:	2000297c 	.word	0x2000297c

08007738 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8007738:	b580      	push	{r7, lr}
 800773a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800773c:	f000 fd54 	bl	80081e8 <HAL_GetTick>
 8007740:	4602      	mov	r2, r0
 8007742:	4b06      	ldr	r3, [pc, #24]	@ (800775c <SPI_Timer_Status+0x24>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	1ad2      	subs	r2, r2, r3
 8007748:	4b05      	ldr	r3, [pc, #20]	@ (8007760 <SPI_Timer_Status+0x28>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	429a      	cmp	r2, r3
 800774e:	bf34      	ite	cc
 8007750:	2301      	movcc	r3, #1
 8007752:	2300      	movcs	r3, #0
 8007754:	b2db      	uxtb	r3, r3
}
 8007756:	4618      	mov	r0, r3
 8007758:	bd80      	pop	{r7, pc}
 800775a:	bf00      	nop
 800775c:	20002978 	.word	0x20002978
 8007760:	2000297c 	.word	0x2000297c

08007764 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b086      	sub	sp, #24
 8007768:	af02      	add	r7, sp, #8
 800776a:	4603      	mov	r3, r0
 800776c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800776e:	f107 020f 	add.w	r2, r7, #15
 8007772:	1df9      	adds	r1, r7, #7
 8007774:	2332      	movs	r3, #50	@ 0x32
 8007776:	9300      	str	r3, [sp, #0]
 8007778:	2301      	movs	r3, #1
 800777a:	4804      	ldr	r0, [pc, #16]	@ (800778c <xchg_spi+0x28>)
 800777c:	f007 f83f 	bl	800e7fe <HAL_SPI_TransmitReceive>
    return rxDat;
 8007780:	7bfb      	ldrb	r3, [r7, #15]
}
 8007782:	4618      	mov	r0, r3
 8007784:	3710      	adds	r7, #16
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
 800778a:	bf00      	nop
 800778c:	200011e8 	.word	0x200011e8

08007790 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8007790:	b590      	push	{r4, r7, lr}
 8007792:	b085      	sub	sp, #20
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800779a:	2300      	movs	r3, #0
 800779c:	60fb      	str	r3, [r7, #12]
 800779e:	e00a      	b.n	80077b6 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80077a0:	687a      	ldr	r2, [r7, #4]
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	18d4      	adds	r4, r2, r3
 80077a6:	20ff      	movs	r0, #255	@ 0xff
 80077a8:	f7ff ffdc 	bl	8007764 <xchg_spi>
 80077ac:	4603      	mov	r3, r0
 80077ae:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	3301      	adds	r3, #1
 80077b4:	60fb      	str	r3, [r7, #12]
 80077b6:	68fa      	ldr	r2, [r7, #12]
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	429a      	cmp	r2, r3
 80077bc:	d3f0      	bcc.n	80077a0 <rcvr_spi_multi+0x10>
	}
}
 80077be:	bf00      	nop
 80077c0:	bf00      	nop
 80077c2:	3714      	adds	r7, #20
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd90      	pop	{r4, r7, pc}

080077c8 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b082      	sub	sp, #8
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	b29a      	uxth	r2, r3
 80077d6:	f04f 33ff 	mov.w	r3, #4294967295
 80077da:	6879      	ldr	r1, [r7, #4]
 80077dc:	4803      	ldr	r0, [pc, #12]	@ (80077ec <xmit_spi_multi+0x24>)
 80077de:	f006 fe98 	bl	800e512 <HAL_SPI_Transmit>
}
 80077e2:	bf00      	nop
 80077e4:	3708      	adds	r7, #8
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}
 80077ea:	bf00      	nop
 80077ec:	200011e8 	.word	0x200011e8

080077f0 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b086      	sub	sp, #24
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80077f8:	f000 fcf6 	bl	80081e8 <HAL_GetTick>
 80077fc:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8007802:	20ff      	movs	r0, #255	@ 0xff
 8007804:	f7ff ffae 	bl	8007764 <xchg_spi>
 8007808:	4603      	mov	r3, r0
 800780a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800780c:	7bfb      	ldrb	r3, [r7, #15]
 800780e:	2bff      	cmp	r3, #255	@ 0xff
 8007810:	d007      	beq.n	8007822 <wait_ready+0x32>
 8007812:	f000 fce9 	bl	80081e8 <HAL_GetTick>
 8007816:	4602      	mov	r2, r0
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	1ad3      	subs	r3, r2, r3
 800781c:	693a      	ldr	r2, [r7, #16]
 800781e:	429a      	cmp	r2, r3
 8007820:	d8ef      	bhi.n	8007802 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8007822:	7bfb      	ldrb	r3, [r7, #15]
 8007824:	2bff      	cmp	r3, #255	@ 0xff
 8007826:	bf0c      	ite	eq
 8007828:	2301      	moveq	r3, #1
 800782a:	2300      	movne	r3, #0
 800782c:	b2db      	uxtb	r3, r3
}
 800782e:	4618      	mov	r0, r3
 8007830:	3718      	adds	r7, #24
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}
	...

08007838 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800783c:	2201      	movs	r2, #1
 800783e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8007842:	4804      	ldr	r0, [pc, #16]	@ (8007854 <despiselect+0x1c>)
 8007844:	f003 f980 	bl	800ab48 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8007848:	20ff      	movs	r0, #255	@ 0xff
 800784a:	f7ff ff8b 	bl	8007764 <xchg_spi>

}
 800784e:	bf00      	nop
 8007850:	bd80      	pop	{r7, pc}
 8007852:	bf00      	nop
 8007854:	48000800 	.word	0x48000800

08007858 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8007858:	b580      	push	{r7, lr}
 800785a:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800785c:	2200      	movs	r2, #0
 800785e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8007862:	480a      	ldr	r0, [pc, #40]	@ (800788c <spiselect+0x34>)
 8007864:	f003 f970 	bl	800ab48 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8007868:	20ff      	movs	r0, #255	@ 0xff
 800786a:	f7ff ff7b 	bl	8007764 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800786e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8007872:	f7ff ffbd 	bl	80077f0 <wait_ready>
 8007876:	4603      	mov	r3, r0
 8007878:	2b00      	cmp	r3, #0
 800787a:	d001      	beq.n	8007880 <spiselect+0x28>
 800787c:	2301      	movs	r3, #1
 800787e:	e002      	b.n	8007886 <spiselect+0x2e>

	despiselect();
 8007880:	f7ff ffda 	bl	8007838 <despiselect>
	return 0;	/* Timeout */
 8007884:	2300      	movs	r3, #0
}
 8007886:	4618      	mov	r0, r3
 8007888:	bd80      	pop	{r7, pc}
 800788a:	bf00      	nop
 800788c:	48000800 	.word	0x48000800

08007890 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800789a:	20c8      	movs	r0, #200	@ 0xc8
 800789c:	f7ff ff38 	bl	8007710 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80078a0:	20ff      	movs	r0, #255	@ 0xff
 80078a2:	f7ff ff5f 	bl	8007764 <xchg_spi>
 80078a6:	4603      	mov	r3, r0
 80078a8:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80078aa:	7bfb      	ldrb	r3, [r7, #15]
 80078ac:	2bff      	cmp	r3, #255	@ 0xff
 80078ae:	d104      	bne.n	80078ba <rcvr_datablock+0x2a>
 80078b0:	f7ff ff42 	bl	8007738 <SPI_Timer_Status>
 80078b4:	4603      	mov	r3, r0
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d1f2      	bne.n	80078a0 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80078ba:	7bfb      	ldrb	r3, [r7, #15]
 80078bc:	2bfe      	cmp	r3, #254	@ 0xfe
 80078be:	d001      	beq.n	80078c4 <rcvr_datablock+0x34>
 80078c0:	2300      	movs	r3, #0
 80078c2:	e00a      	b.n	80078da <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80078c4:	6839      	ldr	r1, [r7, #0]
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f7ff ff62 	bl	8007790 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80078cc:	20ff      	movs	r0, #255	@ 0xff
 80078ce:	f7ff ff49 	bl	8007764 <xchg_spi>
 80078d2:	20ff      	movs	r0, #255	@ 0xff
 80078d4:	f7ff ff46 	bl	8007764 <xchg_spi>

	return 1;						/* Function succeeded */
 80078d8:	2301      	movs	r3, #1
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3710      	adds	r7, #16
 80078de:	46bd      	mov	sp, r7
 80078e0:	bd80      	pop	{r7, pc}

080078e2 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80078e2:	b580      	push	{r7, lr}
 80078e4:	b084      	sub	sp, #16
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	6078      	str	r0, [r7, #4]
 80078ea:	460b      	mov	r3, r1
 80078ec:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80078ee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80078f2:	f7ff ff7d 	bl	80077f0 <wait_ready>
 80078f6:	4603      	mov	r3, r0
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d101      	bne.n	8007900 <xmit_datablock+0x1e>
 80078fc:	2300      	movs	r3, #0
 80078fe:	e01e      	b.n	800793e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8007900:	78fb      	ldrb	r3, [r7, #3]
 8007902:	4618      	mov	r0, r3
 8007904:	f7ff ff2e 	bl	8007764 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8007908:	78fb      	ldrb	r3, [r7, #3]
 800790a:	2bfd      	cmp	r3, #253	@ 0xfd
 800790c:	d016      	beq.n	800793c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800790e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f7ff ff58 	bl	80077c8 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8007918:	20ff      	movs	r0, #255	@ 0xff
 800791a:	f7ff ff23 	bl	8007764 <xchg_spi>
 800791e:	20ff      	movs	r0, #255	@ 0xff
 8007920:	f7ff ff20 	bl	8007764 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8007924:	20ff      	movs	r0, #255	@ 0xff
 8007926:	f7ff ff1d 	bl	8007764 <xchg_spi>
 800792a:	4603      	mov	r3, r0
 800792c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800792e:	7bfb      	ldrb	r3, [r7, #15]
 8007930:	f003 031f 	and.w	r3, r3, #31
 8007934:	2b05      	cmp	r3, #5
 8007936:	d001      	beq.n	800793c <xmit_datablock+0x5a>
 8007938:	2300      	movs	r3, #0
 800793a:	e000      	b.n	800793e <xmit_datablock+0x5c>
	}
	return 1;
 800793c:	2301      	movs	r3, #1
}
 800793e:	4618      	mov	r0, r3
 8007940:	3710      	adds	r7, #16
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}

08007946 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8007946:	b580      	push	{r7, lr}
 8007948:	b084      	sub	sp, #16
 800794a:	af00      	add	r7, sp, #0
 800794c:	4603      	mov	r3, r0
 800794e:	6039      	str	r1, [r7, #0]
 8007950:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8007952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007956:	2b00      	cmp	r3, #0
 8007958:	da0e      	bge.n	8007978 <send_cmd+0x32>
		cmd &= 0x7F;
 800795a:	79fb      	ldrb	r3, [r7, #7]
 800795c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007960:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8007962:	2100      	movs	r1, #0
 8007964:	2037      	movs	r0, #55	@ 0x37
 8007966:	f7ff ffee 	bl	8007946 <send_cmd>
 800796a:	4603      	mov	r3, r0
 800796c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800796e:	7bbb      	ldrb	r3, [r7, #14]
 8007970:	2b01      	cmp	r3, #1
 8007972:	d901      	bls.n	8007978 <send_cmd+0x32>
 8007974:	7bbb      	ldrb	r3, [r7, #14]
 8007976:	e051      	b.n	8007a1c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8007978:	79fb      	ldrb	r3, [r7, #7]
 800797a:	2b0c      	cmp	r3, #12
 800797c:	d008      	beq.n	8007990 <send_cmd+0x4a>
		despiselect();
 800797e:	f7ff ff5b 	bl	8007838 <despiselect>
		if (!spiselect()) return 0xFF;
 8007982:	f7ff ff69 	bl	8007858 <spiselect>
 8007986:	4603      	mov	r3, r0
 8007988:	2b00      	cmp	r3, #0
 800798a:	d101      	bne.n	8007990 <send_cmd+0x4a>
 800798c:	23ff      	movs	r3, #255	@ 0xff
 800798e:	e045      	b.n	8007a1c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8007990:	79fb      	ldrb	r3, [r7, #7]
 8007992:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007996:	b2db      	uxtb	r3, r3
 8007998:	4618      	mov	r0, r3
 800799a:	f7ff fee3 	bl	8007764 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	0e1b      	lsrs	r3, r3, #24
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	4618      	mov	r0, r3
 80079a6:	f7ff fedd 	bl	8007764 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	0c1b      	lsrs	r3, r3, #16
 80079ae:	b2db      	uxtb	r3, r3
 80079b0:	4618      	mov	r0, r3
 80079b2:	f7ff fed7 	bl	8007764 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	0a1b      	lsrs	r3, r3, #8
 80079ba:	b2db      	uxtb	r3, r3
 80079bc:	4618      	mov	r0, r3
 80079be:	f7ff fed1 	bl	8007764 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	4618      	mov	r0, r3
 80079c8:	f7ff fecc 	bl	8007764 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80079cc:	2301      	movs	r3, #1
 80079ce:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80079d0:	79fb      	ldrb	r3, [r7, #7]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d101      	bne.n	80079da <send_cmd+0x94>
 80079d6:	2395      	movs	r3, #149	@ 0x95
 80079d8:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80079da:	79fb      	ldrb	r3, [r7, #7]
 80079dc:	2b08      	cmp	r3, #8
 80079de:	d101      	bne.n	80079e4 <send_cmd+0x9e>
 80079e0:	2387      	movs	r3, #135	@ 0x87
 80079e2:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 80079e4:	7bfb      	ldrb	r3, [r7, #15]
 80079e6:	4618      	mov	r0, r3
 80079e8:	f7ff febc 	bl	8007764 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80079ec:	79fb      	ldrb	r3, [r7, #7]
 80079ee:	2b0c      	cmp	r3, #12
 80079f0:	d102      	bne.n	80079f8 <send_cmd+0xb2>
 80079f2:	20ff      	movs	r0, #255	@ 0xff
 80079f4:	f7ff feb6 	bl	8007764 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80079f8:	230a      	movs	r3, #10
 80079fa:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80079fc:	20ff      	movs	r0, #255	@ 0xff
 80079fe:	f7ff feb1 	bl	8007764 <xchg_spi>
 8007a02:	4603      	mov	r3, r0
 8007a04:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8007a06:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	da05      	bge.n	8007a1a <send_cmd+0xd4>
 8007a0e:	7bfb      	ldrb	r3, [r7, #15]
 8007a10:	3b01      	subs	r3, #1
 8007a12:	73fb      	strb	r3, [r7, #15]
 8007a14:	7bfb      	ldrb	r3, [r7, #15]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d1f0      	bne.n	80079fc <send_cmd+0xb6>

	return res;							/* Return received response */
 8007a1a:	7bbb      	ldrb	r3, [r7, #14]
}
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	3710      	adds	r7, #16
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bd80      	pop	{r7, pc}

08007a24 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007a24:	b590      	push	{r4, r7, lr}
 8007a26:	b085      	sub	sp, #20
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8007a2e:	79fb      	ldrb	r3, [r7, #7]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d001      	beq.n	8007a38 <USER_SPI_initialize+0x14>
 8007a34:	2301      	movs	r3, #1
 8007a36:	e0d6      	b.n	8007be6 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8007a38:	4b6d      	ldr	r3, [pc, #436]	@ (8007bf0 <USER_SPI_initialize+0x1cc>)
 8007a3a:	781b      	ldrb	r3, [r3, #0]
 8007a3c:	b2db      	uxtb	r3, r3
 8007a3e:	f003 0302 	and.w	r3, r3, #2
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d003      	beq.n	8007a4e <USER_SPI_initialize+0x2a>
 8007a46:	4b6a      	ldr	r3, [pc, #424]	@ (8007bf0 <USER_SPI_initialize+0x1cc>)
 8007a48:	781b      	ldrb	r3, [r3, #0]
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	e0cb      	b.n	8007be6 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8007a4e:	4b69      	ldr	r3, [pc, #420]	@ (8007bf4 <USER_SPI_initialize+0x1d0>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8007a58:	4b66      	ldr	r3, [pc, #408]	@ (8007bf4 <USER_SPI_initialize+0x1d0>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 8007a60:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8007a62:	230a      	movs	r3, #10
 8007a64:	73fb      	strb	r3, [r7, #15]
 8007a66:	e005      	b.n	8007a74 <USER_SPI_initialize+0x50>
 8007a68:	20ff      	movs	r0, #255	@ 0xff
 8007a6a:	f7ff fe7b 	bl	8007764 <xchg_spi>
 8007a6e:	7bfb      	ldrb	r3, [r7, #15]
 8007a70:	3b01      	subs	r3, #1
 8007a72:	73fb      	strb	r3, [r7, #15]
 8007a74:	7bfb      	ldrb	r3, [r7, #15]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d1f6      	bne.n	8007a68 <USER_SPI_initialize+0x44>

	ty = 0;
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8007a7e:	2100      	movs	r1, #0
 8007a80:	2000      	movs	r0, #0
 8007a82:	f7ff ff60 	bl	8007946 <send_cmd>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b01      	cmp	r3, #1
 8007a8a:	f040 808b 	bne.w	8007ba4 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8007a8e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8007a92:	f7ff fe3d 	bl	8007710 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8007a96:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8007a9a:	2008      	movs	r0, #8
 8007a9c:	f7ff ff53 	bl	8007946 <send_cmd>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	2b01      	cmp	r3, #1
 8007aa4:	d151      	bne.n	8007b4a <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	73fb      	strb	r3, [r7, #15]
 8007aaa:	e00d      	b.n	8007ac8 <USER_SPI_initialize+0xa4>
 8007aac:	7bfc      	ldrb	r4, [r7, #15]
 8007aae:	20ff      	movs	r0, #255	@ 0xff
 8007ab0:	f7ff fe58 	bl	8007764 <xchg_spi>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	461a      	mov	r2, r3
 8007ab8:	f104 0310 	add.w	r3, r4, #16
 8007abc:	443b      	add	r3, r7
 8007abe:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007ac2:	7bfb      	ldrb	r3, [r7, #15]
 8007ac4:	3301      	adds	r3, #1
 8007ac6:	73fb      	strb	r3, [r7, #15]
 8007ac8:	7bfb      	ldrb	r3, [r7, #15]
 8007aca:	2b03      	cmp	r3, #3
 8007acc:	d9ee      	bls.n	8007aac <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8007ace:	7abb      	ldrb	r3, [r7, #10]
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d167      	bne.n	8007ba4 <USER_SPI_initialize+0x180>
 8007ad4:	7afb      	ldrb	r3, [r7, #11]
 8007ad6:	2baa      	cmp	r3, #170	@ 0xaa
 8007ad8:	d164      	bne.n	8007ba4 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8007ada:	bf00      	nop
 8007adc:	f7ff fe2c 	bl	8007738 <SPI_Timer_Status>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d007      	beq.n	8007af6 <USER_SPI_initialize+0xd2>
 8007ae6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8007aea:	20a9      	movs	r0, #169	@ 0xa9
 8007aec:	f7ff ff2b 	bl	8007946 <send_cmd>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d1f2      	bne.n	8007adc <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8007af6:	f7ff fe1f 	bl	8007738 <SPI_Timer_Status>
 8007afa:	4603      	mov	r3, r0
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d051      	beq.n	8007ba4 <USER_SPI_initialize+0x180>
 8007b00:	2100      	movs	r1, #0
 8007b02:	203a      	movs	r0, #58	@ 0x3a
 8007b04:	f7ff ff1f 	bl	8007946 <send_cmd>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d14a      	bne.n	8007ba4 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8007b0e:	2300      	movs	r3, #0
 8007b10:	73fb      	strb	r3, [r7, #15]
 8007b12:	e00d      	b.n	8007b30 <USER_SPI_initialize+0x10c>
 8007b14:	7bfc      	ldrb	r4, [r7, #15]
 8007b16:	20ff      	movs	r0, #255	@ 0xff
 8007b18:	f7ff fe24 	bl	8007764 <xchg_spi>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	461a      	mov	r2, r3
 8007b20:	f104 0310 	add.w	r3, r4, #16
 8007b24:	443b      	add	r3, r7
 8007b26:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007b2a:	7bfb      	ldrb	r3, [r7, #15]
 8007b2c:	3301      	adds	r3, #1
 8007b2e:	73fb      	strb	r3, [r7, #15]
 8007b30:	7bfb      	ldrb	r3, [r7, #15]
 8007b32:	2b03      	cmp	r3, #3
 8007b34:	d9ee      	bls.n	8007b14 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8007b36:	7a3b      	ldrb	r3, [r7, #8]
 8007b38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d001      	beq.n	8007b44 <USER_SPI_initialize+0x120>
 8007b40:	230c      	movs	r3, #12
 8007b42:	e000      	b.n	8007b46 <USER_SPI_initialize+0x122>
 8007b44:	2304      	movs	r3, #4
 8007b46:	737b      	strb	r3, [r7, #13]
 8007b48:	e02c      	b.n	8007ba4 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8007b4a:	2100      	movs	r1, #0
 8007b4c:	20a9      	movs	r0, #169	@ 0xa9
 8007b4e:	f7ff fefa 	bl	8007946 <send_cmd>
 8007b52:	4603      	mov	r3, r0
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	d804      	bhi.n	8007b62 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8007b58:	2302      	movs	r3, #2
 8007b5a:	737b      	strb	r3, [r7, #13]
 8007b5c:	23a9      	movs	r3, #169	@ 0xa9
 8007b5e:	73bb      	strb	r3, [r7, #14]
 8007b60:	e003      	b.n	8007b6a <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8007b62:	2301      	movs	r3, #1
 8007b64:	737b      	strb	r3, [r7, #13]
 8007b66:	2301      	movs	r3, #1
 8007b68:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8007b6a:	bf00      	nop
 8007b6c:	f7ff fde4 	bl	8007738 <SPI_Timer_Status>
 8007b70:	4603      	mov	r3, r0
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d007      	beq.n	8007b86 <USER_SPI_initialize+0x162>
 8007b76:	7bbb      	ldrb	r3, [r7, #14]
 8007b78:	2100      	movs	r1, #0
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f7ff fee3 	bl	8007946 <send_cmd>
 8007b80:	4603      	mov	r3, r0
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d1f2      	bne.n	8007b6c <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8007b86:	f7ff fdd7 	bl	8007738 <SPI_Timer_Status>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d007      	beq.n	8007ba0 <USER_SPI_initialize+0x17c>
 8007b90:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007b94:	2010      	movs	r0, #16
 8007b96:	f7ff fed6 	bl	8007946 <send_cmd>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d001      	beq.n	8007ba4 <USER_SPI_initialize+0x180>
				ty = 0;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8007ba4:	4a14      	ldr	r2, [pc, #80]	@ (8007bf8 <USER_SPI_initialize+0x1d4>)
 8007ba6:	7b7b      	ldrb	r3, [r7, #13]
 8007ba8:	7013      	strb	r3, [r2, #0]
	despiselect();
 8007baa:	f7ff fe45 	bl	8007838 <despiselect>

	if (ty) {			/* OK */
 8007bae:	7b7b      	ldrb	r3, [r7, #13]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d012      	beq.n	8007bda <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8007bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8007bf4 <USER_SPI_initialize+0x1d0>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8007bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8007bf4 <USER_SPI_initialize+0x1d0>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f042 0208 	orr.w	r2, r2, #8
 8007bc6:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8007bc8:	4b09      	ldr	r3, [pc, #36]	@ (8007bf0 <USER_SPI_initialize+0x1cc>)
 8007bca:	781b      	ldrb	r3, [r3, #0]
 8007bcc:	b2db      	uxtb	r3, r3
 8007bce:	f023 0301 	bic.w	r3, r3, #1
 8007bd2:	b2da      	uxtb	r2, r3
 8007bd4:	4b06      	ldr	r3, [pc, #24]	@ (8007bf0 <USER_SPI_initialize+0x1cc>)
 8007bd6:	701a      	strb	r2, [r3, #0]
 8007bd8:	e002      	b.n	8007be0 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8007bda:	4b05      	ldr	r3, [pc, #20]	@ (8007bf0 <USER_SPI_initialize+0x1cc>)
 8007bdc:	2201      	movs	r2, #1
 8007bde:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8007be0:	4b03      	ldr	r3, [pc, #12]	@ (8007bf0 <USER_SPI_initialize+0x1cc>)
 8007be2:	781b      	ldrb	r3, [r3, #0]
 8007be4:	b2db      	uxtb	r3, r3
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3714      	adds	r7, #20
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd90      	pop	{r4, r7, pc}
 8007bee:	bf00      	nop
 8007bf0:	20000008 	.word	0x20000008
 8007bf4:	200011e8 	.word	0x200011e8
 8007bf8:	20002974 	.word	0x20002974

08007bfc <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	4603      	mov	r3, r0
 8007c04:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8007c06:	79fb      	ldrb	r3, [r7, #7]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d001      	beq.n	8007c10 <USER_SPI_status+0x14>
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	e002      	b.n	8007c16 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8007c10:	4b04      	ldr	r3, [pc, #16]	@ (8007c24 <USER_SPI_status+0x28>)
 8007c12:	781b      	ldrb	r3, [r3, #0]
 8007c14:	b2db      	uxtb	r3, r3
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	370c      	adds	r7, #12
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr
 8007c22:	bf00      	nop
 8007c24:	20000008 	.word	0x20000008

08007c28 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b084      	sub	sp, #16
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	60b9      	str	r1, [r7, #8]
 8007c30:	607a      	str	r2, [r7, #4]
 8007c32:	603b      	str	r3, [r7, #0]
 8007c34:	4603      	mov	r3, r0
 8007c36:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007c38:	7bfb      	ldrb	r3, [r7, #15]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d102      	bne.n	8007c44 <USER_SPI_read+0x1c>
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d101      	bne.n	8007c48 <USER_SPI_read+0x20>
 8007c44:	2304      	movs	r3, #4
 8007c46:	e04d      	b.n	8007ce4 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007c48:	4b28      	ldr	r3, [pc, #160]	@ (8007cec <USER_SPI_read+0xc4>)
 8007c4a:	781b      	ldrb	r3, [r3, #0]
 8007c4c:	b2db      	uxtb	r3, r3
 8007c4e:	f003 0301 	and.w	r3, r3, #1
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d001      	beq.n	8007c5a <USER_SPI_read+0x32>
 8007c56:	2303      	movs	r3, #3
 8007c58:	e044      	b.n	8007ce4 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8007c5a:	4b25      	ldr	r3, [pc, #148]	@ (8007cf0 <USER_SPI_read+0xc8>)
 8007c5c:	781b      	ldrb	r3, [r3, #0]
 8007c5e:	f003 0308 	and.w	r3, r3, #8
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d102      	bne.n	8007c6c <USER_SPI_read+0x44>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	025b      	lsls	r3, r3, #9
 8007c6a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d111      	bne.n	8007c96 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8007c72:	6879      	ldr	r1, [r7, #4]
 8007c74:	2011      	movs	r0, #17
 8007c76:	f7ff fe66 	bl	8007946 <send_cmd>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d129      	bne.n	8007cd4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8007c80:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007c84:	68b8      	ldr	r0, [r7, #8]
 8007c86:	f7ff fe03 	bl	8007890 <rcvr_datablock>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d021      	beq.n	8007cd4 <USER_SPI_read+0xac>
			count = 0;
 8007c90:	2300      	movs	r3, #0
 8007c92:	603b      	str	r3, [r7, #0]
 8007c94:	e01e      	b.n	8007cd4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8007c96:	6879      	ldr	r1, [r7, #4]
 8007c98:	2012      	movs	r0, #18
 8007c9a:	f7ff fe54 	bl	8007946 <send_cmd>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d117      	bne.n	8007cd4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8007ca4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007ca8:	68b8      	ldr	r0, [r7, #8]
 8007caa:	f7ff fdf1 	bl	8007890 <rcvr_datablock>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d00a      	beq.n	8007cca <USER_SPI_read+0xa2>
				buff += 512;
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007cba:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	3b01      	subs	r3, #1
 8007cc0:	603b      	str	r3, [r7, #0]
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d1ed      	bne.n	8007ca4 <USER_SPI_read+0x7c>
 8007cc8:	e000      	b.n	8007ccc <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8007cca:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8007ccc:	2100      	movs	r1, #0
 8007cce:	200c      	movs	r0, #12
 8007cd0:	f7ff fe39 	bl	8007946 <send_cmd>
		}
	}
	despiselect();
 8007cd4:	f7ff fdb0 	bl	8007838 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	bf14      	ite	ne
 8007cde:	2301      	movne	r3, #1
 8007ce0:	2300      	moveq	r3, #0
 8007ce2:	b2db      	uxtb	r3, r3
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3710      	adds	r7, #16
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}
 8007cec:	20000008 	.word	0x20000008
 8007cf0:	20002974 	.word	0x20002974

08007cf4 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b084      	sub	sp, #16
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	60b9      	str	r1, [r7, #8]
 8007cfc:	607a      	str	r2, [r7, #4]
 8007cfe:	603b      	str	r3, [r7, #0]
 8007d00:	4603      	mov	r3, r0
 8007d02:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007d04:	7bfb      	ldrb	r3, [r7, #15]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d102      	bne.n	8007d10 <USER_SPI_write+0x1c>
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d101      	bne.n	8007d14 <USER_SPI_write+0x20>
 8007d10:	2304      	movs	r3, #4
 8007d12:	e063      	b.n	8007ddc <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8007d14:	4b33      	ldr	r3, [pc, #204]	@ (8007de4 <USER_SPI_write+0xf0>)
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	f003 0301 	and.w	r3, r3, #1
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d001      	beq.n	8007d26 <USER_SPI_write+0x32>
 8007d22:	2303      	movs	r3, #3
 8007d24:	e05a      	b.n	8007ddc <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8007d26:	4b2f      	ldr	r3, [pc, #188]	@ (8007de4 <USER_SPI_write+0xf0>)
 8007d28:	781b      	ldrb	r3, [r3, #0]
 8007d2a:	b2db      	uxtb	r3, r3
 8007d2c:	f003 0304 	and.w	r3, r3, #4
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d001      	beq.n	8007d38 <USER_SPI_write+0x44>
 8007d34:	2302      	movs	r3, #2
 8007d36:	e051      	b.n	8007ddc <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8007d38:	4b2b      	ldr	r3, [pc, #172]	@ (8007de8 <USER_SPI_write+0xf4>)
 8007d3a:	781b      	ldrb	r3, [r3, #0]
 8007d3c:	f003 0308 	and.w	r3, r3, #8
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d102      	bne.n	8007d4a <USER_SPI_write+0x56>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	025b      	lsls	r3, r3, #9
 8007d48:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d110      	bne.n	8007d72 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007d50:	6879      	ldr	r1, [r7, #4]
 8007d52:	2018      	movs	r0, #24
 8007d54:	f7ff fdf7 	bl	8007946 <send_cmd>
 8007d58:	4603      	mov	r3, r0
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d136      	bne.n	8007dcc <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8007d5e:	21fe      	movs	r1, #254	@ 0xfe
 8007d60:	68b8      	ldr	r0, [r7, #8]
 8007d62:	f7ff fdbe 	bl	80078e2 <xmit_datablock>
 8007d66:	4603      	mov	r3, r0
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d02f      	beq.n	8007dcc <USER_SPI_write+0xd8>
			count = 0;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	603b      	str	r3, [r7, #0]
 8007d70:	e02c      	b.n	8007dcc <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8007d72:	4b1d      	ldr	r3, [pc, #116]	@ (8007de8 <USER_SPI_write+0xf4>)
 8007d74:	781b      	ldrb	r3, [r3, #0]
 8007d76:	f003 0306 	and.w	r3, r3, #6
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d003      	beq.n	8007d86 <USER_SPI_write+0x92>
 8007d7e:	6839      	ldr	r1, [r7, #0]
 8007d80:	2097      	movs	r0, #151	@ 0x97
 8007d82:	f7ff fde0 	bl	8007946 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8007d86:	6879      	ldr	r1, [r7, #4]
 8007d88:	2019      	movs	r0, #25
 8007d8a:	f7ff fddc 	bl	8007946 <send_cmd>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d11b      	bne.n	8007dcc <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8007d94:	21fc      	movs	r1, #252	@ 0xfc
 8007d96:	68b8      	ldr	r0, [r7, #8]
 8007d98:	f7ff fda3 	bl	80078e2 <xmit_datablock>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d00a      	beq.n	8007db8 <USER_SPI_write+0xc4>
				buff += 512;
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8007da8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	3b01      	subs	r3, #1
 8007dae:	603b      	str	r3, [r7, #0]
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d1ee      	bne.n	8007d94 <USER_SPI_write+0xa0>
 8007db6:	e000      	b.n	8007dba <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8007db8:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8007dba:	21fd      	movs	r1, #253	@ 0xfd
 8007dbc:	2000      	movs	r0, #0
 8007dbe:	f7ff fd90 	bl	80078e2 <xmit_datablock>
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d101      	bne.n	8007dcc <USER_SPI_write+0xd8>
 8007dc8:	2301      	movs	r3, #1
 8007dca:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007dcc:	f7ff fd34 	bl	8007838 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	bf14      	ite	ne
 8007dd6:	2301      	movne	r3, #1
 8007dd8:	2300      	moveq	r3, #0
 8007dda:	b2db      	uxtb	r3, r3
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	3710      	adds	r7, #16
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}
 8007de4:	20000008 	.word	0x20000008
 8007de8:	20002974 	.word	0x20002974

08007dec <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b08c      	sub	sp, #48	@ 0x30
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	4603      	mov	r3, r0
 8007df4:	603a      	str	r2, [r7, #0]
 8007df6:	71fb      	strb	r3, [r7, #7]
 8007df8:	460b      	mov	r3, r1
 8007dfa:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007dfc:	79fb      	ldrb	r3, [r7, #7]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d001      	beq.n	8007e06 <USER_SPI_ioctl+0x1a>
 8007e02:	2304      	movs	r3, #4
 8007e04:	e15a      	b.n	80080bc <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007e06:	4baf      	ldr	r3, [pc, #700]	@ (80080c4 <USER_SPI_ioctl+0x2d8>)
 8007e08:	781b      	ldrb	r3, [r3, #0]
 8007e0a:	b2db      	uxtb	r3, r3
 8007e0c:	f003 0301 	and.w	r3, r3, #1
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d001      	beq.n	8007e18 <USER_SPI_ioctl+0x2c>
 8007e14:	2303      	movs	r3, #3
 8007e16:	e151      	b.n	80080bc <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8007e18:	2301      	movs	r3, #1
 8007e1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8007e1e:	79bb      	ldrb	r3, [r7, #6]
 8007e20:	2b04      	cmp	r3, #4
 8007e22:	f200 8136 	bhi.w	8008092 <USER_SPI_ioctl+0x2a6>
 8007e26:	a201      	add	r2, pc, #4	@ (adr r2, 8007e2c <USER_SPI_ioctl+0x40>)
 8007e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e2c:	08007e41 	.word	0x08007e41
 8007e30:	08007e55 	.word	0x08007e55
 8007e34:	08008093 	.word	0x08008093
 8007e38:	08007f01 	.word	0x08007f01
 8007e3c:	08007ff7 	.word	0x08007ff7
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007e40:	f7ff fd0a 	bl	8007858 <spiselect>
 8007e44:	4603      	mov	r3, r0
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	f000 8127 	beq.w	800809a <USER_SPI_ioctl+0x2ae>
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007e52:	e122      	b.n	800809a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8007e54:	2100      	movs	r1, #0
 8007e56:	2009      	movs	r0, #9
 8007e58:	f7ff fd75 	bl	8007946 <send_cmd>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	f040 811d 	bne.w	800809e <USER_SPI_ioctl+0x2b2>
 8007e64:	f107 030c 	add.w	r3, r7, #12
 8007e68:	2110      	movs	r1, #16
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7ff fd10 	bl	8007890 <rcvr_datablock>
 8007e70:	4603      	mov	r3, r0
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	f000 8113 	beq.w	800809e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8007e78:	7b3b      	ldrb	r3, [r7, #12]
 8007e7a:	099b      	lsrs	r3, r3, #6
 8007e7c:	b2db      	uxtb	r3, r3
 8007e7e:	2b01      	cmp	r3, #1
 8007e80:	d111      	bne.n	8007ea6 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8007e82:	7d7b      	ldrb	r3, [r7, #21]
 8007e84:	461a      	mov	r2, r3
 8007e86:	7d3b      	ldrb	r3, [r7, #20]
 8007e88:	021b      	lsls	r3, r3, #8
 8007e8a:	4413      	add	r3, r2
 8007e8c:	461a      	mov	r2, r3
 8007e8e:	7cfb      	ldrb	r3, [r7, #19]
 8007e90:	041b      	lsls	r3, r3, #16
 8007e92:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8007e96:	4413      	add	r3, r2
 8007e98:	3301      	adds	r3, #1
 8007e9a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007e9c:	69fb      	ldr	r3, [r7, #28]
 8007e9e:	029a      	lsls	r2, r3, #10
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	601a      	str	r2, [r3, #0]
 8007ea4:	e028      	b.n	8007ef8 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8007ea6:	7c7b      	ldrb	r3, [r7, #17]
 8007ea8:	f003 030f 	and.w	r3, r3, #15
 8007eac:	b2da      	uxtb	r2, r3
 8007eae:	7dbb      	ldrb	r3, [r7, #22]
 8007eb0:	09db      	lsrs	r3, r3, #7
 8007eb2:	b2db      	uxtb	r3, r3
 8007eb4:	4413      	add	r3, r2
 8007eb6:	b2da      	uxtb	r2, r3
 8007eb8:	7d7b      	ldrb	r3, [r7, #21]
 8007eba:	005b      	lsls	r3, r3, #1
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	f003 0306 	and.w	r3, r3, #6
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	4413      	add	r3, r2
 8007ec6:	b2db      	uxtb	r3, r3
 8007ec8:	3302      	adds	r3, #2
 8007eca:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8007ece:	7d3b      	ldrb	r3, [r7, #20]
 8007ed0:	099b      	lsrs	r3, r3, #6
 8007ed2:	b2db      	uxtb	r3, r3
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	7cfb      	ldrb	r3, [r7, #19]
 8007ed8:	009b      	lsls	r3, r3, #2
 8007eda:	441a      	add	r2, r3
 8007edc:	7cbb      	ldrb	r3, [r7, #18]
 8007ede:	029b      	lsls	r3, r3, #10
 8007ee0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007ee4:	4413      	add	r3, r2
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8007eea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007eee:	3b09      	subs	r3, #9
 8007ef0:	69fa      	ldr	r2, [r7, #28]
 8007ef2:	409a      	lsls	r2, r3
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007efe:	e0ce      	b.n	800809e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007f00:	4b71      	ldr	r3, [pc, #452]	@ (80080c8 <USER_SPI_ioctl+0x2dc>)
 8007f02:	781b      	ldrb	r3, [r3, #0]
 8007f04:	f003 0304 	and.w	r3, r3, #4
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d031      	beq.n	8007f70 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007f0c:	2100      	movs	r1, #0
 8007f0e:	208d      	movs	r0, #141	@ 0x8d
 8007f10:	f7ff fd19 	bl	8007946 <send_cmd>
 8007f14:	4603      	mov	r3, r0
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	f040 80c3 	bne.w	80080a2 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8007f1c:	20ff      	movs	r0, #255	@ 0xff
 8007f1e:	f7ff fc21 	bl	8007764 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8007f22:	f107 030c 	add.w	r3, r7, #12
 8007f26:	2110      	movs	r1, #16
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f7ff fcb1 	bl	8007890 <rcvr_datablock>
 8007f2e:	4603      	mov	r3, r0
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	f000 80b6 	beq.w	80080a2 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8007f36:	2330      	movs	r3, #48	@ 0x30
 8007f38:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007f3c:	e007      	b.n	8007f4e <USER_SPI_ioctl+0x162>
 8007f3e:	20ff      	movs	r0, #255	@ 0xff
 8007f40:	f7ff fc10 	bl	8007764 <xchg_spi>
 8007f44:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007f48:	3b01      	subs	r3, #1
 8007f4a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007f4e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d1f3      	bne.n	8007f3e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8007f56:	7dbb      	ldrb	r3, [r7, #22]
 8007f58:	091b      	lsrs	r3, r3, #4
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	2310      	movs	r3, #16
 8007f60:	fa03 f202 	lsl.w	r2, r3, r2
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8007f6e:	e098      	b.n	80080a2 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8007f70:	2100      	movs	r1, #0
 8007f72:	2009      	movs	r0, #9
 8007f74:	f7ff fce7 	bl	8007946 <send_cmd>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	f040 8091 	bne.w	80080a2 <USER_SPI_ioctl+0x2b6>
 8007f80:	f107 030c 	add.w	r3, r7, #12
 8007f84:	2110      	movs	r1, #16
 8007f86:	4618      	mov	r0, r3
 8007f88:	f7ff fc82 	bl	8007890 <rcvr_datablock>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	f000 8087 	beq.w	80080a2 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8007f94:	4b4c      	ldr	r3, [pc, #304]	@ (80080c8 <USER_SPI_ioctl+0x2dc>)
 8007f96:	781b      	ldrb	r3, [r3, #0]
 8007f98:	f003 0302 	and.w	r3, r3, #2
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d012      	beq.n	8007fc6 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007fa0:	7dbb      	ldrb	r3, [r7, #22]
 8007fa2:	005b      	lsls	r3, r3, #1
 8007fa4:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8007fa8:	7dfa      	ldrb	r2, [r7, #23]
 8007faa:	09d2      	lsrs	r2, r2, #7
 8007fac:	b2d2      	uxtb	r2, r2
 8007fae:	4413      	add	r3, r2
 8007fb0:	1c5a      	adds	r2, r3, #1
 8007fb2:	7e7b      	ldrb	r3, [r7, #25]
 8007fb4:	099b      	lsrs	r3, r3, #6
 8007fb6:	b2db      	uxtb	r3, r3
 8007fb8:	3b01      	subs	r3, #1
 8007fba:	fa02 f303 	lsl.w	r3, r2, r3
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	601a      	str	r2, [r3, #0]
 8007fc4:	e013      	b.n	8007fee <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8007fc6:	7dbb      	ldrb	r3, [r7, #22]
 8007fc8:	109b      	asrs	r3, r3, #2
 8007fca:	b29b      	uxth	r3, r3
 8007fcc:	f003 031f 	and.w	r3, r3, #31
 8007fd0:	3301      	adds	r3, #1
 8007fd2:	7dfa      	ldrb	r2, [r7, #23]
 8007fd4:	00d2      	lsls	r2, r2, #3
 8007fd6:	f002 0218 	and.w	r2, r2, #24
 8007fda:	7df9      	ldrb	r1, [r7, #23]
 8007fdc:	0949      	lsrs	r1, r1, #5
 8007fde:	b2c9      	uxtb	r1, r1
 8007fe0:	440a      	add	r2, r1
 8007fe2:	3201      	adds	r2, #1
 8007fe4:	fb02 f303 	mul.w	r3, r2, r3
 8007fe8:	461a      	mov	r2, r3
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007ff4:	e055      	b.n	80080a2 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007ff6:	4b34      	ldr	r3, [pc, #208]	@ (80080c8 <USER_SPI_ioctl+0x2dc>)
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	f003 0306 	and.w	r3, r3, #6
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d051      	beq.n	80080a6 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008002:	f107 020c 	add.w	r2, r7, #12
 8008006:	79fb      	ldrb	r3, [r7, #7]
 8008008:	210b      	movs	r1, #11
 800800a:	4618      	mov	r0, r3
 800800c:	f7ff feee 	bl	8007dec <USER_SPI_ioctl>
 8008010:	4603      	mov	r3, r0
 8008012:	2b00      	cmp	r3, #0
 8008014:	d149      	bne.n	80080aa <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008016:	7b3b      	ldrb	r3, [r7, #12]
 8008018:	099b      	lsrs	r3, r3, #6
 800801a:	b2db      	uxtb	r3, r3
 800801c:	2b00      	cmp	r3, #0
 800801e:	d104      	bne.n	800802a <USER_SPI_ioctl+0x23e>
 8008020:	7dbb      	ldrb	r3, [r7, #22]
 8008022:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008026:	2b00      	cmp	r3, #0
 8008028:	d041      	beq.n	80080ae <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	623b      	str	r3, [r7, #32]
 800802e:	6a3b      	ldr	r3, [r7, #32]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008034:	6a3b      	ldr	r3, [r7, #32]
 8008036:	685b      	ldr	r3, [r3, #4]
 8008038:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800803a:	4b23      	ldr	r3, [pc, #140]	@ (80080c8 <USER_SPI_ioctl+0x2dc>)
 800803c:	781b      	ldrb	r3, [r3, #0]
 800803e:	f003 0308 	and.w	r3, r3, #8
 8008042:	2b00      	cmp	r3, #0
 8008044:	d105      	bne.n	8008052 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8008046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008048:	025b      	lsls	r3, r3, #9
 800804a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800804c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800804e:	025b      	lsls	r3, r3, #9
 8008050:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8008052:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008054:	2020      	movs	r0, #32
 8008056:	f7ff fc76 	bl	8007946 <send_cmd>
 800805a:	4603      	mov	r3, r0
 800805c:	2b00      	cmp	r3, #0
 800805e:	d128      	bne.n	80080b2 <USER_SPI_ioctl+0x2c6>
 8008060:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008062:	2021      	movs	r0, #33	@ 0x21
 8008064:	f7ff fc6f 	bl	8007946 <send_cmd>
 8008068:	4603      	mov	r3, r0
 800806a:	2b00      	cmp	r3, #0
 800806c:	d121      	bne.n	80080b2 <USER_SPI_ioctl+0x2c6>
 800806e:	2100      	movs	r1, #0
 8008070:	2026      	movs	r0, #38	@ 0x26
 8008072:	f7ff fc68 	bl	8007946 <send_cmd>
 8008076:	4603      	mov	r3, r0
 8008078:	2b00      	cmp	r3, #0
 800807a:	d11a      	bne.n	80080b2 <USER_SPI_ioctl+0x2c6>
 800807c:	f247 5030 	movw	r0, #30000	@ 0x7530
 8008080:	f7ff fbb6 	bl	80077f0 <wait_ready>
 8008084:	4603      	mov	r3, r0
 8008086:	2b00      	cmp	r3, #0
 8008088:	d013      	beq.n	80080b2 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800808a:	2300      	movs	r3, #0
 800808c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008090:	e00f      	b.n	80080b2 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8008092:	2304      	movs	r3, #4
 8008094:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008098:	e00c      	b.n	80080b4 <USER_SPI_ioctl+0x2c8>
		break;
 800809a:	bf00      	nop
 800809c:	e00a      	b.n	80080b4 <USER_SPI_ioctl+0x2c8>
		break;
 800809e:	bf00      	nop
 80080a0:	e008      	b.n	80080b4 <USER_SPI_ioctl+0x2c8>
		break;
 80080a2:	bf00      	nop
 80080a4:	e006      	b.n	80080b4 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80080a6:	bf00      	nop
 80080a8:	e004      	b.n	80080b4 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80080aa:	bf00      	nop
 80080ac:	e002      	b.n	80080b4 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80080ae:	bf00      	nop
 80080b0:	e000      	b.n	80080b4 <USER_SPI_ioctl+0x2c8>
		break;
 80080b2:	bf00      	nop
	}

	despiselect();
 80080b4:	f7ff fbc0 	bl	8007838 <despiselect>

	return res;
 80080b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3730      	adds	r7, #48	@ 0x30
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}
 80080c4:	20000008 	.word	0x20000008
 80080c8:	20002974 	.word	0x20002974

080080cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80080cc:	480d      	ldr	r0, [pc, #52]	@ (8008104 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80080ce:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80080d0:	f7fc fed6 	bl	8004e80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80080d4:	480c      	ldr	r0, [pc, #48]	@ (8008108 <LoopForever+0x6>)
  ldr r1, =_edata
 80080d6:	490d      	ldr	r1, [pc, #52]	@ (800810c <LoopForever+0xa>)
  ldr r2, =_sidata
 80080d8:	4a0d      	ldr	r2, [pc, #52]	@ (8008110 <LoopForever+0xe>)
  movs r3, #0
 80080da:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80080dc:	e002      	b.n	80080e4 <LoopCopyDataInit>

080080de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80080de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80080e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80080e2:	3304      	adds	r3, #4

080080e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80080e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80080e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80080e8:	d3f9      	bcc.n	80080de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80080ea:	4a0a      	ldr	r2, [pc, #40]	@ (8008114 <LoopForever+0x12>)
  ldr r4, =_ebss
 80080ec:	4c0a      	ldr	r4, [pc, #40]	@ (8008118 <LoopForever+0x16>)
  movs r3, #0
 80080ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80080f0:	e001      	b.n	80080f6 <LoopFillZerobss>

080080f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80080f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80080f4:	3204      	adds	r2, #4

080080f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80080f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80080f8:	d3fb      	bcc.n	80080f2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80080fa:	f010 fafb 	bl	80186f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80080fe:	f7fb fe87 	bl	8003e10 <main>

08008102 <LoopForever>:

LoopForever:
    b LoopForever
 8008102:	e7fe      	b.n	8008102 <LoopForever>
  ldr   r0, =_estack
 8008104:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8008108:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800810c:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8008110:	0801cecc 	.word	0x0801cecc
  ldr r2, =_sbss
 8008114:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8008118:	20003ed8 	.word	0x20003ed8

0800811c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800811c:	e7fe      	b.n	800811c <ADC1_2_IRQHandler>

0800811e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800811e:	b580      	push	{r7, lr}
 8008120:	b082      	sub	sp, #8
 8008122:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008124:	2300      	movs	r3, #0
 8008126:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008128:	2003      	movs	r0, #3
 800812a:	f001 fd8b 	bl	8009c44 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800812e:	200f      	movs	r0, #15
 8008130:	f000 f80e 	bl	8008150 <HAL_InitTick>
 8008134:	4603      	mov	r3, r0
 8008136:	2b00      	cmp	r3, #0
 8008138:	d002      	beq.n	8008140 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800813a:	2301      	movs	r3, #1
 800813c:	71fb      	strb	r3, [r7, #7]
 800813e:	e001      	b.n	8008144 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008140:	f7fc fb0a 	bl	8004758 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008144:	79fb      	ldrb	r3, [r7, #7]

}
 8008146:	4618      	mov	r0, r3
 8008148:	3708      	adds	r7, #8
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
	...

08008150 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b084      	sub	sp, #16
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008158:	2300      	movs	r3, #0
 800815a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800815c:	4b16      	ldr	r3, [pc, #88]	@ (80081b8 <HAL_InitTick+0x68>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d022      	beq.n	80081aa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8008164:	4b15      	ldr	r3, [pc, #84]	@ (80081bc <HAL_InitTick+0x6c>)
 8008166:	681a      	ldr	r2, [r3, #0]
 8008168:	4b13      	ldr	r3, [pc, #76]	@ (80081b8 <HAL_InitTick+0x68>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8008170:	fbb1 f3f3 	udiv	r3, r1, r3
 8008174:	fbb2 f3f3 	udiv	r3, r2, r3
 8008178:	4618      	mov	r0, r3
 800817a:	f001 fd96 	bl	8009caa <HAL_SYSTICK_Config>
 800817e:	4603      	mov	r3, r0
 8008180:	2b00      	cmp	r3, #0
 8008182:	d10f      	bne.n	80081a4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2b0f      	cmp	r3, #15
 8008188:	d809      	bhi.n	800819e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800818a:	2200      	movs	r2, #0
 800818c:	6879      	ldr	r1, [r7, #4]
 800818e:	f04f 30ff 	mov.w	r0, #4294967295
 8008192:	f001 fd62 	bl	8009c5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008196:	4a0a      	ldr	r2, [pc, #40]	@ (80081c0 <HAL_InitTick+0x70>)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6013      	str	r3, [r2, #0]
 800819c:	e007      	b.n	80081ae <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800819e:	2301      	movs	r3, #1
 80081a0:	73fb      	strb	r3, [r7, #15]
 80081a2:	e004      	b.n	80081ae <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80081a4:	2301      	movs	r3, #1
 80081a6:	73fb      	strb	r3, [r7, #15]
 80081a8:	e001      	b.n	80081ae <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80081aa:	2301      	movs	r3, #1
 80081ac:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80081ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	3710      	adds	r7, #16
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}
 80081b8:	20000010 	.word	0x20000010
 80081bc:	20000004 	.word	0x20000004
 80081c0:	2000000c 	.word	0x2000000c

080081c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80081c4:	b480      	push	{r7}
 80081c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80081c8:	4b05      	ldr	r3, [pc, #20]	@ (80081e0 <HAL_IncTick+0x1c>)
 80081ca:	681a      	ldr	r2, [r3, #0]
 80081cc:	4b05      	ldr	r3, [pc, #20]	@ (80081e4 <HAL_IncTick+0x20>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4413      	add	r3, r2
 80081d2:	4a03      	ldr	r2, [pc, #12]	@ (80081e0 <HAL_IncTick+0x1c>)
 80081d4:	6013      	str	r3, [r2, #0]
}
 80081d6:	bf00      	nop
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr
 80081e0:	20002980 	.word	0x20002980
 80081e4:	20000010 	.word	0x20000010

080081e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80081e8:	b480      	push	{r7}
 80081ea:	af00      	add	r7, sp, #0
  return uwTick;
 80081ec:	4b03      	ldr	r3, [pc, #12]	@ (80081fc <HAL_GetTick+0x14>)
 80081ee:	681b      	ldr	r3, [r3, #0]
}
 80081f0:	4618      	mov	r0, r3
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr
 80081fa:	bf00      	nop
 80081fc:	20002980 	.word	0x20002980

08008200 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008208:	f7ff ffee 	bl	80081e8 <HAL_GetTick>
 800820c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008218:	d004      	beq.n	8008224 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800821a:	4b09      	ldr	r3, [pc, #36]	@ (8008240 <HAL_Delay+0x40>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	68fa      	ldr	r2, [r7, #12]
 8008220:	4413      	add	r3, r2
 8008222:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008224:	bf00      	nop
 8008226:	f7ff ffdf 	bl	80081e8 <HAL_GetTick>
 800822a:	4602      	mov	r2, r0
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	1ad3      	subs	r3, r2, r3
 8008230:	68fa      	ldr	r2, [r7, #12]
 8008232:	429a      	cmp	r2, r3
 8008234:	d8f7      	bhi.n	8008226 <HAL_Delay+0x26>
  {
  }
}
 8008236:	bf00      	nop
 8008238:	bf00      	nop
 800823a:	3710      	adds	r7, #16
 800823c:	46bd      	mov	sp, r7
 800823e:	bd80      	pop	{r7, pc}
 8008240:	20000010 	.word	0x20000010

08008244 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008244:	b480      	push	{r7}
 8008246:	b083      	sub	sp, #12
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	431a      	orrs	r2, r3
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	609a      	str	r2, [r3, #8]
}
 800825e:	bf00      	nop
 8008260:	370c      	adds	r7, #12
 8008262:	46bd      	mov	sp, r7
 8008264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008268:	4770      	bx	lr

0800826a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800826a:	b480      	push	{r7}
 800826c:	b083      	sub	sp, #12
 800826e:	af00      	add	r7, sp, #0
 8008270:	6078      	str	r0, [r7, #4]
 8008272:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	689b      	ldr	r3, [r3, #8]
 8008278:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	431a      	orrs	r2, r3
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	609a      	str	r2, [r3, #8]
}
 8008284:	bf00      	nop
 8008286:	370c      	adds	r7, #12
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr

08008290 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008290:	b480      	push	{r7}
 8008292:	b083      	sub	sp, #12
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	689b      	ldr	r3, [r3, #8]
 800829c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	370c      	adds	r7, #12
 80082a4:	46bd      	mov	sp, r7
 80082a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082aa:	4770      	bx	lr

080082ac <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b087      	sub	sp, #28
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
 80082b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	3360      	adds	r3, #96	@ 0x60
 80082be:	461a      	mov	r2, r3
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	009b      	lsls	r3, r3, #2
 80082c4:	4413      	add	r3, r2
 80082c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	4b08      	ldr	r3, [pc, #32]	@ (80082f0 <LL_ADC_SetOffset+0x44>)
 80082ce:	4013      	ands	r3, r2
 80082d0:	687a      	ldr	r2, [r7, #4]
 80082d2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80082d6:	683a      	ldr	r2, [r7, #0]
 80082d8:	430a      	orrs	r2, r1
 80082da:	4313      	orrs	r3, r2
 80082dc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80082e4:	bf00      	nop
 80082e6:	371c      	adds	r7, #28
 80082e8:	46bd      	mov	sp, r7
 80082ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ee:	4770      	bx	lr
 80082f0:	03fff000 	.word	0x03fff000

080082f4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80082f4:	b480      	push	{r7}
 80082f6:	b085      	sub	sp, #20
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
 80082fc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	3360      	adds	r3, #96	@ 0x60
 8008302:	461a      	mov	r2, r3
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	009b      	lsls	r3, r3, #2
 8008308:	4413      	add	r3, r2
 800830a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8008314:	4618      	mov	r0, r3
 8008316:	3714      	adds	r7, #20
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr

08008320 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008320:	b480      	push	{r7}
 8008322:	b087      	sub	sp, #28
 8008324:	af00      	add	r7, sp, #0
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	60b9      	str	r1, [r7, #8]
 800832a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	3360      	adds	r3, #96	@ 0x60
 8008330:	461a      	mov	r2, r3
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	009b      	lsls	r3, r3, #2
 8008336:	4413      	add	r3, r2
 8008338:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	431a      	orrs	r2, r3
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800834a:	bf00      	nop
 800834c:	371c      	adds	r7, #28
 800834e:	46bd      	mov	sp, r7
 8008350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008354:	4770      	bx	lr

08008356 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8008356:	b480      	push	{r7}
 8008358:	b087      	sub	sp, #28
 800835a:	af00      	add	r7, sp, #0
 800835c:	60f8      	str	r0, [r7, #12]
 800835e:	60b9      	str	r1, [r7, #8]
 8008360:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	3360      	adds	r3, #96	@ 0x60
 8008366:	461a      	mov	r2, r3
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	009b      	lsls	r3, r3, #2
 800836c:	4413      	add	r3, r2
 800836e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	431a      	orrs	r2, r3
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008380:	bf00      	nop
 8008382:	371c      	adds	r7, #28
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr

0800838c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800838c:	b480      	push	{r7}
 800838e:	b087      	sub	sp, #28
 8008390:	af00      	add	r7, sp, #0
 8008392:	60f8      	str	r0, [r7, #12]
 8008394:	60b9      	str	r1, [r7, #8]
 8008396:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	3360      	adds	r3, #96	@ 0x60
 800839c:	461a      	mov	r2, r3
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	4413      	add	r3, r2
 80083a4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	431a      	orrs	r2, r3
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80083b6:	bf00      	nop
 80083b8:	371c      	adds	r7, #28
 80083ba:	46bd      	mov	sp, r7
 80083bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c0:	4770      	bx	lr

080083c2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80083c2:	b480      	push	{r7}
 80083c4:	b083      	sub	sp, #12
 80083c6:	af00      	add	r7, sp, #0
 80083c8:	6078      	str	r0, [r7, #4]
 80083ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	695b      	ldr	r3, [r3, #20]
 80083d0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	431a      	orrs	r2, r3
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	615a      	str	r2, [r3, #20]
}
 80083dc:	bf00      	nop
 80083de:	370c      	adds	r7, #12
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr

080083e8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b083      	sub	sp, #12
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	68db      	ldr	r3, [r3, #12]
 80083f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d101      	bne.n	8008400 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80083fc:	2301      	movs	r3, #1
 80083fe:	e000      	b.n	8008402 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8008400:	2300      	movs	r3, #0
}
 8008402:	4618      	mov	r0, r3
 8008404:	370c      	adds	r7, #12
 8008406:	46bd      	mov	sp, r7
 8008408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840c:	4770      	bx	lr

0800840e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800840e:	b480      	push	{r7}
 8008410:	b087      	sub	sp, #28
 8008412:	af00      	add	r7, sp, #0
 8008414:	60f8      	str	r0, [r7, #12]
 8008416:	60b9      	str	r1, [r7, #8]
 8008418:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	3330      	adds	r3, #48	@ 0x30
 800841e:	461a      	mov	r2, r3
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	0a1b      	lsrs	r3, r3, #8
 8008424:	009b      	lsls	r3, r3, #2
 8008426:	f003 030c 	and.w	r3, r3, #12
 800842a:	4413      	add	r3, r2
 800842c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	681a      	ldr	r2, [r3, #0]
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	f003 031f 	and.w	r3, r3, #31
 8008438:	211f      	movs	r1, #31
 800843a:	fa01 f303 	lsl.w	r3, r1, r3
 800843e:	43db      	mvns	r3, r3
 8008440:	401a      	ands	r2, r3
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	0e9b      	lsrs	r3, r3, #26
 8008446:	f003 011f 	and.w	r1, r3, #31
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	f003 031f 	and.w	r3, r3, #31
 8008450:	fa01 f303 	lsl.w	r3, r1, r3
 8008454:	431a      	orrs	r2, r3
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800845a:	bf00      	nop
 800845c:	371c      	adds	r7, #28
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr

08008466 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008466:	b480      	push	{r7}
 8008468:	b087      	sub	sp, #28
 800846a:	af00      	add	r7, sp, #0
 800846c:	60f8      	str	r0, [r7, #12]
 800846e:	60b9      	str	r1, [r7, #8]
 8008470:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	3314      	adds	r3, #20
 8008476:	461a      	mov	r2, r3
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	0e5b      	lsrs	r3, r3, #25
 800847c:	009b      	lsls	r3, r3, #2
 800847e:	f003 0304 	and.w	r3, r3, #4
 8008482:	4413      	add	r3, r2
 8008484:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	681a      	ldr	r2, [r3, #0]
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	0d1b      	lsrs	r3, r3, #20
 800848e:	f003 031f 	and.w	r3, r3, #31
 8008492:	2107      	movs	r1, #7
 8008494:	fa01 f303 	lsl.w	r3, r1, r3
 8008498:	43db      	mvns	r3, r3
 800849a:	401a      	ands	r2, r3
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	0d1b      	lsrs	r3, r3, #20
 80084a0:	f003 031f 	and.w	r3, r3, #31
 80084a4:	6879      	ldr	r1, [r7, #4]
 80084a6:	fa01 f303 	lsl.w	r3, r1, r3
 80084aa:	431a      	orrs	r2, r3
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80084b0:	bf00      	nop
 80084b2:	371c      	adds	r7, #28
 80084b4:	46bd      	mov	sp, r7
 80084b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ba:	4770      	bx	lr

080084bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80084bc:	b480      	push	{r7}
 80084be:	b085      	sub	sp, #20
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	60f8      	str	r0, [r7, #12]
 80084c4:	60b9      	str	r1, [r7, #8]
 80084c6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084d4:	43db      	mvns	r3, r3
 80084d6:	401a      	ands	r2, r3
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f003 0318 	and.w	r3, r3, #24
 80084de:	4908      	ldr	r1, [pc, #32]	@ (8008500 <LL_ADC_SetChannelSingleDiff+0x44>)
 80084e0:	40d9      	lsrs	r1, r3
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	400b      	ands	r3, r1
 80084e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084ea:	431a      	orrs	r2, r3
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80084f2:	bf00      	nop
 80084f4:	3714      	adds	r7, #20
 80084f6:	46bd      	mov	sp, r7
 80084f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fc:	4770      	bx	lr
 80084fe:	bf00      	nop
 8008500:	0007ffff 	.word	0x0007ffff

08008504 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008504:	b480      	push	{r7}
 8008506:	b083      	sub	sp, #12
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	689b      	ldr	r3, [r3, #8]
 8008510:	f003 031f 	and.w	r3, r3, #31
}
 8008514:	4618      	mov	r0, r3
 8008516:	370c      	adds	r7, #12
 8008518:	46bd      	mov	sp, r7
 800851a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851e:	4770      	bx	lr

08008520 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	689b      	ldr	r3, [r3, #8]
 800852c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8008530:	4618      	mov	r0, r3
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800853c:	b480      	push	{r7}
 800853e:	b083      	sub	sp, #12
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	689b      	ldr	r3, [r3, #8]
 8008548:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800854c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008550:	687a      	ldr	r2, [r7, #4]
 8008552:	6093      	str	r3, [r2, #8]
}
 8008554:	bf00      	nop
 8008556:	370c      	adds	r7, #12
 8008558:	46bd      	mov	sp, r7
 800855a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855e:	4770      	bx	lr

08008560 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8008560:	b480      	push	{r7}
 8008562:	b083      	sub	sp, #12
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008570:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008574:	d101      	bne.n	800857a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008576:	2301      	movs	r3, #1
 8008578:	e000      	b.n	800857c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800857a:	2300      	movs	r3, #0
}
 800857c:	4618      	mov	r0, r3
 800857e:	370c      	adds	r7, #12
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr

08008588 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008588:	b480      	push	{r7}
 800858a:	b083      	sub	sp, #12
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	689b      	ldr	r3, [r3, #8]
 8008594:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8008598:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800859c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80085a4:	bf00      	nop
 80085a6:	370c      	adds	r7, #12
 80085a8:	46bd      	mov	sp, r7
 80085aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ae:	4770      	bx	lr

080085b0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80085b0:	b480      	push	{r7}
 80085b2:	b083      	sub	sp, #12
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80085c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085c4:	d101      	bne.n	80085ca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80085c6:	2301      	movs	r3, #1
 80085c8:	e000      	b.n	80085cc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80085ca:	2300      	movs	r3, #0
}
 80085cc:	4618      	mov	r0, r3
 80085ce:	370c      	adds	r7, #12
 80085d0:	46bd      	mov	sp, r7
 80085d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d6:	4770      	bx	lr

080085d8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80085d8:	b480      	push	{r7}
 80085da:	b083      	sub	sp, #12
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	689b      	ldr	r3, [r3, #8]
 80085e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80085e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80085ec:	f043 0201 	orr.w	r2, r3, #1
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80085f4:	bf00      	nop
 80085f6:	370c      	adds	r7, #12
 80085f8:	46bd      	mov	sp, r7
 80085fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fe:	4770      	bx	lr

08008600 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8008600:	b480      	push	{r7}
 8008602:	b083      	sub	sp, #12
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008610:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008614:	f043 0202 	orr.w	r2, r3, #2
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800861c:	bf00      	nop
 800861e:	370c      	adds	r7, #12
 8008620:	46bd      	mov	sp, r7
 8008622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008626:	4770      	bx	lr

08008628 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8008628:	b480      	push	{r7}
 800862a:	b083      	sub	sp, #12
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	689b      	ldr	r3, [r3, #8]
 8008634:	f003 0301 	and.w	r3, r3, #1
 8008638:	2b01      	cmp	r3, #1
 800863a:	d101      	bne.n	8008640 <LL_ADC_IsEnabled+0x18>
 800863c:	2301      	movs	r3, #1
 800863e:	e000      	b.n	8008642 <LL_ADC_IsEnabled+0x1a>
 8008640:	2300      	movs	r3, #0
}
 8008642:	4618      	mov	r0, r3
 8008644:	370c      	adds	r7, #12
 8008646:	46bd      	mov	sp, r7
 8008648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864c:	4770      	bx	lr

0800864e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800864e:	b480      	push	{r7}
 8008650:	b083      	sub	sp, #12
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	689b      	ldr	r3, [r3, #8]
 800865a:	f003 0302 	and.w	r3, r3, #2
 800865e:	2b02      	cmp	r3, #2
 8008660:	d101      	bne.n	8008666 <LL_ADC_IsDisableOngoing+0x18>
 8008662:	2301      	movs	r3, #1
 8008664:	e000      	b.n	8008668 <LL_ADC_IsDisableOngoing+0x1a>
 8008666:	2300      	movs	r3, #0
}
 8008668:	4618      	mov	r0, r3
 800866a:	370c      	adds	r7, #12
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr

08008674 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8008674:	b480      	push	{r7}
 8008676:	b083      	sub	sp, #12
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	689b      	ldr	r3, [r3, #8]
 8008680:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008684:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008688:	f043 0204 	orr.w	r2, r3, #4
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8008690:	bf00      	nop
 8008692:	370c      	adds	r7, #12
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800869c:	b480      	push	{r7}
 800869e:	b083      	sub	sp, #12
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	689b      	ldr	r3, [r3, #8]
 80086a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80086ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80086b0:	f043 0210 	orr.w	r2, r3, #16
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80086b8:	bf00      	nop
 80086ba:	370c      	adds	r7, #12
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr

080086c4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80086c4:	b480      	push	{r7}
 80086c6:	b083      	sub	sp, #12
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	689b      	ldr	r3, [r3, #8]
 80086d0:	f003 0304 	and.w	r3, r3, #4
 80086d4:	2b04      	cmp	r3, #4
 80086d6:	d101      	bne.n	80086dc <LL_ADC_REG_IsConversionOngoing+0x18>
 80086d8:	2301      	movs	r3, #1
 80086da:	e000      	b.n	80086de <LL_ADC_REG_IsConversionOngoing+0x1a>
 80086dc:	2300      	movs	r3, #0
}
 80086de:	4618      	mov	r0, r3
 80086e0:	370c      	adds	r7, #12
 80086e2:	46bd      	mov	sp, r7
 80086e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e8:	4770      	bx	lr

080086ea <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80086ea:	b480      	push	{r7}
 80086ec:	b083      	sub	sp, #12
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80086fa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80086fe:	f043 0220 	orr.w	r2, r3, #32
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8008706:	bf00      	nop
 8008708:	370c      	adds	r7, #12
 800870a:	46bd      	mov	sp, r7
 800870c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008710:	4770      	bx	lr

08008712 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8008712:	b480      	push	{r7}
 8008714:	b083      	sub	sp, #12
 8008716:	af00      	add	r7, sp, #0
 8008718:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	689b      	ldr	r3, [r3, #8]
 800871e:	f003 0308 	and.w	r3, r3, #8
 8008722:	2b08      	cmp	r3, #8
 8008724:	d101      	bne.n	800872a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8008726:	2301      	movs	r3, #1
 8008728:	e000      	b.n	800872c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800872a:	2300      	movs	r3, #0
}
 800872c:	4618      	mov	r0, r3
 800872e:	370c      	adds	r7, #12
 8008730:	46bd      	mov	sp, r7
 8008732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008736:	4770      	bx	lr

08008738 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008738:	b590      	push	{r4, r7, lr}
 800873a:	b089      	sub	sp, #36	@ 0x24
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008740:	2300      	movs	r3, #0
 8008742:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8008744:	2300      	movs	r3, #0
 8008746:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d101      	bne.n	8008752 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800874e:	2301      	movs	r3, #1
 8008750:	e167      	b.n	8008a22 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	695b      	ldr	r3, [r3, #20]
 8008756:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800875c:	2b00      	cmp	r3, #0
 800875e:	d109      	bne.n	8008774 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f7fc f81d 	bl	80047a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2200      	movs	r2, #0
 800876a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2200      	movs	r2, #0
 8008770:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4618      	mov	r0, r3
 800877a:	f7ff fef1 	bl	8008560 <LL_ADC_IsDeepPowerDownEnabled>
 800877e:	4603      	mov	r3, r0
 8008780:	2b00      	cmp	r3, #0
 8008782:	d004      	beq.n	800878e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4618      	mov	r0, r3
 800878a:	f7ff fed7 	bl	800853c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4618      	mov	r0, r3
 8008794:	f7ff ff0c 	bl	80085b0 <LL_ADC_IsInternalRegulatorEnabled>
 8008798:	4603      	mov	r3, r0
 800879a:	2b00      	cmp	r3, #0
 800879c:	d115      	bne.n	80087ca <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	4618      	mov	r0, r3
 80087a4:	f7ff fef0 	bl	8008588 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80087a8:	4ba0      	ldr	r3, [pc, #640]	@ (8008a2c <HAL_ADC_Init+0x2f4>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	099b      	lsrs	r3, r3, #6
 80087ae:	4aa0      	ldr	r2, [pc, #640]	@ (8008a30 <HAL_ADC_Init+0x2f8>)
 80087b0:	fba2 2303 	umull	r2, r3, r2, r3
 80087b4:	099b      	lsrs	r3, r3, #6
 80087b6:	3301      	adds	r3, #1
 80087b8:	005b      	lsls	r3, r3, #1
 80087ba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80087bc:	e002      	b.n	80087c4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	3b01      	subs	r3, #1
 80087c2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d1f9      	bne.n	80087be <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4618      	mov	r0, r3
 80087d0:	f7ff feee 	bl	80085b0 <LL_ADC_IsInternalRegulatorEnabled>
 80087d4:	4603      	mov	r3, r0
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d10d      	bne.n	80087f6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087de:	f043 0210 	orr.w	r2, r3, #16
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087ea:	f043 0201 	orr.w	r2, r3, #1
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80087f2:	2301      	movs	r3, #1
 80087f4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4618      	mov	r0, r3
 80087fc:	f7ff ff62 	bl	80086c4 <LL_ADC_REG_IsConversionOngoing>
 8008800:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008806:	f003 0310 	and.w	r3, r3, #16
 800880a:	2b00      	cmp	r3, #0
 800880c:	f040 8100 	bne.w	8008a10 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	2b00      	cmp	r3, #0
 8008814:	f040 80fc 	bne.w	8008a10 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800881c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8008820:	f043 0202 	orr.w	r2, r3, #2
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4618      	mov	r0, r3
 800882e:	f7ff fefb 	bl	8008628 <LL_ADC_IsEnabled>
 8008832:	4603      	mov	r3, r0
 8008834:	2b00      	cmp	r3, #0
 8008836:	d111      	bne.n	800885c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008838:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800883c:	f7ff fef4 	bl	8008628 <LL_ADC_IsEnabled>
 8008840:	4604      	mov	r4, r0
 8008842:	487c      	ldr	r0, [pc, #496]	@ (8008a34 <HAL_ADC_Init+0x2fc>)
 8008844:	f7ff fef0 	bl	8008628 <LL_ADC_IsEnabled>
 8008848:	4603      	mov	r3, r0
 800884a:	4323      	orrs	r3, r4
 800884c:	2b00      	cmp	r3, #0
 800884e:	d105      	bne.n	800885c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	685b      	ldr	r3, [r3, #4]
 8008854:	4619      	mov	r1, r3
 8008856:	4878      	ldr	r0, [pc, #480]	@ (8008a38 <HAL_ADC_Init+0x300>)
 8008858:	f7ff fcf4 	bl	8008244 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	7f5b      	ldrb	r3, [r3, #29]
 8008860:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008866:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800886c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8008872:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800887a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800887c:	4313      	orrs	r3, r2
 800887e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008886:	2b01      	cmp	r3, #1
 8008888:	d106      	bne.n	8008898 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800888e:	3b01      	subs	r3, #1
 8008890:	045b      	lsls	r3, r3, #17
 8008892:	69ba      	ldr	r2, [r7, #24]
 8008894:	4313      	orrs	r3, r2
 8008896:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800889c:	2b00      	cmp	r3, #0
 800889e:	d009      	beq.n	80088b4 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088a4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088ac:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80088ae:	69ba      	ldr	r2, [r7, #24]
 80088b0:	4313      	orrs	r3, r2
 80088b2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	68da      	ldr	r2, [r3, #12]
 80088ba:	4b60      	ldr	r3, [pc, #384]	@ (8008a3c <HAL_ADC_Init+0x304>)
 80088bc:	4013      	ands	r3, r2
 80088be:	687a      	ldr	r2, [r7, #4]
 80088c0:	6812      	ldr	r2, [r2, #0]
 80088c2:	69b9      	ldr	r1, [r7, #24]
 80088c4:	430b      	orrs	r3, r1
 80088c6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	691b      	ldr	r3, [r3, #16]
 80088ce:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	430a      	orrs	r2, r1
 80088dc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	4618      	mov	r0, r3
 80088e4:	f7ff ff15 	bl	8008712 <LL_ADC_INJ_IsConversionOngoing>
 80088e8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d16d      	bne.n	80089cc <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d16a      	bne.n	80089cc <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80088fa:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008902:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008904:	4313      	orrs	r3, r2
 8008906:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	68db      	ldr	r3, [r3, #12]
 800890e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008912:	f023 0302 	bic.w	r3, r3, #2
 8008916:	687a      	ldr	r2, [r7, #4]
 8008918:	6812      	ldr	r2, [r2, #0]
 800891a:	69b9      	ldr	r1, [r7, #24]
 800891c:	430b      	orrs	r3, r1
 800891e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	691b      	ldr	r3, [r3, #16]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d017      	beq.n	8008958 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	691a      	ldr	r2, [r3, #16]
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8008936:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008940:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008944:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008948:	687a      	ldr	r2, [r7, #4]
 800894a:	6911      	ldr	r1, [r2, #16]
 800894c:	687a      	ldr	r2, [r7, #4]
 800894e:	6812      	ldr	r2, [r2, #0]
 8008950:	430b      	orrs	r3, r1
 8008952:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8008956:	e013      	b.n	8008980 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	691a      	ldr	r2, [r3, #16]
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008966:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008970:	687a      	ldr	r2, [r7, #4]
 8008972:	6812      	ldr	r2, [r2, #0]
 8008974:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008978:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800897c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008986:	2b01      	cmp	r3, #1
 8008988:	d118      	bne.n	80089bc <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	691b      	ldr	r3, [r3, #16]
 8008990:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008994:	f023 0304 	bic.w	r3, r3, #4
 8008998:	687a      	ldr	r2, [r7, #4]
 800899a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800899c:	687a      	ldr	r2, [r7, #4]
 800899e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80089a0:	4311      	orrs	r1, r2
 80089a2:	687a      	ldr	r2, [r7, #4]
 80089a4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80089a6:	4311      	orrs	r1, r2
 80089a8:	687a      	ldr	r2, [r7, #4]
 80089aa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80089ac:	430a      	orrs	r2, r1
 80089ae:	431a      	orrs	r2, r3
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f042 0201 	orr.w	r2, r2, #1
 80089b8:	611a      	str	r2, [r3, #16]
 80089ba:	e007      	b.n	80089cc <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	691a      	ldr	r2, [r3, #16]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f022 0201 	bic.w	r2, r2, #1
 80089ca:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	695b      	ldr	r3, [r3, #20]
 80089d0:	2b01      	cmp	r3, #1
 80089d2:	d10c      	bne.n	80089ee <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089da:	f023 010f 	bic.w	r1, r3, #15
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6a1b      	ldr	r3, [r3, #32]
 80089e2:	1e5a      	subs	r2, r3, #1
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	430a      	orrs	r2, r1
 80089ea:	631a      	str	r2, [r3, #48]	@ 0x30
 80089ec:	e007      	b.n	80089fe <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f022 020f 	bic.w	r2, r2, #15
 80089fc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a02:	f023 0303 	bic.w	r3, r3, #3
 8008a06:	f043 0201 	orr.w	r2, r3, #1
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008a0e:	e007      	b.n	8008a20 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a14:	f043 0210 	orr.w	r2, r3, #16
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008a20:	7ffb      	ldrb	r3, [r7, #31]
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3724      	adds	r7, #36	@ 0x24
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd90      	pop	{r4, r7, pc}
 8008a2a:	bf00      	nop
 8008a2c:	20000004 	.word	0x20000004
 8008a30:	053e2d63 	.word	0x053e2d63
 8008a34:	50000100 	.word	0x50000100
 8008a38:	50000300 	.word	0x50000300
 8008a3c:	fff04007 	.word	0xfff04007

08008a40 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b086      	sub	sp, #24
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008a48:	4859      	ldr	r0, [pc, #356]	@ (8008bb0 <HAL_ADC_Start+0x170>)
 8008a4a:	f7ff fd5b 	bl	8008504 <LL_ADC_GetMultimode>
 8008a4e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4618      	mov	r0, r3
 8008a56:	f7ff fe35 	bl	80086c4 <LL_ADC_REG_IsConversionOngoing>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	f040 809f 	bne.w	8008ba0 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d101      	bne.n	8008a70 <HAL_ADC_Start+0x30>
 8008a6c:	2302      	movs	r3, #2
 8008a6e:	e09a      	b.n	8008ba6 <HAL_ADC_Start+0x166>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2201      	movs	r2, #1
 8008a74:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f000 fe63 	bl	8009744 <ADC_Enable>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8008a82:	7dfb      	ldrb	r3, [r7, #23]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	f040 8086 	bne.w	8008b96 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a8e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008a92:	f023 0301 	bic.w	r3, r3, #1
 8008a96:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4a44      	ldr	r2, [pc, #272]	@ (8008bb4 <HAL_ADC_Start+0x174>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d002      	beq.n	8008aae <HAL_ADC_Start+0x6e>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	e001      	b.n	8008ab2 <HAL_ADC_Start+0x72>
 8008aae:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008ab2:	687a      	ldr	r2, [r7, #4]
 8008ab4:	6812      	ldr	r2, [r2, #0]
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d002      	beq.n	8008ac0 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008aba:	693b      	ldr	r3, [r7, #16]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d105      	bne.n	8008acc <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ac4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ad0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008ad4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ad8:	d106      	bne.n	8008ae8 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ade:	f023 0206 	bic.w	r2, r3, #6
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	661a      	str	r2, [r3, #96]	@ 0x60
 8008ae6:	e002      	b.n	8008aee <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	221c      	movs	r2, #28
 8008af4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2200      	movs	r2, #0
 8008afa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4a2c      	ldr	r2, [pc, #176]	@ (8008bb4 <HAL_ADC_Start+0x174>)
 8008b04:	4293      	cmp	r3, r2
 8008b06:	d002      	beq.n	8008b0e <HAL_ADC_Start+0xce>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	e001      	b.n	8008b12 <HAL_ADC_Start+0xd2>
 8008b0e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008b12:	687a      	ldr	r2, [r7, #4]
 8008b14:	6812      	ldr	r2, [r2, #0]
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d008      	beq.n	8008b2c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d005      	beq.n	8008b2c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008b20:	693b      	ldr	r3, [r7, #16]
 8008b22:	2b05      	cmp	r3, #5
 8008b24:	d002      	beq.n	8008b2c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008b26:	693b      	ldr	r3, [r7, #16]
 8008b28:	2b09      	cmp	r3, #9
 8008b2a:	d114      	bne.n	8008b56 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	68db      	ldr	r3, [r3, #12]
 8008b32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d007      	beq.n	8008b4a <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b3e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8008b42:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f7ff fd90 	bl	8008674 <LL_ADC_REG_StartConversion>
 8008b54:	e026      	b.n	8008ba4 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b5a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4a13      	ldr	r2, [pc, #76]	@ (8008bb4 <HAL_ADC_Start+0x174>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d002      	beq.n	8008b72 <HAL_ADC_Start+0x132>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	e001      	b.n	8008b76 <HAL_ADC_Start+0x136>
 8008b72:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008b76:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	68db      	ldr	r3, [r3, #12]
 8008b7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d00f      	beq.n	8008ba4 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b88:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8008b8c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008b94:	e006      	b.n	8008ba4 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8008b9e:	e001      	b.n	8008ba4 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8008ba0:	2302      	movs	r3, #2
 8008ba2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8008ba4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3718      	adds	r7, #24
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}
 8008bae:	bf00      	nop
 8008bb0:	50000300 	.word	0x50000300
 8008bb4:	50000100 	.word	0x50000100

08008bb8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b084      	sub	sp, #16
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008bc6:	2b01      	cmp	r3, #1
 8008bc8:	d101      	bne.n	8008bce <HAL_ADC_Stop+0x16>
 8008bca:	2302      	movs	r3, #2
 8008bcc:	e023      	b.n	8008c16 <HAL_ADC_Stop+0x5e>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2201      	movs	r2, #1
 8008bd2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8008bd6:	2103      	movs	r1, #3
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f000 fcf7 	bl	80095cc <ADC_ConversionStop>
 8008bde:	4603      	mov	r3, r0
 8008be0:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8008be2:	7bfb      	ldrb	r3, [r7, #15]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d111      	bne.n	8008c0c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 fe31 	bl	8009850 <ADC_Disable>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8008bf2:	7bfb      	ldrb	r3, [r7, #15]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d109      	bne.n	8008c0c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bfc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008c00:	f023 0301 	bic.w	r3, r3, #1
 8008c04:	f043 0201 	orr.w	r2, r3, #1
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2200      	movs	r2, #0
 8008c10:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008c14:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c16:	4618      	mov	r0, r3
 8008c18:	3710      	adds	r7, #16
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	bd80      	pop	{r7, pc}
	...

08008c20 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b088      	sub	sp, #32
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008c2a:	4867      	ldr	r0, [pc, #412]	@ (8008dc8 <HAL_ADC_PollForConversion+0x1a8>)
 8008c2c:	f7ff fc6a 	bl	8008504 <LL_ADC_GetMultimode>
 8008c30:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	699b      	ldr	r3, [r3, #24]
 8008c36:	2b08      	cmp	r3, #8
 8008c38:	d102      	bne.n	8008c40 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8008c3a:	2308      	movs	r3, #8
 8008c3c:	61fb      	str	r3, [r7, #28]
 8008c3e:	e02a      	b.n	8008c96 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d005      	beq.n	8008c52 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	2b05      	cmp	r3, #5
 8008c4a:	d002      	beq.n	8008c52 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008c4c:	697b      	ldr	r3, [r7, #20]
 8008c4e:	2b09      	cmp	r3, #9
 8008c50:	d111      	bne.n	8008c76 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	68db      	ldr	r3, [r3, #12]
 8008c58:	f003 0301 	and.w	r3, r3, #1
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d007      	beq.n	8008c70 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c64:	f043 0220 	orr.w	r2, r3, #32
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	e0a6      	b.n	8008dbe <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8008c70:	2304      	movs	r3, #4
 8008c72:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8008c74:	e00f      	b.n	8008c96 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8008c76:	4854      	ldr	r0, [pc, #336]	@ (8008dc8 <HAL_ADC_PollForConversion+0x1a8>)
 8008c78:	f7ff fc52 	bl	8008520 <LL_ADC_GetMultiDMATransfer>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d007      	beq.n	8008c92 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c86:	f043 0220 	orr.w	r2, r3, #32
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	e095      	b.n	8008dbe <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8008c92:	2304      	movs	r3, #4
 8008c94:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8008c96:	f7ff faa7 	bl	80081e8 <HAL_GetTick>
 8008c9a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008c9c:	e021      	b.n	8008ce2 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ca4:	d01d      	beq.n	8008ce2 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8008ca6:	f7ff fa9f 	bl	80081e8 <HAL_GetTick>
 8008caa:	4602      	mov	r2, r0
 8008cac:	693b      	ldr	r3, [r7, #16]
 8008cae:	1ad3      	subs	r3, r2, r3
 8008cb0:	683a      	ldr	r2, [r7, #0]
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d302      	bcc.n	8008cbc <HAL_ADC_PollForConversion+0x9c>
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d112      	bne.n	8008ce2 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	69fb      	ldr	r3, [r7, #28]
 8008cc4:	4013      	ands	r3, r2
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d10b      	bne.n	8008ce2 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cce:	f043 0204 	orr.w	r2, r3, #4
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8008cde:	2303      	movs	r3, #3
 8008ce0:	e06d      	b.n	8008dbe <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	681a      	ldr	r2, [r3, #0]
 8008ce8:	69fb      	ldr	r3, [r7, #28]
 8008cea:	4013      	ands	r3, r2
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d0d6      	beq.n	8008c9e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cf4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4618      	mov	r0, r3
 8008d02:	f7ff fb71 	bl	80083e8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8008d06:	4603      	mov	r3, r0
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d01c      	beq.n	8008d46 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	7f5b      	ldrb	r3, [r3, #29]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d118      	bne.n	8008d46 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f003 0308 	and.w	r3, r3, #8
 8008d1e:	2b08      	cmp	r3, #8
 8008d20:	d111      	bne.n	8008d46 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d26:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d105      	bne.n	8008d46 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d3e:	f043 0201 	orr.w	r2, r3, #1
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4a20      	ldr	r2, [pc, #128]	@ (8008dcc <HAL_ADC_PollForConversion+0x1ac>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d002      	beq.n	8008d56 <HAL_ADC_PollForConversion+0x136>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	e001      	b.n	8008d5a <HAL_ADC_PollForConversion+0x13a>
 8008d56:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008d5a:	687a      	ldr	r2, [r7, #4]
 8008d5c:	6812      	ldr	r2, [r2, #0]
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d008      	beq.n	8008d74 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d005      	beq.n	8008d74 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	2b05      	cmp	r3, #5
 8008d6c:	d002      	beq.n	8008d74 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	2b09      	cmp	r3, #9
 8008d72:	d104      	bne.n	8008d7e <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	68db      	ldr	r3, [r3, #12]
 8008d7a:	61bb      	str	r3, [r7, #24]
 8008d7c:	e00d      	b.n	8008d9a <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	4a12      	ldr	r2, [pc, #72]	@ (8008dcc <HAL_ADC_PollForConversion+0x1ac>)
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d002      	beq.n	8008d8e <HAL_ADC_PollForConversion+0x16e>
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	e001      	b.n	8008d92 <HAL_ADC_PollForConversion+0x172>
 8008d8e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008d92:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	68db      	ldr	r3, [r3, #12]
 8008d98:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8008d9a:	69fb      	ldr	r3, [r7, #28]
 8008d9c:	2b08      	cmp	r3, #8
 8008d9e:	d104      	bne.n	8008daa <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	2208      	movs	r2, #8
 8008da6:	601a      	str	r2, [r3, #0]
 8008da8:	e008      	b.n	8008dbc <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8008daa:	69bb      	ldr	r3, [r7, #24]
 8008dac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d103      	bne.n	8008dbc <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	220c      	movs	r2, #12
 8008dba:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8008dbc:	2300      	movs	r3, #0
}
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	3720      	adds	r7, #32
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bd80      	pop	{r7, pc}
 8008dc6:	bf00      	nop
 8008dc8:	50000300 	.word	0x50000300
 8008dcc:	50000100 	.word	0x50000100

08008dd0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b083      	sub	sp, #12
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	370c      	adds	r7, #12
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr
	...

08008dec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b0b6      	sub	sp, #216	@ 0xd8
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
 8008df4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008df6:	2300      	movs	r3, #0
 8008df8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008e06:	2b01      	cmp	r3, #1
 8008e08:	d101      	bne.n	8008e0e <HAL_ADC_ConfigChannel+0x22>
 8008e0a:	2302      	movs	r3, #2
 8008e0c:	e3c8      	b.n	80095a0 <HAL_ADC_ConfigChannel+0x7b4>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2201      	movs	r2, #1
 8008e12:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f7ff fc52 	bl	80086c4 <LL_ADC_REG_IsConversionOngoing>
 8008e20:	4603      	mov	r3, r0
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	f040 83ad 	bne.w	8009582 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6818      	ldr	r0, [r3, #0]
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	6859      	ldr	r1, [r3, #4]
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	461a      	mov	r2, r3
 8008e36:	f7ff faea 	bl	800840e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f7ff fc40 	bl	80086c4 <LL_ADC_REG_IsConversionOngoing>
 8008e44:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	f7ff fc60 	bl	8008712 <LL_ADC_INJ_IsConversionOngoing>
 8008e52:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008e56:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	f040 81d9 	bne.w	8009212 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008e60:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	f040 81d4 	bne.w	8009212 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e72:	d10f      	bne.n	8008e94 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6818      	ldr	r0, [r3, #0]
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	4619      	mov	r1, r3
 8008e80:	f7ff faf1 	bl	8008466 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	f7ff fa98 	bl	80083c2 <LL_ADC_SetSamplingTimeCommonConfig>
 8008e92:	e00e      	b.n	8008eb2 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	6818      	ldr	r0, [r3, #0]
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	6819      	ldr	r1, [r3, #0]
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	f7ff fae0 	bl	8008466 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	2100      	movs	r1, #0
 8008eac:	4618      	mov	r0, r3
 8008eae:	f7ff fa88 	bl	80083c2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	695a      	ldr	r2, [r3, #20]
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	68db      	ldr	r3, [r3, #12]
 8008ebc:	08db      	lsrs	r3, r3, #3
 8008ebe:	f003 0303 	and.w	r3, r3, #3
 8008ec2:	005b      	lsls	r3, r3, #1
 8008ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ec8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	691b      	ldr	r3, [r3, #16]
 8008ed0:	2b04      	cmp	r3, #4
 8008ed2:	d022      	beq.n	8008f1a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6818      	ldr	r0, [r3, #0]
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	6919      	ldr	r1, [r3, #16]
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	681a      	ldr	r2, [r3, #0]
 8008ee0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008ee4:	f7ff f9e2 	bl	80082ac <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	6818      	ldr	r0, [r3, #0]
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	6919      	ldr	r1, [r3, #16]
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	699b      	ldr	r3, [r3, #24]
 8008ef4:	461a      	mov	r2, r3
 8008ef6:	f7ff fa2e 	bl	8008356 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6818      	ldr	r0, [r3, #0]
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	d102      	bne.n	8008f10 <HAL_ADC_ConfigChannel+0x124>
 8008f0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008f0e:	e000      	b.n	8008f12 <HAL_ADC_ConfigChannel+0x126>
 8008f10:	2300      	movs	r3, #0
 8008f12:	461a      	mov	r2, r3
 8008f14:	f7ff fa3a 	bl	800838c <LL_ADC_SetOffsetSaturation>
 8008f18:	e17b      	b.n	8009212 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	2100      	movs	r1, #0
 8008f20:	4618      	mov	r0, r3
 8008f22:	f7ff f9e7 	bl	80082f4 <LL_ADC_GetOffsetChannel>
 8008f26:	4603      	mov	r3, r0
 8008f28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d10a      	bne.n	8008f46 <HAL_ADC_ConfigChannel+0x15a>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2100      	movs	r1, #0
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7ff f9dc 	bl	80082f4 <LL_ADC_GetOffsetChannel>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	0e9b      	lsrs	r3, r3, #26
 8008f40:	f003 021f 	and.w	r2, r3, #31
 8008f44:	e01e      	b.n	8008f84 <HAL_ADC_ConfigChannel+0x198>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	2100      	movs	r1, #0
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f7ff f9d1 	bl	80082f4 <LL_ADC_GetOffsetChannel>
 8008f52:	4603      	mov	r3, r0
 8008f54:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008f58:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008f5c:	fa93 f3a3 	rbit	r3, r3
 8008f60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8008f64:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008f68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8008f6c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d101      	bne.n	8008f78 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8008f74:	2320      	movs	r3, #32
 8008f76:	e004      	b.n	8008f82 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8008f78:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008f7c:	fab3 f383 	clz	r3, r3
 8008f80:	b2db      	uxtb	r3, r3
 8008f82:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d105      	bne.n	8008f9c <HAL_ADC_ConfigChannel+0x1b0>
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	0e9b      	lsrs	r3, r3, #26
 8008f96:	f003 031f 	and.w	r3, r3, #31
 8008f9a:	e018      	b.n	8008fce <HAL_ADC_ConfigChannel+0x1e2>
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008fa4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008fa8:	fa93 f3a3 	rbit	r3, r3
 8008fac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8008fb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008fb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8008fb8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d101      	bne.n	8008fc4 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8008fc0:	2320      	movs	r3, #32
 8008fc2:	e004      	b.n	8008fce <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8008fc4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008fc8:	fab3 f383 	clz	r3, r3
 8008fcc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008fce:	429a      	cmp	r2, r3
 8008fd0:	d106      	bne.n	8008fe0 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	2100      	movs	r1, #0
 8008fda:	4618      	mov	r0, r3
 8008fdc:	f7ff f9a0 	bl	8008320 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	2101      	movs	r1, #1
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f7ff f984 	bl	80082f4 <LL_ADC_GetOffsetChannel>
 8008fec:	4603      	mov	r3, r0
 8008fee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d10a      	bne.n	800900c <HAL_ADC_ConfigChannel+0x220>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	2101      	movs	r1, #1
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	f7ff f979 	bl	80082f4 <LL_ADC_GetOffsetChannel>
 8009002:	4603      	mov	r3, r0
 8009004:	0e9b      	lsrs	r3, r3, #26
 8009006:	f003 021f 	and.w	r2, r3, #31
 800900a:	e01e      	b.n	800904a <HAL_ADC_ConfigChannel+0x25e>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	2101      	movs	r1, #1
 8009012:	4618      	mov	r0, r3
 8009014:	f7ff f96e 	bl	80082f4 <LL_ADC_GetOffsetChannel>
 8009018:	4603      	mov	r3, r0
 800901a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800901e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009022:	fa93 f3a3 	rbit	r3, r3
 8009026:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800902a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800902e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8009032:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009036:	2b00      	cmp	r3, #0
 8009038:	d101      	bne.n	800903e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800903a:	2320      	movs	r3, #32
 800903c:	e004      	b.n	8009048 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800903e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009042:	fab3 f383 	clz	r3, r3
 8009046:	b2db      	uxtb	r3, r3
 8009048:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009052:	2b00      	cmp	r3, #0
 8009054:	d105      	bne.n	8009062 <HAL_ADC_ConfigChannel+0x276>
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	0e9b      	lsrs	r3, r3, #26
 800905c:	f003 031f 	and.w	r3, r3, #31
 8009060:	e018      	b.n	8009094 <HAL_ADC_ConfigChannel+0x2a8>
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800906a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800906e:	fa93 f3a3 	rbit	r3, r3
 8009072:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8009076:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800907a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800907e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009082:	2b00      	cmp	r3, #0
 8009084:	d101      	bne.n	800908a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8009086:	2320      	movs	r3, #32
 8009088:	e004      	b.n	8009094 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800908a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800908e:	fab3 f383 	clz	r3, r3
 8009092:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009094:	429a      	cmp	r2, r3
 8009096:	d106      	bne.n	80090a6 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	2200      	movs	r2, #0
 800909e:	2101      	movs	r1, #1
 80090a0:	4618      	mov	r0, r3
 80090a2:	f7ff f93d 	bl	8008320 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	2102      	movs	r1, #2
 80090ac:	4618      	mov	r0, r3
 80090ae:	f7ff f921 	bl	80082f4 <LL_ADC_GetOffsetChannel>
 80090b2:	4603      	mov	r3, r0
 80090b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d10a      	bne.n	80090d2 <HAL_ADC_ConfigChannel+0x2e6>
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	2102      	movs	r1, #2
 80090c2:	4618      	mov	r0, r3
 80090c4:	f7ff f916 	bl	80082f4 <LL_ADC_GetOffsetChannel>
 80090c8:	4603      	mov	r3, r0
 80090ca:	0e9b      	lsrs	r3, r3, #26
 80090cc:	f003 021f 	and.w	r2, r3, #31
 80090d0:	e01e      	b.n	8009110 <HAL_ADC_ConfigChannel+0x324>
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	2102      	movs	r1, #2
 80090d8:	4618      	mov	r0, r3
 80090da:	f7ff f90b 	bl	80082f4 <LL_ADC_GetOffsetChannel>
 80090de:	4603      	mov	r3, r0
 80090e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80090e8:	fa93 f3a3 	rbit	r3, r3
 80090ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80090f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80090f4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80090f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d101      	bne.n	8009104 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8009100:	2320      	movs	r3, #32
 8009102:	e004      	b.n	800910e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8009104:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009108:	fab3 f383 	clz	r3, r3
 800910c:	b2db      	uxtb	r3, r3
 800910e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009118:	2b00      	cmp	r3, #0
 800911a:	d105      	bne.n	8009128 <HAL_ADC_ConfigChannel+0x33c>
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	0e9b      	lsrs	r3, r3, #26
 8009122:	f003 031f 	and.w	r3, r3, #31
 8009126:	e016      	b.n	8009156 <HAL_ADC_ConfigChannel+0x36a>
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009130:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009134:	fa93 f3a3 	rbit	r3, r3
 8009138:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800913a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800913c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8009140:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009144:	2b00      	cmp	r3, #0
 8009146:	d101      	bne.n	800914c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8009148:	2320      	movs	r3, #32
 800914a:	e004      	b.n	8009156 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 800914c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009150:	fab3 f383 	clz	r3, r3
 8009154:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009156:	429a      	cmp	r2, r3
 8009158:	d106      	bne.n	8009168 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	2200      	movs	r2, #0
 8009160:	2102      	movs	r1, #2
 8009162:	4618      	mov	r0, r3
 8009164:	f7ff f8dc 	bl	8008320 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	2103      	movs	r1, #3
 800916e:	4618      	mov	r0, r3
 8009170:	f7ff f8c0 	bl	80082f4 <LL_ADC_GetOffsetChannel>
 8009174:	4603      	mov	r3, r0
 8009176:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800917a:	2b00      	cmp	r3, #0
 800917c:	d10a      	bne.n	8009194 <HAL_ADC_ConfigChannel+0x3a8>
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	2103      	movs	r1, #3
 8009184:	4618      	mov	r0, r3
 8009186:	f7ff f8b5 	bl	80082f4 <LL_ADC_GetOffsetChannel>
 800918a:	4603      	mov	r3, r0
 800918c:	0e9b      	lsrs	r3, r3, #26
 800918e:	f003 021f 	and.w	r2, r3, #31
 8009192:	e017      	b.n	80091c4 <HAL_ADC_ConfigChannel+0x3d8>
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	2103      	movs	r1, #3
 800919a:	4618      	mov	r0, r3
 800919c:	f7ff f8aa 	bl	80082f4 <LL_ADC_GetOffsetChannel>
 80091a0:	4603      	mov	r3, r0
 80091a2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80091a6:	fa93 f3a3 	rbit	r3, r3
 80091aa:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80091ac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80091ae:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80091b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d101      	bne.n	80091ba <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80091b6:	2320      	movs	r3, #32
 80091b8:	e003      	b.n	80091c2 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80091ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80091bc:	fab3 f383 	clz	r3, r3
 80091c0:	b2db      	uxtb	r3, r3
 80091c2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d105      	bne.n	80091dc <HAL_ADC_ConfigChannel+0x3f0>
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	0e9b      	lsrs	r3, r3, #26
 80091d6:	f003 031f 	and.w	r3, r3, #31
 80091da:	e011      	b.n	8009200 <HAL_ADC_ConfigChannel+0x414>
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80091e4:	fa93 f3a3 	rbit	r3, r3
 80091e8:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80091ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80091ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d101      	bne.n	80091f8 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80091f4:	2320      	movs	r3, #32
 80091f6:	e003      	b.n	8009200 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80091f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80091fa:	fab3 f383 	clz	r3, r3
 80091fe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009200:	429a      	cmp	r2, r3
 8009202:	d106      	bne.n	8009212 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	2200      	movs	r2, #0
 800920a:	2103      	movs	r1, #3
 800920c:	4618      	mov	r0, r3
 800920e:	f7ff f887 	bl	8008320 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	4618      	mov	r0, r3
 8009218:	f7ff fa06 	bl	8008628 <LL_ADC_IsEnabled>
 800921c:	4603      	mov	r3, r0
 800921e:	2b00      	cmp	r3, #0
 8009220:	f040 8140 	bne.w	80094a4 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6818      	ldr	r0, [r3, #0]
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	6819      	ldr	r1, [r3, #0]
 800922c:	683b      	ldr	r3, [r7, #0]
 800922e:	68db      	ldr	r3, [r3, #12]
 8009230:	461a      	mov	r2, r3
 8009232:	f7ff f943 	bl	80084bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	68db      	ldr	r3, [r3, #12]
 800923a:	4a8f      	ldr	r2, [pc, #572]	@ (8009478 <HAL_ADC_ConfigChannel+0x68c>)
 800923c:	4293      	cmp	r3, r2
 800923e:	f040 8131 	bne.w	80094a4 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800924e:	2b00      	cmp	r3, #0
 8009250:	d10b      	bne.n	800926a <HAL_ADC_ConfigChannel+0x47e>
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	0e9b      	lsrs	r3, r3, #26
 8009258:	3301      	adds	r3, #1
 800925a:	f003 031f 	and.w	r3, r3, #31
 800925e:	2b09      	cmp	r3, #9
 8009260:	bf94      	ite	ls
 8009262:	2301      	movls	r3, #1
 8009264:	2300      	movhi	r3, #0
 8009266:	b2db      	uxtb	r3, r3
 8009268:	e019      	b.n	800929e <HAL_ADC_ConfigChannel+0x4b2>
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009270:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009272:	fa93 f3a3 	rbit	r3, r3
 8009276:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8009278:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800927a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800927c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800927e:	2b00      	cmp	r3, #0
 8009280:	d101      	bne.n	8009286 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8009282:	2320      	movs	r3, #32
 8009284:	e003      	b.n	800928e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8009286:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009288:	fab3 f383 	clz	r3, r3
 800928c:	b2db      	uxtb	r3, r3
 800928e:	3301      	adds	r3, #1
 8009290:	f003 031f 	and.w	r3, r3, #31
 8009294:	2b09      	cmp	r3, #9
 8009296:	bf94      	ite	ls
 8009298:	2301      	movls	r3, #1
 800929a:	2300      	movhi	r3, #0
 800929c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d079      	beq.n	8009396 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d107      	bne.n	80092be <HAL_ADC_ConfigChannel+0x4d2>
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	0e9b      	lsrs	r3, r3, #26
 80092b4:	3301      	adds	r3, #1
 80092b6:	069b      	lsls	r3, r3, #26
 80092b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80092bc:	e015      	b.n	80092ea <HAL_ADC_ConfigChannel+0x4fe>
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092c6:	fa93 f3a3 	rbit	r3, r3
 80092ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80092cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092ce:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80092d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d101      	bne.n	80092da <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80092d6:	2320      	movs	r3, #32
 80092d8:	e003      	b.n	80092e2 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80092da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80092dc:	fab3 f383 	clz	r3, r3
 80092e0:	b2db      	uxtb	r3, r3
 80092e2:	3301      	adds	r3, #1
 80092e4:	069b      	lsls	r3, r3, #26
 80092e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d109      	bne.n	800930a <HAL_ADC_ConfigChannel+0x51e>
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	0e9b      	lsrs	r3, r3, #26
 80092fc:	3301      	adds	r3, #1
 80092fe:	f003 031f 	and.w	r3, r3, #31
 8009302:	2101      	movs	r1, #1
 8009304:	fa01 f303 	lsl.w	r3, r1, r3
 8009308:	e017      	b.n	800933a <HAL_ADC_ConfigChannel+0x54e>
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009310:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009312:	fa93 f3a3 	rbit	r3, r3
 8009316:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8009318:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800931a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800931c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800931e:	2b00      	cmp	r3, #0
 8009320:	d101      	bne.n	8009326 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8009322:	2320      	movs	r3, #32
 8009324:	e003      	b.n	800932e <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8009326:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009328:	fab3 f383 	clz	r3, r3
 800932c:	b2db      	uxtb	r3, r3
 800932e:	3301      	adds	r3, #1
 8009330:	f003 031f 	and.w	r3, r3, #31
 8009334:	2101      	movs	r1, #1
 8009336:	fa01 f303 	lsl.w	r3, r1, r3
 800933a:	ea42 0103 	orr.w	r1, r2, r3
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009346:	2b00      	cmp	r3, #0
 8009348:	d10a      	bne.n	8009360 <HAL_ADC_ConfigChannel+0x574>
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	0e9b      	lsrs	r3, r3, #26
 8009350:	3301      	adds	r3, #1
 8009352:	f003 021f 	and.w	r2, r3, #31
 8009356:	4613      	mov	r3, r2
 8009358:	005b      	lsls	r3, r3, #1
 800935a:	4413      	add	r3, r2
 800935c:	051b      	lsls	r3, r3, #20
 800935e:	e018      	b.n	8009392 <HAL_ADC_ConfigChannel+0x5a6>
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009368:	fa93 f3a3 	rbit	r3, r3
 800936c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800936e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009370:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8009372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009374:	2b00      	cmp	r3, #0
 8009376:	d101      	bne.n	800937c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8009378:	2320      	movs	r3, #32
 800937a:	e003      	b.n	8009384 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 800937c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800937e:	fab3 f383 	clz	r3, r3
 8009382:	b2db      	uxtb	r3, r3
 8009384:	3301      	adds	r3, #1
 8009386:	f003 021f 	and.w	r2, r3, #31
 800938a:	4613      	mov	r3, r2
 800938c:	005b      	lsls	r3, r3, #1
 800938e:	4413      	add	r3, r2
 8009390:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009392:	430b      	orrs	r3, r1
 8009394:	e081      	b.n	800949a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d107      	bne.n	80093b2 <HAL_ADC_ConfigChannel+0x5c6>
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	0e9b      	lsrs	r3, r3, #26
 80093a8:	3301      	adds	r3, #1
 80093aa:	069b      	lsls	r3, r3, #26
 80093ac:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80093b0:	e015      	b.n	80093de <HAL_ADC_ConfigChannel+0x5f2>
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80093b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093ba:	fa93 f3a3 	rbit	r3, r3
 80093be:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80093c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093c2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80093c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d101      	bne.n	80093ce <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80093ca:	2320      	movs	r3, #32
 80093cc:	e003      	b.n	80093d6 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80093ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d0:	fab3 f383 	clz	r3, r3
 80093d4:	b2db      	uxtb	r3, r3
 80093d6:	3301      	adds	r3, #1
 80093d8:	069b      	lsls	r3, r3, #26
 80093da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d109      	bne.n	80093fe <HAL_ADC_ConfigChannel+0x612>
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	0e9b      	lsrs	r3, r3, #26
 80093f0:	3301      	adds	r3, #1
 80093f2:	f003 031f 	and.w	r3, r3, #31
 80093f6:	2101      	movs	r1, #1
 80093f8:	fa01 f303 	lsl.w	r3, r1, r3
 80093fc:	e017      	b.n	800942e <HAL_ADC_ConfigChannel+0x642>
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009404:	6a3b      	ldr	r3, [r7, #32]
 8009406:	fa93 f3a3 	rbit	r3, r3
 800940a:	61fb      	str	r3, [r7, #28]
  return result;
 800940c:	69fb      	ldr	r3, [r7, #28]
 800940e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009412:	2b00      	cmp	r3, #0
 8009414:	d101      	bne.n	800941a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8009416:	2320      	movs	r3, #32
 8009418:	e003      	b.n	8009422 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800941a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800941c:	fab3 f383 	clz	r3, r3
 8009420:	b2db      	uxtb	r3, r3
 8009422:	3301      	adds	r3, #1
 8009424:	f003 031f 	and.w	r3, r3, #31
 8009428:	2101      	movs	r1, #1
 800942a:	fa01 f303 	lsl.w	r3, r1, r3
 800942e:	ea42 0103 	orr.w	r1, r2, r3
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800943a:	2b00      	cmp	r3, #0
 800943c:	d10d      	bne.n	800945a <HAL_ADC_ConfigChannel+0x66e>
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	0e9b      	lsrs	r3, r3, #26
 8009444:	3301      	adds	r3, #1
 8009446:	f003 021f 	and.w	r2, r3, #31
 800944a:	4613      	mov	r3, r2
 800944c:	005b      	lsls	r3, r3, #1
 800944e:	4413      	add	r3, r2
 8009450:	3b1e      	subs	r3, #30
 8009452:	051b      	lsls	r3, r3, #20
 8009454:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009458:	e01e      	b.n	8009498 <HAL_ADC_ConfigChannel+0x6ac>
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009460:	697b      	ldr	r3, [r7, #20]
 8009462:	fa93 f3a3 	rbit	r3, r3
 8009466:	613b      	str	r3, [r7, #16]
  return result;
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800946c:	69bb      	ldr	r3, [r7, #24]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d104      	bne.n	800947c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8009472:	2320      	movs	r3, #32
 8009474:	e006      	b.n	8009484 <HAL_ADC_ConfigChannel+0x698>
 8009476:	bf00      	nop
 8009478:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800947c:	69bb      	ldr	r3, [r7, #24]
 800947e:	fab3 f383 	clz	r3, r3
 8009482:	b2db      	uxtb	r3, r3
 8009484:	3301      	adds	r3, #1
 8009486:	f003 021f 	and.w	r2, r3, #31
 800948a:	4613      	mov	r3, r2
 800948c:	005b      	lsls	r3, r3, #1
 800948e:	4413      	add	r3, r2
 8009490:	3b1e      	subs	r3, #30
 8009492:	051b      	lsls	r3, r3, #20
 8009494:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009498:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800949a:	683a      	ldr	r2, [r7, #0]
 800949c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800949e:	4619      	mov	r1, r3
 80094a0:	f7fe ffe1 	bl	8008466 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	681a      	ldr	r2, [r3, #0]
 80094a8:	4b3f      	ldr	r3, [pc, #252]	@ (80095a8 <HAL_ADC_ConfigChannel+0x7bc>)
 80094aa:	4013      	ands	r3, r2
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d071      	beq.n	8009594 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80094b0:	483e      	ldr	r0, [pc, #248]	@ (80095ac <HAL_ADC_ConfigChannel+0x7c0>)
 80094b2:	f7fe feed 	bl	8008290 <LL_ADC_GetCommonPathInternalCh>
 80094b6:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	4a3c      	ldr	r2, [pc, #240]	@ (80095b0 <HAL_ADC_ConfigChannel+0x7c4>)
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d004      	beq.n	80094ce <HAL_ADC_ConfigChannel+0x6e2>
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a3a      	ldr	r2, [pc, #232]	@ (80095b4 <HAL_ADC_ConfigChannel+0x7c8>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d127      	bne.n	800951e <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80094ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80094d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d121      	bne.n	800951e <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80094e2:	d157      	bne.n	8009594 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80094e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80094e8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80094ec:	4619      	mov	r1, r3
 80094ee:	482f      	ldr	r0, [pc, #188]	@ (80095ac <HAL_ADC_ConfigChannel+0x7c0>)
 80094f0:	f7fe febb 	bl	800826a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80094f4:	4b30      	ldr	r3, [pc, #192]	@ (80095b8 <HAL_ADC_ConfigChannel+0x7cc>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	099b      	lsrs	r3, r3, #6
 80094fa:	4a30      	ldr	r2, [pc, #192]	@ (80095bc <HAL_ADC_ConfigChannel+0x7d0>)
 80094fc:	fba2 2303 	umull	r2, r3, r2, r3
 8009500:	099b      	lsrs	r3, r3, #6
 8009502:	1c5a      	adds	r2, r3, #1
 8009504:	4613      	mov	r3, r2
 8009506:	005b      	lsls	r3, r3, #1
 8009508:	4413      	add	r3, r2
 800950a:	009b      	lsls	r3, r3, #2
 800950c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800950e:	e002      	b.n	8009516 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	3b01      	subs	r3, #1
 8009514:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d1f9      	bne.n	8009510 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800951c:	e03a      	b.n	8009594 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	4a27      	ldr	r2, [pc, #156]	@ (80095c0 <HAL_ADC_ConfigChannel+0x7d4>)
 8009524:	4293      	cmp	r3, r2
 8009526:	d113      	bne.n	8009550 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009528:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800952c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009530:	2b00      	cmp	r3, #0
 8009532:	d10d      	bne.n	8009550 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a22      	ldr	r2, [pc, #136]	@ (80095c4 <HAL_ADC_ConfigChannel+0x7d8>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d02a      	beq.n	8009594 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800953e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009542:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009546:	4619      	mov	r1, r3
 8009548:	4818      	ldr	r0, [pc, #96]	@ (80095ac <HAL_ADC_ConfigChannel+0x7c0>)
 800954a:	f7fe fe8e 	bl	800826a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800954e:	e021      	b.n	8009594 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4a1c      	ldr	r2, [pc, #112]	@ (80095c8 <HAL_ADC_ConfigChannel+0x7dc>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d11c      	bne.n	8009594 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800955a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800955e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009562:	2b00      	cmp	r3, #0
 8009564:	d116      	bne.n	8009594 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a16      	ldr	r2, [pc, #88]	@ (80095c4 <HAL_ADC_ConfigChannel+0x7d8>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d011      	beq.n	8009594 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009570:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009574:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009578:	4619      	mov	r1, r3
 800957a:	480c      	ldr	r0, [pc, #48]	@ (80095ac <HAL_ADC_ConfigChannel+0x7c0>)
 800957c:	f7fe fe75 	bl	800826a <LL_ADC_SetCommonPathInternalCh>
 8009580:	e008      	b.n	8009594 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009586:	f043 0220 	orr.w	r2, r3, #32
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800958e:	2301      	movs	r3, #1
 8009590:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2200      	movs	r2, #0
 8009598:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800959c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	37d8      	adds	r7, #216	@ 0xd8
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}
 80095a8:	80080000 	.word	0x80080000
 80095ac:	50000300 	.word	0x50000300
 80095b0:	c3210000 	.word	0xc3210000
 80095b4:	90c00010 	.word	0x90c00010
 80095b8:	20000004 	.word	0x20000004
 80095bc:	053e2d63 	.word	0x053e2d63
 80095c0:	c7520000 	.word	0xc7520000
 80095c4:	50000100 	.word	0x50000100
 80095c8:	cb840000 	.word	0xcb840000

080095cc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b088      	sub	sp, #32
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
 80095d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80095d6:	2300      	movs	r3, #0
 80095d8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	4618      	mov	r0, r3
 80095e4:	f7ff f86e 	bl	80086c4 <LL_ADC_REG_IsConversionOngoing>
 80095e8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4618      	mov	r0, r3
 80095f0:	f7ff f88f 	bl	8008712 <LL_ADC_INJ_IsConversionOngoing>
 80095f4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80095f6:	693b      	ldr	r3, [r7, #16]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d103      	bne.n	8009604 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	f000 8098 	beq.w	8009734 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	68db      	ldr	r3, [r3, #12]
 800960a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800960e:	2b00      	cmp	r3, #0
 8009610:	d02a      	beq.n	8009668 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	7f5b      	ldrb	r3, [r3, #29]
 8009616:	2b01      	cmp	r3, #1
 8009618:	d126      	bne.n	8009668 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	7f1b      	ldrb	r3, [r3, #28]
 800961e:	2b01      	cmp	r3, #1
 8009620:	d122      	bne.n	8009668 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8009622:	2301      	movs	r3, #1
 8009624:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8009626:	e014      	b.n	8009652 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8009628:	69fb      	ldr	r3, [r7, #28]
 800962a:	4a45      	ldr	r2, [pc, #276]	@ (8009740 <ADC_ConversionStop+0x174>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d90d      	bls.n	800964c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009634:	f043 0210 	orr.w	r2, r3, #16
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009640:	f043 0201 	orr.w	r2, r3, #1
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009648:	2301      	movs	r3, #1
 800964a:	e074      	b.n	8009736 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800964c:	69fb      	ldr	r3, [r7, #28]
 800964e:	3301      	adds	r3, #1
 8009650:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800965c:	2b40      	cmp	r3, #64	@ 0x40
 800965e:	d1e3      	bne.n	8009628 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	2240      	movs	r2, #64	@ 0x40
 8009666:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8009668:	69bb      	ldr	r3, [r7, #24]
 800966a:	2b02      	cmp	r3, #2
 800966c:	d014      	beq.n	8009698 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4618      	mov	r0, r3
 8009674:	f7ff f826 	bl	80086c4 <LL_ADC_REG_IsConversionOngoing>
 8009678:	4603      	mov	r3, r0
 800967a:	2b00      	cmp	r3, #0
 800967c:	d00c      	beq.n	8009698 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	4618      	mov	r0, r3
 8009684:	f7fe ffe3 	bl	800864e <LL_ADC_IsDisableOngoing>
 8009688:	4603      	mov	r3, r0
 800968a:	2b00      	cmp	r3, #0
 800968c:	d104      	bne.n	8009698 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	4618      	mov	r0, r3
 8009694:	f7ff f802 	bl	800869c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8009698:	69bb      	ldr	r3, [r7, #24]
 800969a:	2b01      	cmp	r3, #1
 800969c:	d014      	beq.n	80096c8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	4618      	mov	r0, r3
 80096a4:	f7ff f835 	bl	8008712 <LL_ADC_INJ_IsConversionOngoing>
 80096a8:	4603      	mov	r3, r0
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d00c      	beq.n	80096c8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	4618      	mov	r0, r3
 80096b4:	f7fe ffcb 	bl	800864e <LL_ADC_IsDisableOngoing>
 80096b8:	4603      	mov	r3, r0
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d104      	bne.n	80096c8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	4618      	mov	r0, r3
 80096c4:	f7ff f811 	bl	80086ea <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80096c8:	69bb      	ldr	r3, [r7, #24]
 80096ca:	2b02      	cmp	r3, #2
 80096cc:	d005      	beq.n	80096da <ADC_ConversionStop+0x10e>
 80096ce:	69bb      	ldr	r3, [r7, #24]
 80096d0:	2b03      	cmp	r3, #3
 80096d2:	d105      	bne.n	80096e0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80096d4:	230c      	movs	r3, #12
 80096d6:	617b      	str	r3, [r7, #20]
        break;
 80096d8:	e005      	b.n	80096e6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80096da:	2308      	movs	r3, #8
 80096dc:	617b      	str	r3, [r7, #20]
        break;
 80096de:	e002      	b.n	80096e6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80096e0:	2304      	movs	r3, #4
 80096e2:	617b      	str	r3, [r7, #20]
        break;
 80096e4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80096e6:	f7fe fd7f 	bl	80081e8 <HAL_GetTick>
 80096ea:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80096ec:	e01b      	b.n	8009726 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80096ee:	f7fe fd7b 	bl	80081e8 <HAL_GetTick>
 80096f2:	4602      	mov	r2, r0
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	1ad3      	subs	r3, r2, r3
 80096f8:	2b05      	cmp	r3, #5
 80096fa:	d914      	bls.n	8009726 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	689a      	ldr	r2, [r3, #8]
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	4013      	ands	r3, r2
 8009706:	2b00      	cmp	r3, #0
 8009708:	d00d      	beq.n	8009726 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800970e:	f043 0210 	orr.w	r2, r3, #16
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800971a:	f043 0201 	orr.w	r2, r3, #1
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009722:	2301      	movs	r3, #1
 8009724:	e007      	b.n	8009736 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	689a      	ldr	r2, [r3, #8]
 800972c:	697b      	ldr	r3, [r7, #20]
 800972e:	4013      	ands	r3, r2
 8009730:	2b00      	cmp	r3, #0
 8009732:	d1dc      	bne.n	80096ee <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8009734:	2300      	movs	r3, #0
}
 8009736:	4618      	mov	r0, r3
 8009738:	3720      	adds	r7, #32
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}
 800973e:	bf00      	nop
 8009740:	a33fffff 	.word	0xa33fffff

08009744 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b084      	sub	sp, #16
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800974c:	2300      	movs	r3, #0
 800974e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	4618      	mov	r0, r3
 8009756:	f7fe ff67 	bl	8008628 <LL_ADC_IsEnabled>
 800975a:	4603      	mov	r3, r0
 800975c:	2b00      	cmp	r3, #0
 800975e:	d169      	bne.n	8009834 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	689a      	ldr	r2, [r3, #8]
 8009766:	4b36      	ldr	r3, [pc, #216]	@ (8009840 <ADC_Enable+0xfc>)
 8009768:	4013      	ands	r3, r2
 800976a:	2b00      	cmp	r3, #0
 800976c:	d00d      	beq.n	800978a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009772:	f043 0210 	orr.w	r2, r3, #16
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800977e:	f043 0201 	orr.w	r2, r3, #1
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8009786:	2301      	movs	r3, #1
 8009788:	e055      	b.n	8009836 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	4618      	mov	r0, r3
 8009790:	f7fe ff22 	bl	80085d8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8009794:	482b      	ldr	r0, [pc, #172]	@ (8009844 <ADC_Enable+0x100>)
 8009796:	f7fe fd7b 	bl	8008290 <LL_ADC_GetCommonPathInternalCh>
 800979a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800979c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d013      	beq.n	80097cc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80097a4:	4b28      	ldr	r3, [pc, #160]	@ (8009848 <ADC_Enable+0x104>)
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	099b      	lsrs	r3, r3, #6
 80097aa:	4a28      	ldr	r2, [pc, #160]	@ (800984c <ADC_Enable+0x108>)
 80097ac:	fba2 2303 	umull	r2, r3, r2, r3
 80097b0:	099b      	lsrs	r3, r3, #6
 80097b2:	1c5a      	adds	r2, r3, #1
 80097b4:	4613      	mov	r3, r2
 80097b6:	005b      	lsls	r3, r3, #1
 80097b8:	4413      	add	r3, r2
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80097be:	e002      	b.n	80097c6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	3b01      	subs	r3, #1
 80097c4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d1f9      	bne.n	80097c0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80097cc:	f7fe fd0c 	bl	80081e8 <HAL_GetTick>
 80097d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80097d2:	e028      	b.n	8009826 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	4618      	mov	r0, r3
 80097da:	f7fe ff25 	bl	8008628 <LL_ADC_IsEnabled>
 80097de:	4603      	mov	r3, r0
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d104      	bne.n	80097ee <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	4618      	mov	r0, r3
 80097ea:	f7fe fef5 	bl	80085d8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80097ee:	f7fe fcfb 	bl	80081e8 <HAL_GetTick>
 80097f2:	4602      	mov	r2, r0
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	1ad3      	subs	r3, r2, r3
 80097f8:	2b02      	cmp	r3, #2
 80097fa:	d914      	bls.n	8009826 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f003 0301 	and.w	r3, r3, #1
 8009806:	2b01      	cmp	r3, #1
 8009808:	d00d      	beq.n	8009826 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800980e:	f043 0210 	orr.w	r2, r3, #16
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800981a:	f043 0201 	orr.w	r2, r3, #1
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009822:	2301      	movs	r3, #1
 8009824:	e007      	b.n	8009836 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f003 0301 	and.w	r3, r3, #1
 8009830:	2b01      	cmp	r3, #1
 8009832:	d1cf      	bne.n	80097d4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009834:	2300      	movs	r3, #0
}
 8009836:	4618      	mov	r0, r3
 8009838:	3710      	adds	r7, #16
 800983a:	46bd      	mov	sp, r7
 800983c:	bd80      	pop	{r7, pc}
 800983e:	bf00      	nop
 8009840:	8000003f 	.word	0x8000003f
 8009844:	50000300 	.word	0x50000300
 8009848:	20000004 	.word	0x20000004
 800984c:	053e2d63 	.word	0x053e2d63

08009850 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b084      	sub	sp, #16
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	4618      	mov	r0, r3
 800985e:	f7fe fef6 	bl	800864e <LL_ADC_IsDisableOngoing>
 8009862:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	4618      	mov	r0, r3
 800986a:	f7fe fedd 	bl	8008628 <LL_ADC_IsEnabled>
 800986e:	4603      	mov	r3, r0
 8009870:	2b00      	cmp	r3, #0
 8009872:	d047      	beq.n	8009904 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d144      	bne.n	8009904 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	689b      	ldr	r3, [r3, #8]
 8009880:	f003 030d 	and.w	r3, r3, #13
 8009884:	2b01      	cmp	r3, #1
 8009886:	d10c      	bne.n	80098a2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	4618      	mov	r0, r3
 800988e:	f7fe feb7 	bl	8008600 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	2203      	movs	r2, #3
 8009898:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800989a:	f7fe fca5 	bl	80081e8 <HAL_GetTick>
 800989e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80098a0:	e029      	b.n	80098f6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098a6:	f043 0210 	orr.w	r2, r3, #16
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80098b2:	f043 0201 	orr.w	r2, r3, #1
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80098ba:	2301      	movs	r3, #1
 80098bc:	e023      	b.n	8009906 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80098be:	f7fe fc93 	bl	80081e8 <HAL_GetTick>
 80098c2:	4602      	mov	r2, r0
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	1ad3      	subs	r3, r2, r3
 80098c8:	2b02      	cmp	r3, #2
 80098ca:	d914      	bls.n	80098f6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	689b      	ldr	r3, [r3, #8]
 80098d2:	f003 0301 	and.w	r3, r3, #1
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d00d      	beq.n	80098f6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80098de:	f043 0210 	orr.w	r2, r3, #16
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80098ea:	f043 0201 	orr.w	r2, r3, #1
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80098f2:	2301      	movs	r3, #1
 80098f4:	e007      	b.n	8009906 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	689b      	ldr	r3, [r3, #8]
 80098fc:	f003 0301 	and.w	r3, r3, #1
 8009900:	2b00      	cmp	r3, #0
 8009902:	d1dc      	bne.n	80098be <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009904:	2300      	movs	r3, #0
}
 8009906:	4618      	mov	r0, r3
 8009908:	3710      	adds	r7, #16
 800990a:	46bd      	mov	sp, r7
 800990c:	bd80      	pop	{r7, pc}

0800990e <LL_ADC_IsEnabled>:
{
 800990e:	b480      	push	{r7}
 8009910:	b083      	sub	sp, #12
 8009912:	af00      	add	r7, sp, #0
 8009914:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	689b      	ldr	r3, [r3, #8]
 800991a:	f003 0301 	and.w	r3, r3, #1
 800991e:	2b01      	cmp	r3, #1
 8009920:	d101      	bne.n	8009926 <LL_ADC_IsEnabled+0x18>
 8009922:	2301      	movs	r3, #1
 8009924:	e000      	b.n	8009928 <LL_ADC_IsEnabled+0x1a>
 8009926:	2300      	movs	r3, #0
}
 8009928:	4618      	mov	r0, r3
 800992a:	370c      	adds	r7, #12
 800992c:	46bd      	mov	sp, r7
 800992e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009932:	4770      	bx	lr

08009934 <LL_ADC_REG_IsConversionOngoing>:
{
 8009934:	b480      	push	{r7}
 8009936:	b083      	sub	sp, #12
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	689b      	ldr	r3, [r3, #8]
 8009940:	f003 0304 	and.w	r3, r3, #4
 8009944:	2b04      	cmp	r3, #4
 8009946:	d101      	bne.n	800994c <LL_ADC_REG_IsConversionOngoing+0x18>
 8009948:	2301      	movs	r3, #1
 800994a:	e000      	b.n	800994e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800994c:	2300      	movs	r3, #0
}
 800994e:	4618      	mov	r0, r3
 8009950:	370c      	adds	r7, #12
 8009952:	46bd      	mov	sp, r7
 8009954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009958:	4770      	bx	lr
	...

0800995c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800995c:	b590      	push	{r4, r7, lr}
 800995e:	b0a1      	sub	sp, #132	@ 0x84
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
 8009964:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009966:	2300      	movs	r3, #0
 8009968:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009972:	2b01      	cmp	r3, #1
 8009974:	d101      	bne.n	800997a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009976:	2302      	movs	r3, #2
 8009978:	e08b      	b.n	8009a92 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2201      	movs	r2, #1
 800997e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8009982:	2300      	movs	r3, #0
 8009984:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8009986:	2300      	movs	r3, #0
 8009988:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009992:	d102      	bne.n	800999a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8009994:	4b41      	ldr	r3, [pc, #260]	@ (8009a9c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8009996:	60bb      	str	r3, [r7, #8]
 8009998:	e001      	b.n	800999e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800999a:	2300      	movs	r3, #0
 800999c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d10b      	bne.n	80099bc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099a8:	f043 0220 	orr.w	r2, r3, #32
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2200      	movs	r2, #0
 80099b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80099b8:	2301      	movs	r3, #1
 80099ba:	e06a      	b.n	8009a92 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80099bc:	68bb      	ldr	r3, [r7, #8]
 80099be:	4618      	mov	r0, r3
 80099c0:	f7ff ffb8 	bl	8009934 <LL_ADC_REG_IsConversionOngoing>
 80099c4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	4618      	mov	r0, r3
 80099cc:	f7ff ffb2 	bl	8009934 <LL_ADC_REG_IsConversionOngoing>
 80099d0:	4603      	mov	r3, r0
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d14c      	bne.n	8009a70 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80099d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d149      	bne.n	8009a70 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80099dc:	4b30      	ldr	r3, [pc, #192]	@ (8009aa0 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80099de:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d028      	beq.n	8009a3a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80099e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80099ea:	689b      	ldr	r3, [r3, #8]
 80099ec:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	6859      	ldr	r1, [r3, #4]
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80099fa:	035b      	lsls	r3, r3, #13
 80099fc:	430b      	orrs	r3, r1
 80099fe:	431a      	orrs	r2, r3
 8009a00:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a02:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009a04:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009a08:	f7ff ff81 	bl	800990e <LL_ADC_IsEnabled>
 8009a0c:	4604      	mov	r4, r0
 8009a0e:	4823      	ldr	r0, [pc, #140]	@ (8009a9c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8009a10:	f7ff ff7d 	bl	800990e <LL_ADC_IsEnabled>
 8009a14:	4603      	mov	r3, r0
 8009a16:	4323      	orrs	r3, r4
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d133      	bne.n	8009a84 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8009a1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a1e:	689b      	ldr	r3, [r3, #8]
 8009a20:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8009a24:	f023 030f 	bic.w	r3, r3, #15
 8009a28:	683a      	ldr	r2, [r7, #0]
 8009a2a:	6811      	ldr	r1, [r2, #0]
 8009a2c:	683a      	ldr	r2, [r7, #0]
 8009a2e:	6892      	ldr	r2, [r2, #8]
 8009a30:	430a      	orrs	r2, r1
 8009a32:	431a      	orrs	r2, r3
 8009a34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a36:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009a38:	e024      	b.n	8009a84 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8009a3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a3c:	689b      	ldr	r3, [r3, #8]
 8009a3e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009a42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a44:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009a46:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009a4a:	f7ff ff60 	bl	800990e <LL_ADC_IsEnabled>
 8009a4e:	4604      	mov	r4, r0
 8009a50:	4812      	ldr	r0, [pc, #72]	@ (8009a9c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8009a52:	f7ff ff5c 	bl	800990e <LL_ADC_IsEnabled>
 8009a56:	4603      	mov	r3, r0
 8009a58:	4323      	orrs	r3, r4
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d112      	bne.n	8009a84 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8009a5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a60:	689b      	ldr	r3, [r3, #8]
 8009a62:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8009a66:	f023 030f 	bic.w	r3, r3, #15
 8009a6a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009a6c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009a6e:	e009      	b.n	8009a84 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a74:	f043 0220 	orr.w	r2, r3, #32
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009a7c:	2301      	movs	r3, #1
 8009a7e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8009a82:	e000      	b.n	8009a86 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009a84:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009a8e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8009a92:	4618      	mov	r0, r3
 8009a94:	3784      	adds	r7, #132	@ 0x84
 8009a96:	46bd      	mov	sp, r7
 8009a98:	bd90      	pop	{r4, r7, pc}
 8009a9a:	bf00      	nop
 8009a9c:	50000100 	.word	0x50000100
 8009aa0:	50000300 	.word	0x50000300

08009aa4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b085      	sub	sp, #20
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f003 0307 	and.w	r3, r3, #7
 8009ab2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8009ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8009ab6:	68db      	ldr	r3, [r3, #12]
 8009ab8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009aba:	68ba      	ldr	r2, [r7, #8]
 8009abc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009ac0:	4013      	ands	r3, r2
 8009ac2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009ac8:	68bb      	ldr	r3, [r7, #8]
 8009aca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009acc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8009ad0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009ad4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009ad6:	4a04      	ldr	r2, [pc, #16]	@ (8009ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	60d3      	str	r3, [r2, #12]
}
 8009adc:	bf00      	nop
 8009ade:	3714      	adds	r7, #20
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae6:	4770      	bx	lr
 8009ae8:	e000ed00 	.word	0xe000ed00

08009aec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009aec:	b480      	push	{r7}
 8009aee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009af0:	4b04      	ldr	r3, [pc, #16]	@ (8009b04 <__NVIC_GetPriorityGrouping+0x18>)
 8009af2:	68db      	ldr	r3, [r3, #12]
 8009af4:	0a1b      	lsrs	r3, r3, #8
 8009af6:	f003 0307 	and.w	r3, r3, #7
}
 8009afa:	4618      	mov	r0, r3
 8009afc:	46bd      	mov	sp, r7
 8009afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b02:	4770      	bx	lr
 8009b04:	e000ed00 	.word	0xe000ed00

08009b08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009b08:	b480      	push	{r7}
 8009b0a:	b083      	sub	sp, #12
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	4603      	mov	r3, r0
 8009b10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	db0b      	blt.n	8009b32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009b1a:	79fb      	ldrb	r3, [r7, #7]
 8009b1c:	f003 021f 	and.w	r2, r3, #31
 8009b20:	4907      	ldr	r1, [pc, #28]	@ (8009b40 <__NVIC_EnableIRQ+0x38>)
 8009b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b26:	095b      	lsrs	r3, r3, #5
 8009b28:	2001      	movs	r0, #1
 8009b2a:	fa00 f202 	lsl.w	r2, r0, r2
 8009b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8009b32:	bf00      	nop
 8009b34:	370c      	adds	r7, #12
 8009b36:	46bd      	mov	sp, r7
 8009b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3c:	4770      	bx	lr
 8009b3e:	bf00      	nop
 8009b40:	e000e100 	.word	0xe000e100

08009b44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009b44:	b480      	push	{r7}
 8009b46:	b083      	sub	sp, #12
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	6039      	str	r1, [r7, #0]
 8009b4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	db0a      	blt.n	8009b6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	b2da      	uxtb	r2, r3
 8009b5c:	490c      	ldr	r1, [pc, #48]	@ (8009b90 <__NVIC_SetPriority+0x4c>)
 8009b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b62:	0112      	lsls	r2, r2, #4
 8009b64:	b2d2      	uxtb	r2, r2
 8009b66:	440b      	add	r3, r1
 8009b68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009b6c:	e00a      	b.n	8009b84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	b2da      	uxtb	r2, r3
 8009b72:	4908      	ldr	r1, [pc, #32]	@ (8009b94 <__NVIC_SetPriority+0x50>)
 8009b74:	79fb      	ldrb	r3, [r7, #7]
 8009b76:	f003 030f 	and.w	r3, r3, #15
 8009b7a:	3b04      	subs	r3, #4
 8009b7c:	0112      	lsls	r2, r2, #4
 8009b7e:	b2d2      	uxtb	r2, r2
 8009b80:	440b      	add	r3, r1
 8009b82:	761a      	strb	r2, [r3, #24]
}
 8009b84:	bf00      	nop
 8009b86:	370c      	adds	r7, #12
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8e:	4770      	bx	lr
 8009b90:	e000e100 	.word	0xe000e100
 8009b94:	e000ed00 	.word	0xe000ed00

08009b98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009b98:	b480      	push	{r7}
 8009b9a:	b089      	sub	sp, #36	@ 0x24
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	60f8      	str	r0, [r7, #12]
 8009ba0:	60b9      	str	r1, [r7, #8]
 8009ba2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f003 0307 	and.w	r3, r3, #7
 8009baa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009bac:	69fb      	ldr	r3, [r7, #28]
 8009bae:	f1c3 0307 	rsb	r3, r3, #7
 8009bb2:	2b04      	cmp	r3, #4
 8009bb4:	bf28      	it	cs
 8009bb6:	2304      	movcs	r3, #4
 8009bb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009bba:	69fb      	ldr	r3, [r7, #28]
 8009bbc:	3304      	adds	r3, #4
 8009bbe:	2b06      	cmp	r3, #6
 8009bc0:	d902      	bls.n	8009bc8 <NVIC_EncodePriority+0x30>
 8009bc2:	69fb      	ldr	r3, [r7, #28]
 8009bc4:	3b03      	subs	r3, #3
 8009bc6:	e000      	b.n	8009bca <NVIC_EncodePriority+0x32>
 8009bc8:	2300      	movs	r3, #0
 8009bca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8009bd0:	69bb      	ldr	r3, [r7, #24]
 8009bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8009bd6:	43da      	mvns	r2, r3
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	401a      	ands	r2, r3
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009be0:	f04f 31ff 	mov.w	r1, #4294967295
 8009be4:	697b      	ldr	r3, [r7, #20]
 8009be6:	fa01 f303 	lsl.w	r3, r1, r3
 8009bea:	43d9      	mvns	r1, r3
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009bf0:	4313      	orrs	r3, r2
         );
}
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	3724      	adds	r7, #36	@ 0x24
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfc:	4770      	bx	lr
	...

08009c00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b082      	sub	sp, #8
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	3b01      	subs	r3, #1
 8009c0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009c10:	d301      	bcc.n	8009c16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009c12:	2301      	movs	r3, #1
 8009c14:	e00f      	b.n	8009c36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009c16:	4a0a      	ldr	r2, [pc, #40]	@ (8009c40 <SysTick_Config+0x40>)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	3b01      	subs	r3, #1
 8009c1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009c1e:	210f      	movs	r1, #15
 8009c20:	f04f 30ff 	mov.w	r0, #4294967295
 8009c24:	f7ff ff8e 	bl	8009b44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009c28:	4b05      	ldr	r3, [pc, #20]	@ (8009c40 <SysTick_Config+0x40>)
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009c2e:	4b04      	ldr	r3, [pc, #16]	@ (8009c40 <SysTick_Config+0x40>)
 8009c30:	2207      	movs	r2, #7
 8009c32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009c34:	2300      	movs	r3, #0
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3708      	adds	r7, #8
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}
 8009c3e:	bf00      	nop
 8009c40:	e000e010 	.word	0xe000e010

08009c44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b082      	sub	sp, #8
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009c4c:	6878      	ldr	r0, [r7, #4]
 8009c4e:	f7ff ff29 	bl	8009aa4 <__NVIC_SetPriorityGrouping>
}
 8009c52:	bf00      	nop
 8009c54:	3708      	adds	r7, #8
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}

08009c5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009c5a:	b580      	push	{r7, lr}
 8009c5c:	b086      	sub	sp, #24
 8009c5e:	af00      	add	r7, sp, #0
 8009c60:	4603      	mov	r3, r0
 8009c62:	60b9      	str	r1, [r7, #8]
 8009c64:	607a      	str	r2, [r7, #4]
 8009c66:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8009c68:	f7ff ff40 	bl	8009aec <__NVIC_GetPriorityGrouping>
 8009c6c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009c6e:	687a      	ldr	r2, [r7, #4]
 8009c70:	68b9      	ldr	r1, [r7, #8]
 8009c72:	6978      	ldr	r0, [r7, #20]
 8009c74:	f7ff ff90 	bl	8009b98 <NVIC_EncodePriority>
 8009c78:	4602      	mov	r2, r0
 8009c7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c7e:	4611      	mov	r1, r2
 8009c80:	4618      	mov	r0, r3
 8009c82:	f7ff ff5f 	bl	8009b44 <__NVIC_SetPriority>
}
 8009c86:	bf00      	nop
 8009c88:	3718      	adds	r7, #24
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}

08009c8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009c8e:	b580      	push	{r7, lr}
 8009c90:	b082      	sub	sp, #8
 8009c92:	af00      	add	r7, sp, #0
 8009c94:	4603      	mov	r3, r0
 8009c96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	f7ff ff33 	bl	8009b08 <__NVIC_EnableIRQ>
}
 8009ca2:	bf00      	nop
 8009ca4:	3708      	adds	r7, #8
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}

08009caa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009caa:	b580      	push	{r7, lr}
 8009cac:	b082      	sub	sp, #8
 8009cae:	af00      	add	r7, sp, #0
 8009cb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	f7ff ffa4 	bl	8009c00 <SysTick_Config>
 8009cb8:	4603      	mov	r3, r0
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	3708      	adds	r7, #8
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}

08009cc2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8009cc2:	b580      	push	{r7, lr}
 8009cc4:	b082      	sub	sp, #8
 8009cc6:	af00      	add	r7, sp, #0
 8009cc8:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d101      	bne.n	8009cd4 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	e014      	b.n	8009cfe <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	791b      	ldrb	r3, [r3, #4]
 8009cd8:	b2db      	uxtb	r3, r3
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d105      	bne.n	8009cea <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f7fa fdc9 	bl	800487c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2202      	movs	r2, #2
 8009cee:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	2201      	movs	r2, #1
 8009cfa:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8009cfc:	2300      	movs	r3, #0
}
 8009cfe:	4618      	mov	r0, r3
 8009d00:	3708      	adds	r7, #8
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}
	...

08009d08 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b085      	sub	sp, #20
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
 8009d10:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d101      	bne.n	8009d1c <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8009d18:	2301      	movs	r3, #1
 8009d1a:	e056      	b.n	8009dca <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	795b      	ldrb	r3, [r3, #5]
 8009d20:	2b01      	cmp	r3, #1
 8009d22:	d101      	bne.n	8009d28 <HAL_DAC_Start+0x20>
 8009d24:	2302      	movs	r3, #2
 8009d26:	e050      	b.n	8009dca <HAL_DAC_Start+0xc2>
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2202      	movs	r2, #2
 8009d32:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	6819      	ldr	r1, [r3, #0]
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	f003 0310 	and.w	r3, r3, #16
 8009d40:	2201      	movs	r2, #1
 8009d42:	409a      	lsls	r2, r3
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	430a      	orrs	r2, r1
 8009d4a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009d4c:	4b22      	ldr	r3, [pc, #136]	@ (8009dd8 <HAL_DAC_Start+0xd0>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	099b      	lsrs	r3, r3, #6
 8009d52:	4a22      	ldr	r2, [pc, #136]	@ (8009ddc <HAL_DAC_Start+0xd4>)
 8009d54:	fba2 2303 	umull	r2, r3, r2, r3
 8009d58:	099b      	lsrs	r3, r3, #6
 8009d5a:	3301      	adds	r3, #1
 8009d5c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8009d5e:	e002      	b.n	8009d66 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	3b01      	subs	r3, #1
 8009d64:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d1f9      	bne.n	8009d60 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d10f      	bne.n	8009d92 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8009d7c:	2b02      	cmp	r3, #2
 8009d7e:	d11d      	bne.n	8009dbc <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	685a      	ldr	r2, [r3, #4]
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f042 0201 	orr.w	r2, r2, #1
 8009d8e:	605a      	str	r2, [r3, #4]
 8009d90:	e014      	b.n	8009dbc <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	f003 0310 	and.w	r3, r3, #16
 8009da2:	2102      	movs	r1, #2
 8009da4:	fa01 f303 	lsl.w	r3, r1, r3
 8009da8:	429a      	cmp	r2, r3
 8009daa:	d107      	bne.n	8009dbc <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	685a      	ldr	r2, [r3, #4]
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f042 0202 	orr.w	r2, r2, #2
 8009dba:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2201      	movs	r2, #1
 8009dc0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3714      	adds	r7, #20
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd4:	4770      	bx	lr
 8009dd6:	bf00      	nop
 8009dd8:	20000004 	.word	0x20000004
 8009ddc:	053e2d63 	.word	0x053e2d63

08009de0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8009de0:	b480      	push	{r7}
 8009de2:	b087      	sub	sp, #28
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	60f8      	str	r0, [r7, #12]
 8009de8:	60b9      	str	r1, [r7, #8]
 8009dea:	607a      	str	r2, [r7, #4]
 8009dec:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8009dee:	2300      	movs	r3, #0
 8009df0:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d101      	bne.n	8009dfc <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8009df8:	2301      	movs	r3, #1
 8009dfa:	e018      	b.n	8009e2e <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d105      	bne.n	8009e1a <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8009e0e:	697a      	ldr	r2, [r7, #20]
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	4413      	add	r3, r2
 8009e14:	3308      	adds	r3, #8
 8009e16:	617b      	str	r3, [r7, #20]
 8009e18:	e004      	b.n	8009e24 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8009e1a:	697a      	ldr	r2, [r7, #20]
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	4413      	add	r3, r2
 8009e20:	3314      	adds	r3, #20
 8009e22:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	461a      	mov	r2, r3
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8009e2c:	2300      	movs	r3, #0
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	371c      	adds	r7, #28
 8009e32:	46bd      	mov	sp, r7
 8009e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e38:	4770      	bx	lr
	...

08009e3c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b08a      	sub	sp, #40	@ 0x28
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	60f8      	str	r0, [r7, #12]
 8009e44:	60b9      	str	r1, [r7, #8]
 8009e46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009e48:	2300      	movs	r3, #0
 8009e4a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d002      	beq.n	8009e58 <HAL_DAC_ConfigChannel+0x1c>
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d101      	bne.n	8009e5c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8009e58:	2301      	movs	r3, #1
 8009e5a:	e1a1      	b.n	800a1a0 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	689b      	ldr	r3, [r3, #8]
 8009e60:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	795b      	ldrb	r3, [r3, #5]
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	d101      	bne.n	8009e6e <HAL_DAC_ConfigChannel+0x32>
 8009e6a:	2302      	movs	r3, #2
 8009e6c:	e198      	b.n	800a1a0 <HAL_DAC_ConfigChannel+0x364>
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	2201      	movs	r2, #1
 8009e72:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	2202      	movs	r2, #2
 8009e78:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	689b      	ldr	r3, [r3, #8]
 8009e7e:	2b04      	cmp	r3, #4
 8009e80:	d17a      	bne.n	8009f78 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8009e82:	f7fe f9b1 	bl	80081e8 <HAL_GetTick>
 8009e86:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d13d      	bne.n	8009f0a <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009e8e:	e018      	b.n	8009ec2 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009e90:	f7fe f9aa 	bl	80081e8 <HAL_GetTick>
 8009e94:	4602      	mov	r2, r0
 8009e96:	69bb      	ldr	r3, [r7, #24]
 8009e98:	1ad3      	subs	r3, r2, r3
 8009e9a:	2b01      	cmp	r3, #1
 8009e9c:	d911      	bls.n	8009ec2 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ea4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d00a      	beq.n	8009ec2 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	691b      	ldr	r3, [r3, #16]
 8009eb0:	f043 0208 	orr.w	r2, r3, #8
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	2203      	movs	r2, #3
 8009ebc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8009ebe:	2303      	movs	r3, #3
 8009ec0:	e16e      	b.n	800a1a0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ec8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d1df      	bne.n	8009e90 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	68ba      	ldr	r2, [r7, #8]
 8009ed6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009ed8:	641a      	str	r2, [r3, #64]	@ 0x40
 8009eda:	e020      	b.n	8009f1e <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009edc:	f7fe f984 	bl	80081e8 <HAL_GetTick>
 8009ee0:	4602      	mov	r2, r0
 8009ee2:	69bb      	ldr	r3, [r7, #24]
 8009ee4:	1ad3      	subs	r3, r2, r3
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d90f      	bls.n	8009f0a <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	da0a      	bge.n	8009f0a <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	691b      	ldr	r3, [r3, #16]
 8009ef8:	f043 0208 	orr.w	r2, r3, #8
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	2203      	movs	r2, #3
 8009f04:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8009f06:	2303      	movs	r3, #3
 8009f08:	e14a      	b.n	800a1a0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	dbe3      	blt.n	8009edc <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	68ba      	ldr	r2, [r7, #8]
 8009f1a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009f1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f003 0310 	and.w	r3, r3, #16
 8009f2a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8009f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8009f32:	43db      	mvns	r3, r3
 8009f34:	ea02 0103 	and.w	r1, r2, r3
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f003 0310 	and.w	r3, r3, #16
 8009f42:	409a      	lsls	r2, r3
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	430a      	orrs	r2, r1
 8009f4a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	f003 0310 	and.w	r3, r3, #16
 8009f58:	21ff      	movs	r1, #255	@ 0xff
 8009f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8009f5e:	43db      	mvns	r3, r3
 8009f60:	ea02 0103 	and.w	r1, r2, r3
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f003 0310 	and.w	r3, r3, #16
 8009f6e:	409a      	lsls	r2, r3
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	430a      	orrs	r2, r1
 8009f76:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	69db      	ldr	r3, [r3, #28]
 8009f7c:	2b01      	cmp	r3, #1
 8009f7e:	d11d      	bne.n	8009fbc <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f86:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f003 0310 	and.w	r3, r3, #16
 8009f8e:	221f      	movs	r2, #31
 8009f90:	fa02 f303 	lsl.w	r3, r2, r3
 8009f94:	43db      	mvns	r3, r3
 8009f96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f98:	4013      	ands	r3, r2
 8009f9a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	6a1b      	ldr	r3, [r3, #32]
 8009fa0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f003 0310 	and.w	r3, r3, #16
 8009fa8:	697a      	ldr	r2, [r7, #20]
 8009faa:	fa02 f303 	lsl.w	r3, r2, r3
 8009fae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009fb0:	4313      	orrs	r3, r2
 8009fb2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009fba:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fc2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f003 0310 	and.w	r3, r3, #16
 8009fca:	2207      	movs	r2, #7
 8009fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8009fd0:	43db      	mvns	r3, r3
 8009fd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009fd4:	4013      	ands	r3, r2
 8009fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	699b      	ldr	r3, [r3, #24]
 8009fdc:	2b01      	cmp	r3, #1
 8009fde:	d102      	bne.n	8009fe6 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	623b      	str	r3, [r7, #32]
 8009fe4:	e00f      	b.n	800a006 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	699b      	ldr	r3, [r3, #24]
 8009fea:	2b02      	cmp	r3, #2
 8009fec:	d102      	bne.n	8009ff4 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8009fee:	2301      	movs	r3, #1
 8009ff0:	623b      	str	r3, [r7, #32]
 8009ff2:	e008      	b.n	800a006 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	695b      	ldr	r3, [r3, #20]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d102      	bne.n	800a002 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	623b      	str	r3, [r7, #32]
 800a000:	e001      	b.n	800a006 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800a002:	2300      	movs	r3, #0
 800a004:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800a006:	68bb      	ldr	r3, [r7, #8]
 800a008:	689a      	ldr	r2, [r3, #8]
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	695b      	ldr	r3, [r3, #20]
 800a00e:	4313      	orrs	r3, r2
 800a010:	6a3a      	ldr	r2, [r7, #32]
 800a012:	4313      	orrs	r3, r2
 800a014:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f003 0310 	and.w	r3, r3, #16
 800a01c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a020:	fa02 f303 	lsl.w	r3, r2, r3
 800a024:	43db      	mvns	r3, r3
 800a026:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a028:	4013      	ands	r3, r2
 800a02a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	791b      	ldrb	r3, [r3, #4]
 800a030:	2b01      	cmp	r3, #1
 800a032:	d102      	bne.n	800a03a <HAL_DAC_ConfigChannel+0x1fe>
 800a034:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a038:	e000      	b.n	800a03c <HAL_DAC_ConfigChannel+0x200>
 800a03a:	2300      	movs	r3, #0
 800a03c:	697a      	ldr	r2, [r7, #20]
 800a03e:	4313      	orrs	r3, r2
 800a040:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f003 0310 	and.w	r3, r3, #16
 800a048:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a04c:	fa02 f303 	lsl.w	r3, r2, r3
 800a050:	43db      	mvns	r3, r3
 800a052:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a054:	4013      	ands	r3, r2
 800a056:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	795b      	ldrb	r3, [r3, #5]
 800a05c:	2b01      	cmp	r3, #1
 800a05e:	d102      	bne.n	800a066 <HAL_DAC_ConfigChannel+0x22a>
 800a060:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a064:	e000      	b.n	800a068 <HAL_DAC_ConfigChannel+0x22c>
 800a066:	2300      	movs	r3, #0
 800a068:	697a      	ldr	r2, [r7, #20]
 800a06a:	4313      	orrs	r3, r2
 800a06c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800a06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a070:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800a074:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800a076:	68bb      	ldr	r3, [r7, #8]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	2b02      	cmp	r3, #2
 800a07c:	d114      	bne.n	800a0a8 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800a07e:	f003 ff2f 	bl	800dee0 <HAL_RCC_GetHCLKFreq>
 800a082:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	4a48      	ldr	r2, [pc, #288]	@ (800a1a8 <HAL_DAC_ConfigChannel+0x36c>)
 800a088:	4293      	cmp	r3, r2
 800a08a:	d904      	bls.n	800a096 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800a08c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a08e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a092:	627b      	str	r3, [r7, #36]	@ 0x24
 800a094:	e00f      	b.n	800a0b6 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800a096:	693b      	ldr	r3, [r7, #16]
 800a098:	4a44      	ldr	r2, [pc, #272]	@ (800a1ac <HAL_DAC_ConfigChannel+0x370>)
 800a09a:	4293      	cmp	r3, r2
 800a09c:	d90a      	bls.n	800a0b4 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800a09e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a0a4:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0a6:	e006      	b.n	800a0b6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0ae:	4313      	orrs	r3, r2
 800a0b0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0b2:	e000      	b.n	800a0b6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800a0b4:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f003 0310 	and.w	r3, r3, #16
 800a0bc:	697a      	ldr	r2, [r7, #20]
 800a0be:	fa02 f303 	lsl.w	r3, r2, r3
 800a0c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0c4:	4313      	orrs	r3, r2
 800a0c6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0ce:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	6819      	ldr	r1, [r3, #0]
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	f003 0310 	and.w	r3, r3, #16
 800a0dc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800a0e0:	fa02 f303 	lsl.w	r3, r2, r3
 800a0e4:	43da      	mvns	r2, r3
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	400a      	ands	r2, r1
 800a0ec:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f003 0310 	and.w	r3, r3, #16
 800a0fc:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800a100:	fa02 f303 	lsl.w	r3, r2, r3
 800a104:	43db      	mvns	r3, r3
 800a106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a108:	4013      	ands	r3, r2
 800a10a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800a10c:	68bb      	ldr	r3, [r7, #8]
 800a10e:	68db      	ldr	r3, [r3, #12]
 800a110:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f003 0310 	and.w	r3, r3, #16
 800a118:	697a      	ldr	r2, [r7, #20]
 800a11a:	fa02 f303 	lsl.w	r3, r2, r3
 800a11e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a120:	4313      	orrs	r3, r2
 800a122:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a12a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	6819      	ldr	r1, [r3, #0]
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	f003 0310 	and.w	r3, r3, #16
 800a138:	22c0      	movs	r2, #192	@ 0xc0
 800a13a:	fa02 f303 	lsl.w	r3, r2, r3
 800a13e:	43da      	mvns	r2, r3
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	400a      	ands	r2, r1
 800a146:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	68db      	ldr	r3, [r3, #12]
 800a14c:	089b      	lsrs	r3, r3, #2
 800a14e:	f003 030f 	and.w	r3, r3, #15
 800a152:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	691b      	ldr	r3, [r3, #16]
 800a158:	089b      	lsrs	r3, r3, #2
 800a15a:	021b      	lsls	r3, r3, #8
 800a15c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a160:	697a      	ldr	r2, [r7, #20]
 800a162:	4313      	orrs	r3, r2
 800a164:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f003 0310 	and.w	r3, r3, #16
 800a172:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800a176:	fa01 f303 	lsl.w	r3, r1, r3
 800a17a:	43db      	mvns	r3, r3
 800a17c:	ea02 0103 	and.w	r1, r2, r3
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f003 0310 	and.w	r3, r3, #16
 800a186:	697a      	ldr	r2, [r7, #20]
 800a188:	409a      	lsls	r2, r3
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	430a      	orrs	r2, r1
 800a190:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	2201      	movs	r2, #1
 800a196:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	2200      	movs	r2, #0
 800a19c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800a19e:	7ffb      	ldrb	r3, [r7, #31]
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3728      	adds	r7, #40	@ 0x28
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}
 800a1a8:	09896800 	.word	0x09896800
 800a1ac:	04c4b400 	.word	0x04c4b400

0800a1b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b084      	sub	sp, #16
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d101      	bne.n	800a1c2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a1be:	2301      	movs	r3, #1
 800a1c0:	e08d      	b.n	800a2de <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	461a      	mov	r2, r3
 800a1c8:	4b47      	ldr	r3, [pc, #284]	@ (800a2e8 <HAL_DMA_Init+0x138>)
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	d80f      	bhi.n	800a1ee <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	4b45      	ldr	r3, [pc, #276]	@ (800a2ec <HAL_DMA_Init+0x13c>)
 800a1d6:	4413      	add	r3, r2
 800a1d8:	4a45      	ldr	r2, [pc, #276]	@ (800a2f0 <HAL_DMA_Init+0x140>)
 800a1da:	fba2 2303 	umull	r2, r3, r2, r3
 800a1de:	091b      	lsrs	r3, r3, #4
 800a1e0:	009a      	lsls	r2, r3, #2
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	4a42      	ldr	r2, [pc, #264]	@ (800a2f4 <HAL_DMA_Init+0x144>)
 800a1ea:	641a      	str	r2, [r3, #64]	@ 0x40
 800a1ec:	e00e      	b.n	800a20c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	461a      	mov	r2, r3
 800a1f4:	4b40      	ldr	r3, [pc, #256]	@ (800a2f8 <HAL_DMA_Init+0x148>)
 800a1f6:	4413      	add	r3, r2
 800a1f8:	4a3d      	ldr	r2, [pc, #244]	@ (800a2f0 <HAL_DMA_Init+0x140>)
 800a1fa:	fba2 2303 	umull	r2, r3, r2, r3
 800a1fe:	091b      	lsrs	r3, r3, #4
 800a200:	009a      	lsls	r2, r3, #2
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	4a3c      	ldr	r2, [pc, #240]	@ (800a2fc <HAL_DMA_Init+0x14c>)
 800a20a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2202      	movs	r2, #2
 800a210:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800a222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a226:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a230:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	691b      	ldr	r3, [r3, #16]
 800a236:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a23c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	699b      	ldr	r3, [r3, #24]
 800a242:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a248:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	6a1b      	ldr	r3, [r3, #32]
 800a24e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a250:	68fa      	ldr	r2, [r7, #12]
 800a252:	4313      	orrs	r3, r2
 800a254:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	68fa      	ldr	r2, [r7, #12]
 800a25c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f000 fa76 	bl	800a750 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	689b      	ldr	r3, [r3, #8]
 800a268:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a26c:	d102      	bne.n	800a274 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2200      	movs	r2, #0
 800a272:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	685a      	ldr	r2, [r3, #4]
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a27c:	b2d2      	uxtb	r2, r2
 800a27e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a284:	687a      	ldr	r2, [r7, #4]
 800a286:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a288:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	685b      	ldr	r3, [r3, #4]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d010      	beq.n	800a2b4 <HAL_DMA_Init+0x104>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	685b      	ldr	r3, [r3, #4]
 800a296:	2b04      	cmp	r3, #4
 800a298:	d80c      	bhi.n	800a2b4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f000 fa96 	bl	800a7cc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2ac:	687a      	ldr	r2, [r7, #4]
 800a2ae:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a2b0:	605a      	str	r2, [r3, #4]
 800a2b2:	e008      	b.n	800a2c6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2201      	movs	r2, #1
 800a2d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800a2dc:	2300      	movs	r3, #0
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3710      	adds	r7, #16
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	40020407 	.word	0x40020407
 800a2ec:	bffdfff8 	.word	0xbffdfff8
 800a2f0:	cccccccd 	.word	0xcccccccd
 800a2f4:	40020000 	.word	0x40020000
 800a2f8:	bffdfbf8 	.word	0xbffdfbf8
 800a2fc:	40020400 	.word	0x40020400

0800a300 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b086      	sub	sp, #24
 800a304:	af00      	add	r7, sp, #0
 800a306:	60f8      	str	r0, [r7, #12]
 800a308:	60b9      	str	r1, [r7, #8]
 800a30a:	607a      	str	r2, [r7, #4]
 800a30c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a30e:	2300      	movs	r3, #0
 800a310:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a318:	2b01      	cmp	r3, #1
 800a31a:	d101      	bne.n	800a320 <HAL_DMA_Start_IT+0x20>
 800a31c:	2302      	movs	r3, #2
 800a31e:	e066      	b.n	800a3ee <HAL_DMA_Start_IT+0xee>
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	2201      	movs	r2, #1
 800a324:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a32e:	b2db      	uxtb	r3, r3
 800a330:	2b01      	cmp	r3, #1
 800a332:	d155      	bne.n	800a3e0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	2202      	movs	r2, #2
 800a338:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	2200      	movs	r2, #0
 800a340:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	681a      	ldr	r2, [r3, #0]
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f022 0201 	bic.w	r2, r2, #1
 800a350:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	687a      	ldr	r2, [r7, #4]
 800a356:	68b9      	ldr	r1, [r7, #8]
 800a358:	68f8      	ldr	r0, [r7, #12]
 800a35a:	f000 f9bb 	bl	800a6d4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a362:	2b00      	cmp	r3, #0
 800a364:	d008      	beq.n	800a378 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	681a      	ldr	r2, [r3, #0]
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	f042 020e 	orr.w	r2, r2, #14
 800a374:	601a      	str	r2, [r3, #0]
 800a376:	e00f      	b.n	800a398 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	681a      	ldr	r2, [r3, #0]
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f022 0204 	bic.w	r2, r2, #4
 800a386:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	681a      	ldr	r2, [r3, #0]
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f042 020a 	orr.w	r2, r2, #10
 800a396:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d007      	beq.n	800a3b6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3aa:	681a      	ldr	r2, [r3, #0]
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a3b4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d007      	beq.n	800a3ce <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3c2:	681a      	ldr	r2, [r3, #0]
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a3cc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	681a      	ldr	r2, [r3, #0]
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f042 0201 	orr.w	r2, r2, #1
 800a3dc:	601a      	str	r2, [r3, #0]
 800a3de:	e005      	b.n	800a3ec <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800a3e8:	2302      	movs	r3, #2
 800a3ea:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800a3ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3718      	adds	r7, #24
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}

0800a3f6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a3f6:	b480      	push	{r7}
 800a3f8:	b085      	sub	sp, #20
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a3fe:	2300      	movs	r3, #0
 800a400:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a408:	b2db      	uxtb	r3, r3
 800a40a:	2b02      	cmp	r3, #2
 800a40c:	d005      	beq.n	800a41a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	2204      	movs	r2, #4
 800a412:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800a414:	2301      	movs	r3, #1
 800a416:	73fb      	strb	r3, [r7, #15]
 800a418:	e037      	b.n	800a48a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	681a      	ldr	r2, [r3, #0]
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f022 020e 	bic.w	r2, r2, #14
 800a428:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a42e:	681a      	ldr	r2, [r3, #0]
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a434:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a438:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	681a      	ldr	r2, [r3, #0]
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f022 0201 	bic.w	r2, r2, #1
 800a448:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a44e:	f003 021f 	and.w	r2, r3, #31
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a456:	2101      	movs	r1, #1
 800a458:	fa01 f202 	lsl.w	r2, r1, r2
 800a45c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a462:	687a      	ldr	r2, [r7, #4]
 800a464:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a466:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d00c      	beq.n	800a48a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a474:	681a      	ldr	r2, [r3, #0]
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a47a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a47e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a484:	687a      	ldr	r2, [r7, #4]
 800a486:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a488:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2201      	movs	r2, #1
 800a48e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2200      	movs	r2, #0
 800a496:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800a49a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3714      	adds	r7, #20
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a6:	4770      	bx	lr

0800a4a8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b084      	sub	sp, #16
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a4ba:	b2db      	uxtb	r3, r3
 800a4bc:	2b02      	cmp	r3, #2
 800a4be:	d00d      	beq.n	800a4dc <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2204      	movs	r2, #4
 800a4c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	2201      	movs	r2, #1
 800a4ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	73fb      	strb	r3, [r7, #15]
 800a4da:	e047      	b.n	800a56c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	681a      	ldr	r2, [r3, #0]
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	f022 020e 	bic.w	r2, r2, #14
 800a4ea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	681a      	ldr	r2, [r3, #0]
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f022 0201 	bic.w	r2, r2, #1
 800a4fa:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a500:	681a      	ldr	r2, [r3, #0]
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a506:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a50a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a510:	f003 021f 	and.w	r2, r3, #31
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a518:	2101      	movs	r1, #1
 800a51a:	fa01 f202 	lsl.w	r2, r1, r2
 800a51e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a524:	687a      	ldr	r2, [r7, #4]
 800a526:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a528:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d00c      	beq.n	800a54c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a536:	681a      	ldr	r2, [r3, #0]
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a53c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a540:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a546:	687a      	ldr	r2, [r7, #4]
 800a548:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a54a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2201      	movs	r2, #1
 800a550:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2200      	movs	r2, #0
 800a558:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a560:	2b00      	cmp	r3, #0
 800a562:	d003      	beq.n	800a56c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	4798      	blx	r3
    }
  }
  return status;
 800a56c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a56e:	4618      	mov	r0, r3
 800a570:	3710      	adds	r7, #16
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}

0800a576 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a576:	b580      	push	{r7, lr}
 800a578:	b084      	sub	sp, #16
 800a57a:	af00      	add	r7, sp, #0
 800a57c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a592:	f003 031f 	and.w	r3, r3, #31
 800a596:	2204      	movs	r2, #4
 800a598:	409a      	lsls	r2, r3
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	4013      	ands	r3, r2
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d026      	beq.n	800a5f0 <HAL_DMA_IRQHandler+0x7a>
 800a5a2:	68bb      	ldr	r3, [r7, #8]
 800a5a4:	f003 0304 	and.w	r3, r3, #4
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d021      	beq.n	800a5f0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f003 0320 	and.w	r3, r3, #32
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d107      	bne.n	800a5ca <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	681a      	ldr	r2, [r3, #0]
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f022 0204 	bic.w	r2, r2, #4
 800a5c8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5ce:	f003 021f 	and.w	r2, r3, #31
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5d6:	2104      	movs	r1, #4
 800a5d8:	fa01 f202 	lsl.w	r2, r1, r2
 800a5dc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d071      	beq.n	800a6ca <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800a5ee:	e06c      	b.n	800a6ca <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5f4:	f003 031f 	and.w	r3, r3, #31
 800a5f8:	2202      	movs	r2, #2
 800a5fa:	409a      	lsls	r2, r3
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	4013      	ands	r3, r2
 800a600:	2b00      	cmp	r3, #0
 800a602:	d02e      	beq.n	800a662 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	f003 0302 	and.w	r3, r3, #2
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d029      	beq.n	800a662 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f003 0320 	and.w	r3, r3, #32
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d10b      	bne.n	800a634 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	681a      	ldr	r2, [r3, #0]
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f022 020a 	bic.w	r2, r2, #10
 800a62a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2201      	movs	r2, #1
 800a630:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a638:	f003 021f 	and.w	r2, r3, #31
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a640:	2102      	movs	r1, #2
 800a642:	fa01 f202 	lsl.w	r2, r1, r2
 800a646:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2200      	movs	r2, #0
 800a64c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a654:	2b00      	cmp	r3, #0
 800a656:	d038      	beq.n	800a6ca <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a65c:	6878      	ldr	r0, [r7, #4]
 800a65e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800a660:	e033      	b.n	800a6ca <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a666:	f003 031f 	and.w	r3, r3, #31
 800a66a:	2208      	movs	r2, #8
 800a66c:	409a      	lsls	r2, r3
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	4013      	ands	r3, r2
 800a672:	2b00      	cmp	r3, #0
 800a674:	d02a      	beq.n	800a6cc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	f003 0308 	and.w	r3, r3, #8
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d025      	beq.n	800a6cc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	681a      	ldr	r2, [r3, #0]
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f022 020e 	bic.w	r2, r2, #14
 800a68e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a694:	f003 021f 	and.w	r2, r3, #31
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a69c:	2101      	movs	r1, #1
 800a69e:	fa01 f202 	lsl.w	r2, r1, r2
 800a6a2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2201      	movs	r2, #1
 800a6a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2201      	movs	r2, #1
 800a6ae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d004      	beq.n	800a6cc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a6ca:	bf00      	nop
 800a6cc:	bf00      	nop
}
 800a6ce:	3710      	adds	r7, #16
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}

0800a6d4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a6d4:	b480      	push	{r7}
 800a6d6:	b085      	sub	sp, #20
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	60f8      	str	r0, [r7, #12]
 800a6dc:	60b9      	str	r1, [r7, #8]
 800a6de:	607a      	str	r2, [r7, #4]
 800a6e0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6e6:	68fa      	ldr	r2, [r7, #12]
 800a6e8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a6ea:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d004      	beq.n	800a6fe <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6f8:	68fa      	ldr	r2, [r7, #12]
 800a6fa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a6fc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a702:	f003 021f 	and.w	r2, r3, #31
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a70a:	2101      	movs	r1, #1
 800a70c:	fa01 f202 	lsl.w	r2, r1, r2
 800a710:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	683a      	ldr	r2, [r7, #0]
 800a718:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	689b      	ldr	r3, [r3, #8]
 800a71e:	2b10      	cmp	r3, #16
 800a720:	d108      	bne.n	800a734 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	687a      	ldr	r2, [r7, #4]
 800a728:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	68ba      	ldr	r2, [r7, #8]
 800a730:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800a732:	e007      	b.n	800a744 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	68ba      	ldr	r2, [r7, #8]
 800a73a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	687a      	ldr	r2, [r7, #4]
 800a742:	60da      	str	r2, [r3, #12]
}
 800a744:	bf00      	nop
 800a746:	3714      	adds	r7, #20
 800a748:	46bd      	mov	sp, r7
 800a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74e:	4770      	bx	lr

0800a750 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a750:	b480      	push	{r7}
 800a752:	b087      	sub	sp, #28
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	461a      	mov	r2, r3
 800a75e:	4b16      	ldr	r3, [pc, #88]	@ (800a7b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800a760:	429a      	cmp	r2, r3
 800a762:	d802      	bhi.n	800a76a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800a764:	4b15      	ldr	r3, [pc, #84]	@ (800a7bc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a766:	617b      	str	r3, [r7, #20]
 800a768:	e001      	b.n	800a76e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800a76a:	4b15      	ldr	r3, [pc, #84]	@ (800a7c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a76c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800a76e:	697b      	ldr	r3, [r7, #20]
 800a770:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	b2db      	uxtb	r3, r3
 800a778:	3b08      	subs	r3, #8
 800a77a:	4a12      	ldr	r2, [pc, #72]	@ (800a7c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a77c:	fba2 2303 	umull	r2, r3, r2, r3
 800a780:	091b      	lsrs	r3, r3, #4
 800a782:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a788:	089b      	lsrs	r3, r3, #2
 800a78a:	009a      	lsls	r2, r3, #2
 800a78c:	693b      	ldr	r3, [r7, #16]
 800a78e:	4413      	add	r3, r2
 800a790:	461a      	mov	r2, r3
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	4a0b      	ldr	r2, [pc, #44]	@ (800a7c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a79a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	f003 031f 	and.w	r3, r3, #31
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	409a      	lsls	r2, r3
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a7aa:	bf00      	nop
 800a7ac:	371c      	adds	r7, #28
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b4:	4770      	bx	lr
 800a7b6:	bf00      	nop
 800a7b8:	40020407 	.word	0x40020407
 800a7bc:	40020800 	.word	0x40020800
 800a7c0:	40020820 	.word	0x40020820
 800a7c4:	cccccccd 	.word	0xcccccccd
 800a7c8:	40020880 	.word	0x40020880

0800a7cc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b085      	sub	sp, #20
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	685b      	ldr	r3, [r3, #4]
 800a7d8:	b2db      	uxtb	r3, r3
 800a7da:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a7dc:	68fa      	ldr	r2, [r7, #12]
 800a7de:	4b0b      	ldr	r3, [pc, #44]	@ (800a80c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a7e0:	4413      	add	r3, r2
 800a7e2:	009b      	lsls	r3, r3, #2
 800a7e4:	461a      	mov	r2, r3
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	4a08      	ldr	r2, [pc, #32]	@ (800a810 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a7ee:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	3b01      	subs	r3, #1
 800a7f4:	f003 031f 	and.w	r3, r3, #31
 800a7f8:	2201      	movs	r2, #1
 800a7fa:	409a      	lsls	r2, r3
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800a800:	bf00      	nop
 800a802:	3714      	adds	r7, #20
 800a804:	46bd      	mov	sp, r7
 800a806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80a:	4770      	bx	lr
 800a80c:	1000823f 	.word	0x1000823f
 800a810:	40020940 	.word	0x40020940

0800a814 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a814:	b480      	push	{r7}
 800a816:	b087      	sub	sp, #28
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a81e:	2300      	movs	r3, #0
 800a820:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a822:	e15a      	b.n	800aada <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	681a      	ldr	r2, [r3, #0]
 800a828:	2101      	movs	r1, #1
 800a82a:	697b      	ldr	r3, [r7, #20]
 800a82c:	fa01 f303 	lsl.w	r3, r1, r3
 800a830:	4013      	ands	r3, r2
 800a832:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	2b00      	cmp	r3, #0
 800a838:	f000 814c 	beq.w	800aad4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	685b      	ldr	r3, [r3, #4]
 800a840:	f003 0303 	and.w	r3, r3, #3
 800a844:	2b01      	cmp	r3, #1
 800a846:	d005      	beq.n	800a854 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a850:	2b02      	cmp	r3, #2
 800a852:	d130      	bne.n	800a8b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	689b      	ldr	r3, [r3, #8]
 800a858:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a85a:	697b      	ldr	r3, [r7, #20]
 800a85c:	005b      	lsls	r3, r3, #1
 800a85e:	2203      	movs	r2, #3
 800a860:	fa02 f303 	lsl.w	r3, r2, r3
 800a864:	43db      	mvns	r3, r3
 800a866:	693a      	ldr	r2, [r7, #16]
 800a868:	4013      	ands	r3, r2
 800a86a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	68da      	ldr	r2, [r3, #12]
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	005b      	lsls	r3, r3, #1
 800a874:	fa02 f303 	lsl.w	r3, r2, r3
 800a878:	693a      	ldr	r2, [r7, #16]
 800a87a:	4313      	orrs	r3, r2
 800a87c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	693a      	ldr	r2, [r7, #16]
 800a882:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	685b      	ldr	r3, [r3, #4]
 800a888:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a88a:	2201      	movs	r2, #1
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	fa02 f303 	lsl.w	r3, r2, r3
 800a892:	43db      	mvns	r3, r3
 800a894:	693a      	ldr	r2, [r7, #16]
 800a896:	4013      	ands	r3, r2
 800a898:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a89a:	683b      	ldr	r3, [r7, #0]
 800a89c:	685b      	ldr	r3, [r3, #4]
 800a89e:	091b      	lsrs	r3, r3, #4
 800a8a0:	f003 0201 	and.w	r2, r3, #1
 800a8a4:	697b      	ldr	r3, [r7, #20]
 800a8a6:	fa02 f303 	lsl.w	r3, r2, r3
 800a8aa:	693a      	ldr	r2, [r7, #16]
 800a8ac:	4313      	orrs	r3, r2
 800a8ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	693a      	ldr	r2, [r7, #16]
 800a8b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	685b      	ldr	r3, [r3, #4]
 800a8ba:	f003 0303 	and.w	r3, r3, #3
 800a8be:	2b03      	cmp	r3, #3
 800a8c0:	d017      	beq.n	800a8f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	68db      	ldr	r3, [r3, #12]
 800a8c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a8c8:	697b      	ldr	r3, [r7, #20]
 800a8ca:	005b      	lsls	r3, r3, #1
 800a8cc:	2203      	movs	r2, #3
 800a8ce:	fa02 f303 	lsl.w	r3, r2, r3
 800a8d2:	43db      	mvns	r3, r3
 800a8d4:	693a      	ldr	r2, [r7, #16]
 800a8d6:	4013      	ands	r3, r2
 800a8d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	689a      	ldr	r2, [r3, #8]
 800a8de:	697b      	ldr	r3, [r7, #20]
 800a8e0:	005b      	lsls	r3, r3, #1
 800a8e2:	fa02 f303 	lsl.w	r3, r2, r3
 800a8e6:	693a      	ldr	r2, [r7, #16]
 800a8e8:	4313      	orrs	r3, r2
 800a8ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	693a      	ldr	r2, [r7, #16]
 800a8f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	685b      	ldr	r3, [r3, #4]
 800a8f6:	f003 0303 	and.w	r3, r3, #3
 800a8fa:	2b02      	cmp	r3, #2
 800a8fc:	d123      	bne.n	800a946 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a8fe:	697b      	ldr	r3, [r7, #20]
 800a900:	08da      	lsrs	r2, r3, #3
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	3208      	adds	r2, #8
 800a906:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a90a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	f003 0307 	and.w	r3, r3, #7
 800a912:	009b      	lsls	r3, r3, #2
 800a914:	220f      	movs	r2, #15
 800a916:	fa02 f303 	lsl.w	r3, r2, r3
 800a91a:	43db      	mvns	r3, r3
 800a91c:	693a      	ldr	r2, [r7, #16]
 800a91e:	4013      	ands	r3, r2
 800a920:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	691a      	ldr	r2, [r3, #16]
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	f003 0307 	and.w	r3, r3, #7
 800a92c:	009b      	lsls	r3, r3, #2
 800a92e:	fa02 f303 	lsl.w	r3, r2, r3
 800a932:	693a      	ldr	r2, [r7, #16]
 800a934:	4313      	orrs	r3, r2
 800a936:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a938:	697b      	ldr	r3, [r7, #20]
 800a93a:	08da      	lsrs	r2, r3, #3
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	3208      	adds	r2, #8
 800a940:	6939      	ldr	r1, [r7, #16]
 800a942:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a94c:	697b      	ldr	r3, [r7, #20]
 800a94e:	005b      	lsls	r3, r3, #1
 800a950:	2203      	movs	r2, #3
 800a952:	fa02 f303 	lsl.w	r3, r2, r3
 800a956:	43db      	mvns	r3, r3
 800a958:	693a      	ldr	r2, [r7, #16]
 800a95a:	4013      	ands	r3, r2
 800a95c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	685b      	ldr	r3, [r3, #4]
 800a962:	f003 0203 	and.w	r2, r3, #3
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	005b      	lsls	r3, r3, #1
 800a96a:	fa02 f303 	lsl.w	r3, r2, r3
 800a96e:	693a      	ldr	r2, [r7, #16]
 800a970:	4313      	orrs	r3, r2
 800a972:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	693a      	ldr	r2, [r7, #16]
 800a978:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	685b      	ldr	r3, [r3, #4]
 800a97e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a982:	2b00      	cmp	r3, #0
 800a984:	f000 80a6 	beq.w	800aad4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a988:	4b5b      	ldr	r3, [pc, #364]	@ (800aaf8 <HAL_GPIO_Init+0x2e4>)
 800a98a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a98c:	4a5a      	ldr	r2, [pc, #360]	@ (800aaf8 <HAL_GPIO_Init+0x2e4>)
 800a98e:	f043 0301 	orr.w	r3, r3, #1
 800a992:	6613      	str	r3, [r2, #96]	@ 0x60
 800a994:	4b58      	ldr	r3, [pc, #352]	@ (800aaf8 <HAL_GPIO_Init+0x2e4>)
 800a996:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a998:	f003 0301 	and.w	r3, r3, #1
 800a99c:	60bb      	str	r3, [r7, #8]
 800a99e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a9a0:	4a56      	ldr	r2, [pc, #344]	@ (800aafc <HAL_GPIO_Init+0x2e8>)
 800a9a2:	697b      	ldr	r3, [r7, #20]
 800a9a4:	089b      	lsrs	r3, r3, #2
 800a9a6:	3302      	adds	r3, #2
 800a9a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a9ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a9ae:	697b      	ldr	r3, [r7, #20]
 800a9b0:	f003 0303 	and.w	r3, r3, #3
 800a9b4:	009b      	lsls	r3, r3, #2
 800a9b6:	220f      	movs	r2, #15
 800a9b8:	fa02 f303 	lsl.w	r3, r2, r3
 800a9bc:	43db      	mvns	r3, r3
 800a9be:	693a      	ldr	r2, [r7, #16]
 800a9c0:	4013      	ands	r3, r2
 800a9c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800a9ca:	d01f      	beq.n	800aa0c <HAL_GPIO_Init+0x1f8>
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	4a4c      	ldr	r2, [pc, #304]	@ (800ab00 <HAL_GPIO_Init+0x2ec>)
 800a9d0:	4293      	cmp	r3, r2
 800a9d2:	d019      	beq.n	800aa08 <HAL_GPIO_Init+0x1f4>
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	4a4b      	ldr	r2, [pc, #300]	@ (800ab04 <HAL_GPIO_Init+0x2f0>)
 800a9d8:	4293      	cmp	r3, r2
 800a9da:	d013      	beq.n	800aa04 <HAL_GPIO_Init+0x1f0>
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	4a4a      	ldr	r2, [pc, #296]	@ (800ab08 <HAL_GPIO_Init+0x2f4>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d00d      	beq.n	800aa00 <HAL_GPIO_Init+0x1ec>
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	4a49      	ldr	r2, [pc, #292]	@ (800ab0c <HAL_GPIO_Init+0x2f8>)
 800a9e8:	4293      	cmp	r3, r2
 800a9ea:	d007      	beq.n	800a9fc <HAL_GPIO_Init+0x1e8>
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	4a48      	ldr	r2, [pc, #288]	@ (800ab10 <HAL_GPIO_Init+0x2fc>)
 800a9f0:	4293      	cmp	r3, r2
 800a9f2:	d101      	bne.n	800a9f8 <HAL_GPIO_Init+0x1e4>
 800a9f4:	2305      	movs	r3, #5
 800a9f6:	e00a      	b.n	800aa0e <HAL_GPIO_Init+0x1fa>
 800a9f8:	2306      	movs	r3, #6
 800a9fa:	e008      	b.n	800aa0e <HAL_GPIO_Init+0x1fa>
 800a9fc:	2304      	movs	r3, #4
 800a9fe:	e006      	b.n	800aa0e <HAL_GPIO_Init+0x1fa>
 800aa00:	2303      	movs	r3, #3
 800aa02:	e004      	b.n	800aa0e <HAL_GPIO_Init+0x1fa>
 800aa04:	2302      	movs	r3, #2
 800aa06:	e002      	b.n	800aa0e <HAL_GPIO_Init+0x1fa>
 800aa08:	2301      	movs	r3, #1
 800aa0a:	e000      	b.n	800aa0e <HAL_GPIO_Init+0x1fa>
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	697a      	ldr	r2, [r7, #20]
 800aa10:	f002 0203 	and.w	r2, r2, #3
 800aa14:	0092      	lsls	r2, r2, #2
 800aa16:	4093      	lsls	r3, r2
 800aa18:	693a      	ldr	r2, [r7, #16]
 800aa1a:	4313      	orrs	r3, r2
 800aa1c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800aa1e:	4937      	ldr	r1, [pc, #220]	@ (800aafc <HAL_GPIO_Init+0x2e8>)
 800aa20:	697b      	ldr	r3, [r7, #20]
 800aa22:	089b      	lsrs	r3, r3, #2
 800aa24:	3302      	adds	r3, #2
 800aa26:	693a      	ldr	r2, [r7, #16]
 800aa28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800aa2c:	4b39      	ldr	r3, [pc, #228]	@ (800ab14 <HAL_GPIO_Init+0x300>)
 800aa2e:	689b      	ldr	r3, [r3, #8]
 800aa30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	43db      	mvns	r3, r3
 800aa36:	693a      	ldr	r2, [r7, #16]
 800aa38:	4013      	ands	r3, r2
 800aa3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	685b      	ldr	r3, [r3, #4]
 800aa40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d003      	beq.n	800aa50 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800aa48:	693a      	ldr	r2, [r7, #16]
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	4313      	orrs	r3, r2
 800aa4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800aa50:	4a30      	ldr	r2, [pc, #192]	@ (800ab14 <HAL_GPIO_Init+0x300>)
 800aa52:	693b      	ldr	r3, [r7, #16]
 800aa54:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800aa56:	4b2f      	ldr	r3, [pc, #188]	@ (800ab14 <HAL_GPIO_Init+0x300>)
 800aa58:	68db      	ldr	r3, [r3, #12]
 800aa5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	43db      	mvns	r3, r3
 800aa60:	693a      	ldr	r2, [r7, #16]
 800aa62:	4013      	ands	r3, r2
 800aa64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	685b      	ldr	r3, [r3, #4]
 800aa6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d003      	beq.n	800aa7a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800aa72:	693a      	ldr	r2, [r7, #16]
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	4313      	orrs	r3, r2
 800aa78:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800aa7a:	4a26      	ldr	r2, [pc, #152]	@ (800ab14 <HAL_GPIO_Init+0x300>)
 800aa7c:	693b      	ldr	r3, [r7, #16]
 800aa7e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800aa80:	4b24      	ldr	r3, [pc, #144]	@ (800ab14 <HAL_GPIO_Init+0x300>)
 800aa82:	685b      	ldr	r3, [r3, #4]
 800aa84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	43db      	mvns	r3, r3
 800aa8a:	693a      	ldr	r2, [r7, #16]
 800aa8c:	4013      	ands	r3, r2
 800aa8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	685b      	ldr	r3, [r3, #4]
 800aa94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d003      	beq.n	800aaa4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800aa9c:	693a      	ldr	r2, [r7, #16]
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	4313      	orrs	r3, r2
 800aaa2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800aaa4:	4a1b      	ldr	r2, [pc, #108]	@ (800ab14 <HAL_GPIO_Init+0x300>)
 800aaa6:	693b      	ldr	r3, [r7, #16]
 800aaa8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800aaaa:	4b1a      	ldr	r3, [pc, #104]	@ (800ab14 <HAL_GPIO_Init+0x300>)
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	43db      	mvns	r3, r3
 800aab4:	693a      	ldr	r2, [r7, #16]
 800aab6:	4013      	ands	r3, r2
 800aab8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	685b      	ldr	r3, [r3, #4]
 800aabe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d003      	beq.n	800aace <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800aac6:	693a      	ldr	r2, [r7, #16]
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	4313      	orrs	r3, r2
 800aacc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800aace:	4a11      	ldr	r2, [pc, #68]	@ (800ab14 <HAL_GPIO_Init+0x300>)
 800aad0:	693b      	ldr	r3, [r7, #16]
 800aad2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800aad4:	697b      	ldr	r3, [r7, #20]
 800aad6:	3301      	adds	r3, #1
 800aad8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800aada:	683b      	ldr	r3, [r7, #0]
 800aadc:	681a      	ldr	r2, [r3, #0]
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	fa22 f303 	lsr.w	r3, r2, r3
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	f47f ae9d 	bne.w	800a824 <HAL_GPIO_Init+0x10>
  }
}
 800aaea:	bf00      	nop
 800aaec:	bf00      	nop
 800aaee:	371c      	adds	r7, #28
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf6:	4770      	bx	lr
 800aaf8:	40021000 	.word	0x40021000
 800aafc:	40010000 	.word	0x40010000
 800ab00:	48000400 	.word	0x48000400
 800ab04:	48000800 	.word	0x48000800
 800ab08:	48000c00 	.word	0x48000c00
 800ab0c:	48001000 	.word	0x48001000
 800ab10:	48001400 	.word	0x48001400
 800ab14:	40010400 	.word	0x40010400

0800ab18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800ab18:	b480      	push	{r7}
 800ab1a:	b085      	sub	sp, #20
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
 800ab20:	460b      	mov	r3, r1
 800ab22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	691a      	ldr	r2, [r3, #16]
 800ab28:	887b      	ldrh	r3, [r7, #2]
 800ab2a:	4013      	ands	r3, r2
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d002      	beq.n	800ab36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800ab30:	2301      	movs	r3, #1
 800ab32:	73fb      	strb	r3, [r7, #15]
 800ab34:	e001      	b.n	800ab3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800ab36:	2300      	movs	r3, #0
 800ab38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800ab3a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	3714      	adds	r7, #20
 800ab40:	46bd      	mov	sp, r7
 800ab42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab46:	4770      	bx	lr

0800ab48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ab48:	b480      	push	{r7}
 800ab4a:	b083      	sub	sp, #12
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
 800ab50:	460b      	mov	r3, r1
 800ab52:	807b      	strh	r3, [r7, #2]
 800ab54:	4613      	mov	r3, r2
 800ab56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800ab58:	787b      	ldrb	r3, [r7, #1]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d003      	beq.n	800ab66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800ab5e:	887a      	ldrh	r2, [r7, #2]
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800ab64:	e002      	b.n	800ab6c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800ab66:	887a      	ldrh	r2, [r7, #2]
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800ab6c:	bf00      	nop
 800ab6e:	370c      	adds	r7, #12
 800ab70:	46bd      	mov	sp, r7
 800ab72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab76:	4770      	bx	lr

0800ab78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b082      	sub	sp, #8
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d101      	bne.n	800ab8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800ab86:	2301      	movs	r3, #1
 800ab88:	e08d      	b.n	800aca6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab90:	b2db      	uxtb	r3, r3
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d106      	bne.n	800aba4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2200      	movs	r2, #0
 800ab9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800ab9e:	6878      	ldr	r0, [r7, #4]
 800aba0:	f7f9 feaa 	bl	80048f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2224      	movs	r2, #36	@ 0x24
 800aba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	681a      	ldr	r2, [r3, #0]
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	f022 0201 	bic.w	r2, r2, #1
 800abba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	685a      	ldr	r2, [r3, #4]
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800abc8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	689a      	ldr	r2, [r3, #8]
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800abd8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	68db      	ldr	r3, [r3, #12]
 800abde:	2b01      	cmp	r3, #1
 800abe0:	d107      	bne.n	800abf2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	689a      	ldr	r2, [r3, #8]
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800abee:	609a      	str	r2, [r3, #8]
 800abf0:	e006      	b.n	800ac00 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	689a      	ldr	r2, [r3, #8]
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800abfe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	68db      	ldr	r3, [r3, #12]
 800ac04:	2b02      	cmp	r3, #2
 800ac06:	d108      	bne.n	800ac1a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	685a      	ldr	r2, [r3, #4]
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ac16:	605a      	str	r2, [r3, #4]
 800ac18:	e007      	b.n	800ac2a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	685a      	ldr	r2, [r3, #4]
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ac28:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	685b      	ldr	r3, [r3, #4]
 800ac30:	687a      	ldr	r2, [r7, #4]
 800ac32:	6812      	ldr	r2, [r2, #0]
 800ac34:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800ac38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ac3c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	68da      	ldr	r2, [r3, #12]
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ac4c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	691a      	ldr	r2, [r3, #16]
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	695b      	ldr	r3, [r3, #20]
 800ac56:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	699b      	ldr	r3, [r3, #24]
 800ac5e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	430a      	orrs	r2, r1
 800ac66:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	69d9      	ldr	r1, [r3, #28]
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	6a1a      	ldr	r2, [r3, #32]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	430a      	orrs	r2, r1
 800ac76:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	681a      	ldr	r2, [r3, #0]
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f042 0201 	orr.w	r2, r2, #1
 800ac86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2220      	movs	r2, #32
 800ac92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2200      	movs	r2, #0
 800ac9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800aca4:	2300      	movs	r3, #0
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3708      	adds	r7, #8
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}
	...

0800acb0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b088      	sub	sp, #32
 800acb4:	af02      	add	r7, sp, #8
 800acb6:	60f8      	str	r0, [r7, #12]
 800acb8:	607a      	str	r2, [r7, #4]
 800acba:	461a      	mov	r2, r3
 800acbc:	460b      	mov	r3, r1
 800acbe:	817b      	strh	r3, [r7, #10]
 800acc0:	4613      	mov	r3, r2
 800acc2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800acca:	b2db      	uxtb	r3, r3
 800accc:	2b20      	cmp	r3, #32
 800acce:	f040 80fd 	bne.w	800aecc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800acd8:	2b01      	cmp	r3, #1
 800acda:	d101      	bne.n	800ace0 <HAL_I2C_Master_Transmit+0x30>
 800acdc:	2302      	movs	r3, #2
 800acde:	e0f6      	b.n	800aece <HAL_I2C_Master_Transmit+0x21e>
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	2201      	movs	r2, #1
 800ace4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ace8:	f7fd fa7e 	bl	80081e8 <HAL_GetTick>
 800acec:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800acee:	693b      	ldr	r3, [r7, #16]
 800acf0:	9300      	str	r3, [sp, #0]
 800acf2:	2319      	movs	r3, #25
 800acf4:	2201      	movs	r2, #1
 800acf6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800acfa:	68f8      	ldr	r0, [r7, #12]
 800acfc:	f000 fb72 	bl	800b3e4 <I2C_WaitOnFlagUntilTimeout>
 800ad00:	4603      	mov	r3, r0
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d001      	beq.n	800ad0a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800ad06:	2301      	movs	r3, #1
 800ad08:	e0e1      	b.n	800aece <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	2221      	movs	r2, #33	@ 0x21
 800ad0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2210      	movs	r2, #16
 800ad16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	687a      	ldr	r2, [r7, #4]
 800ad24:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	893a      	ldrh	r2, [r7, #8]
 800ad2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	2200      	movs	r2, #0
 800ad30:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad36:	b29b      	uxth	r3, r3
 800ad38:	2bff      	cmp	r3, #255	@ 0xff
 800ad3a:	d906      	bls.n	800ad4a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	22ff      	movs	r2, #255	@ 0xff
 800ad40:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800ad42:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ad46:	617b      	str	r3, [r7, #20]
 800ad48:	e007      	b.n	800ad5a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad4e:	b29a      	uxth	r2, r3
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800ad54:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ad58:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d024      	beq.n	800adac <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad66:	781a      	ldrb	r2, [r3, #0]
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad72:	1c5a      	adds	r2, r3, #1
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad7c:	b29b      	uxth	r3, r3
 800ad7e:	3b01      	subs	r3, #1
 800ad80:	b29a      	uxth	r2, r3
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad8a:	3b01      	subs	r3, #1
 800ad8c:	b29a      	uxth	r2, r3
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ad96:	b2db      	uxtb	r3, r3
 800ad98:	3301      	adds	r3, #1
 800ad9a:	b2da      	uxtb	r2, r3
 800ad9c:	8979      	ldrh	r1, [r7, #10]
 800ad9e:	4b4e      	ldr	r3, [pc, #312]	@ (800aed8 <HAL_I2C_Master_Transmit+0x228>)
 800ada0:	9300      	str	r3, [sp, #0]
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	68f8      	ldr	r0, [r7, #12]
 800ada6:	f000 fd6d 	bl	800b884 <I2C_TransferConfig>
 800adaa:	e066      	b.n	800ae7a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800adb0:	b2da      	uxtb	r2, r3
 800adb2:	8979      	ldrh	r1, [r7, #10]
 800adb4:	4b48      	ldr	r3, [pc, #288]	@ (800aed8 <HAL_I2C_Master_Transmit+0x228>)
 800adb6:	9300      	str	r3, [sp, #0]
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	68f8      	ldr	r0, [r7, #12]
 800adbc:	f000 fd62 	bl	800b884 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800adc0:	e05b      	b.n	800ae7a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800adc2:	693a      	ldr	r2, [r7, #16]
 800adc4:	6a39      	ldr	r1, [r7, #32]
 800adc6:	68f8      	ldr	r0, [r7, #12]
 800adc8:	f000 fb65 	bl	800b496 <I2C_WaitOnTXISFlagUntilTimeout>
 800adcc:	4603      	mov	r3, r0
 800adce:	2b00      	cmp	r3, #0
 800add0:	d001      	beq.n	800add6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800add2:	2301      	movs	r3, #1
 800add4:	e07b      	b.n	800aece <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adda:	781a      	ldrb	r2, [r3, #0]
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ade6:	1c5a      	adds	r2, r3, #1
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800adf0:	b29b      	uxth	r3, r3
 800adf2:	3b01      	subs	r3, #1
 800adf4:	b29a      	uxth	r2, r3
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800adfe:	3b01      	subs	r3, #1
 800ae00:	b29a      	uxth	r2, r3
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae0a:	b29b      	uxth	r3, r3
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d034      	beq.n	800ae7a <HAL_I2C_Master_Transmit+0x1ca>
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d130      	bne.n	800ae7a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ae18:	693b      	ldr	r3, [r7, #16]
 800ae1a:	9300      	str	r3, [sp, #0]
 800ae1c:	6a3b      	ldr	r3, [r7, #32]
 800ae1e:	2200      	movs	r2, #0
 800ae20:	2180      	movs	r1, #128	@ 0x80
 800ae22:	68f8      	ldr	r0, [r7, #12]
 800ae24:	f000 fade 	bl	800b3e4 <I2C_WaitOnFlagUntilTimeout>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d001      	beq.n	800ae32 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800ae2e:	2301      	movs	r3, #1
 800ae30:	e04d      	b.n	800aece <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae36:	b29b      	uxth	r3, r3
 800ae38:	2bff      	cmp	r3, #255	@ 0xff
 800ae3a:	d90e      	bls.n	800ae5a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	22ff      	movs	r2, #255	@ 0xff
 800ae40:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ae46:	b2da      	uxtb	r2, r3
 800ae48:	8979      	ldrh	r1, [r7, #10]
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	9300      	str	r3, [sp, #0]
 800ae4e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ae52:	68f8      	ldr	r0, [r7, #12]
 800ae54:	f000 fd16 	bl	800b884 <I2C_TransferConfig>
 800ae58:	e00f      	b.n	800ae7a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae5e:	b29a      	uxth	r2, r3
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ae68:	b2da      	uxtb	r2, r3
 800ae6a:	8979      	ldrh	r1, [r7, #10]
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	9300      	str	r3, [sp, #0]
 800ae70:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ae74:	68f8      	ldr	r0, [r7, #12]
 800ae76:	f000 fd05 	bl	800b884 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae7e:	b29b      	uxth	r3, r3
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d19e      	bne.n	800adc2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ae84:	693a      	ldr	r2, [r7, #16]
 800ae86:	6a39      	ldr	r1, [r7, #32]
 800ae88:	68f8      	ldr	r0, [r7, #12]
 800ae8a:	f000 fb4b 	bl	800b524 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ae8e:	4603      	mov	r3, r0
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d001      	beq.n	800ae98 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800ae94:	2301      	movs	r3, #1
 800ae96:	e01a      	b.n	800aece <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	2220      	movs	r2, #32
 800ae9e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	6859      	ldr	r1, [r3, #4]
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	681a      	ldr	r2, [r3, #0]
 800aeaa:	4b0c      	ldr	r3, [pc, #48]	@ (800aedc <HAL_I2C_Master_Transmit+0x22c>)
 800aeac:	400b      	ands	r3, r1
 800aeae:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	2220      	movs	r2, #32
 800aeb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	2200      	movs	r2, #0
 800aebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	2200      	movs	r2, #0
 800aec4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800aec8:	2300      	movs	r3, #0
 800aeca:	e000      	b.n	800aece <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800aecc:	2302      	movs	r3, #2
  }
}
 800aece:	4618      	mov	r0, r3
 800aed0:	3718      	adds	r7, #24
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd80      	pop	{r7, pc}
 800aed6:	bf00      	nop
 800aed8:	80002000 	.word	0x80002000
 800aedc:	fe00e800 	.word	0xfe00e800

0800aee0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b088      	sub	sp, #32
 800aee4:	af02      	add	r7, sp, #8
 800aee6:	60f8      	str	r0, [r7, #12]
 800aee8:	607a      	str	r2, [r7, #4]
 800aeea:	461a      	mov	r2, r3
 800aeec:	460b      	mov	r3, r1
 800aeee:	817b      	strh	r3, [r7, #10]
 800aef0:	4613      	mov	r3, r2
 800aef2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aefa:	b2db      	uxtb	r3, r3
 800aefc:	2b20      	cmp	r3, #32
 800aefe:	f040 80db 	bne.w	800b0b8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800af08:	2b01      	cmp	r3, #1
 800af0a:	d101      	bne.n	800af10 <HAL_I2C_Master_Receive+0x30>
 800af0c:	2302      	movs	r3, #2
 800af0e:	e0d4      	b.n	800b0ba <HAL_I2C_Master_Receive+0x1da>
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	2201      	movs	r2, #1
 800af14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800af18:	f7fd f966 	bl	80081e8 <HAL_GetTick>
 800af1c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800af1e:	697b      	ldr	r3, [r7, #20]
 800af20:	9300      	str	r3, [sp, #0]
 800af22:	2319      	movs	r3, #25
 800af24:	2201      	movs	r2, #1
 800af26:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800af2a:	68f8      	ldr	r0, [r7, #12]
 800af2c:	f000 fa5a 	bl	800b3e4 <I2C_WaitOnFlagUntilTimeout>
 800af30:	4603      	mov	r3, r0
 800af32:	2b00      	cmp	r3, #0
 800af34:	d001      	beq.n	800af3a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800af36:	2301      	movs	r3, #1
 800af38:	e0bf      	b.n	800b0ba <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	2222      	movs	r2, #34	@ 0x22
 800af3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	2210      	movs	r2, #16
 800af46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	2200      	movs	r2, #0
 800af4e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	687a      	ldr	r2, [r7, #4]
 800af54:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	893a      	ldrh	r2, [r7, #8]
 800af5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	2200      	movs	r2, #0
 800af60:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af66:	b29b      	uxth	r3, r3
 800af68:	2bff      	cmp	r3, #255	@ 0xff
 800af6a:	d90e      	bls.n	800af8a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	22ff      	movs	r2, #255	@ 0xff
 800af70:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af76:	b2da      	uxtb	r2, r3
 800af78:	8979      	ldrh	r1, [r7, #10]
 800af7a:	4b52      	ldr	r3, [pc, #328]	@ (800b0c4 <HAL_I2C_Master_Receive+0x1e4>)
 800af7c:	9300      	str	r3, [sp, #0]
 800af7e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800af82:	68f8      	ldr	r0, [r7, #12]
 800af84:	f000 fc7e 	bl	800b884 <I2C_TransferConfig>
 800af88:	e06d      	b.n	800b066 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af8e:	b29a      	uxth	r2, r3
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af98:	b2da      	uxtb	r2, r3
 800af9a:	8979      	ldrh	r1, [r7, #10]
 800af9c:	4b49      	ldr	r3, [pc, #292]	@ (800b0c4 <HAL_I2C_Master_Receive+0x1e4>)
 800af9e:	9300      	str	r3, [sp, #0]
 800afa0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800afa4:	68f8      	ldr	r0, [r7, #12]
 800afa6:	f000 fc6d 	bl	800b884 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800afaa:	e05c      	b.n	800b066 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800afac:	697a      	ldr	r2, [r7, #20]
 800afae:	6a39      	ldr	r1, [r7, #32]
 800afb0:	68f8      	ldr	r0, [r7, #12]
 800afb2:	f000 fafb 	bl	800b5ac <I2C_WaitOnRXNEFlagUntilTimeout>
 800afb6:	4603      	mov	r3, r0
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d001      	beq.n	800afc0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800afbc:	2301      	movs	r3, #1
 800afbe:	e07c      	b.n	800b0ba <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afca:	b2d2      	uxtb	r2, r2
 800afcc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afd2:	1c5a      	adds	r2, r3, #1
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800afdc:	3b01      	subs	r3, #1
 800afde:	b29a      	uxth	r2, r3
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800afe8:	b29b      	uxth	r3, r3
 800afea:	3b01      	subs	r3, #1
 800afec:	b29a      	uxth	r2, r3
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aff6:	b29b      	uxth	r3, r3
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d034      	beq.n	800b066 <HAL_I2C_Master_Receive+0x186>
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b000:	2b00      	cmp	r3, #0
 800b002:	d130      	bne.n	800b066 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b004:	697b      	ldr	r3, [r7, #20]
 800b006:	9300      	str	r3, [sp, #0]
 800b008:	6a3b      	ldr	r3, [r7, #32]
 800b00a:	2200      	movs	r2, #0
 800b00c:	2180      	movs	r1, #128	@ 0x80
 800b00e:	68f8      	ldr	r0, [r7, #12]
 800b010:	f000 f9e8 	bl	800b3e4 <I2C_WaitOnFlagUntilTimeout>
 800b014:	4603      	mov	r3, r0
 800b016:	2b00      	cmp	r3, #0
 800b018:	d001      	beq.n	800b01e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800b01a:	2301      	movs	r3, #1
 800b01c:	e04d      	b.n	800b0ba <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b022:	b29b      	uxth	r3, r3
 800b024:	2bff      	cmp	r3, #255	@ 0xff
 800b026:	d90e      	bls.n	800b046 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	22ff      	movs	r2, #255	@ 0xff
 800b02c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b032:	b2da      	uxtb	r2, r3
 800b034:	8979      	ldrh	r1, [r7, #10]
 800b036:	2300      	movs	r3, #0
 800b038:	9300      	str	r3, [sp, #0]
 800b03a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b03e:	68f8      	ldr	r0, [r7, #12]
 800b040:	f000 fc20 	bl	800b884 <I2C_TransferConfig>
 800b044:	e00f      	b.n	800b066 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b04a:	b29a      	uxth	r2, r3
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b054:	b2da      	uxtb	r2, r3
 800b056:	8979      	ldrh	r1, [r7, #10]
 800b058:	2300      	movs	r3, #0
 800b05a:	9300      	str	r3, [sp, #0]
 800b05c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b060:	68f8      	ldr	r0, [r7, #12]
 800b062:	f000 fc0f 	bl	800b884 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b06a:	b29b      	uxth	r3, r3
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d19d      	bne.n	800afac <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b070:	697a      	ldr	r2, [r7, #20]
 800b072:	6a39      	ldr	r1, [r7, #32]
 800b074:	68f8      	ldr	r0, [r7, #12]
 800b076:	f000 fa55 	bl	800b524 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b07a:	4603      	mov	r3, r0
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d001      	beq.n	800b084 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800b080:	2301      	movs	r3, #1
 800b082:	e01a      	b.n	800b0ba <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	2220      	movs	r2, #32
 800b08a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	6859      	ldr	r1, [r3, #4]
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681a      	ldr	r2, [r3, #0]
 800b096:	4b0c      	ldr	r3, [pc, #48]	@ (800b0c8 <HAL_I2C_Master_Receive+0x1e8>)
 800b098:	400b      	ands	r3, r1
 800b09a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	2220      	movs	r2, #32
 800b0a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	e000      	b.n	800b0ba <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800b0b8:	2302      	movs	r3, #2
  }
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3718      	adds	r7, #24
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}
 800b0c2:	bf00      	nop
 800b0c4:	80002400 	.word	0x80002400
 800b0c8:	fe00e800 	.word	0xfe00e800

0800b0cc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b088      	sub	sp, #32
 800b0d0:	af02      	add	r7, sp, #8
 800b0d2:	60f8      	str	r0, [r7, #12]
 800b0d4:	4608      	mov	r0, r1
 800b0d6:	4611      	mov	r1, r2
 800b0d8:	461a      	mov	r2, r3
 800b0da:	4603      	mov	r3, r0
 800b0dc:	817b      	strh	r3, [r7, #10]
 800b0de:	460b      	mov	r3, r1
 800b0e0:	813b      	strh	r3, [r7, #8]
 800b0e2:	4613      	mov	r3, r2
 800b0e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b0ec:	b2db      	uxtb	r3, r3
 800b0ee:	2b20      	cmp	r3, #32
 800b0f0:	f040 80f9 	bne.w	800b2e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b0f4:	6a3b      	ldr	r3, [r7, #32]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d002      	beq.n	800b100 <HAL_I2C_Mem_Write+0x34>
 800b0fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d105      	bne.n	800b10c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b106:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800b108:	2301      	movs	r3, #1
 800b10a:	e0ed      	b.n	800b2e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b112:	2b01      	cmp	r3, #1
 800b114:	d101      	bne.n	800b11a <HAL_I2C_Mem_Write+0x4e>
 800b116:	2302      	movs	r3, #2
 800b118:	e0e6      	b.n	800b2e8 <HAL_I2C_Mem_Write+0x21c>
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	2201      	movs	r2, #1
 800b11e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b122:	f7fd f861 	bl	80081e8 <HAL_GetTick>
 800b126:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b128:	697b      	ldr	r3, [r7, #20]
 800b12a:	9300      	str	r3, [sp, #0]
 800b12c:	2319      	movs	r3, #25
 800b12e:	2201      	movs	r2, #1
 800b130:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b134:	68f8      	ldr	r0, [r7, #12]
 800b136:	f000 f955 	bl	800b3e4 <I2C_WaitOnFlagUntilTimeout>
 800b13a:	4603      	mov	r3, r0
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d001      	beq.n	800b144 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800b140:	2301      	movs	r3, #1
 800b142:	e0d1      	b.n	800b2e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	2221      	movs	r2, #33	@ 0x21
 800b148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	2240      	movs	r2, #64	@ 0x40
 800b150:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	2200      	movs	r2, #0
 800b158:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	6a3a      	ldr	r2, [r7, #32]
 800b15e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b164:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	2200      	movs	r2, #0
 800b16a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b16c:	88f8      	ldrh	r0, [r7, #6]
 800b16e:	893a      	ldrh	r2, [r7, #8]
 800b170:	8979      	ldrh	r1, [r7, #10]
 800b172:	697b      	ldr	r3, [r7, #20]
 800b174:	9301      	str	r3, [sp, #4]
 800b176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b178:	9300      	str	r3, [sp, #0]
 800b17a:	4603      	mov	r3, r0
 800b17c:	68f8      	ldr	r0, [r7, #12]
 800b17e:	f000 f8b9 	bl	800b2f4 <I2C_RequestMemoryWrite>
 800b182:	4603      	mov	r3, r0
 800b184:	2b00      	cmp	r3, #0
 800b186:	d005      	beq.n	800b194 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	2200      	movs	r2, #0
 800b18c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800b190:	2301      	movs	r3, #1
 800b192:	e0a9      	b.n	800b2e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b198:	b29b      	uxth	r3, r3
 800b19a:	2bff      	cmp	r3, #255	@ 0xff
 800b19c:	d90e      	bls.n	800b1bc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	22ff      	movs	r2, #255	@ 0xff
 800b1a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b1a8:	b2da      	uxtb	r2, r3
 800b1aa:	8979      	ldrh	r1, [r7, #10]
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	9300      	str	r3, [sp, #0]
 800b1b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b1b4:	68f8      	ldr	r0, [r7, #12]
 800b1b6:	f000 fb65 	bl	800b884 <I2C_TransferConfig>
 800b1ba:	e00f      	b.n	800b1dc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b1c0:	b29a      	uxth	r2, r3
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b1ca:	b2da      	uxtb	r2, r3
 800b1cc:	8979      	ldrh	r1, [r7, #10]
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	9300      	str	r3, [sp, #0]
 800b1d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b1d6:	68f8      	ldr	r0, [r7, #12]
 800b1d8:	f000 fb54 	bl	800b884 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b1dc:	697a      	ldr	r2, [r7, #20]
 800b1de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b1e0:	68f8      	ldr	r0, [r7, #12]
 800b1e2:	f000 f958 	bl	800b496 <I2C_WaitOnTXISFlagUntilTimeout>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d001      	beq.n	800b1f0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800b1ec:	2301      	movs	r3, #1
 800b1ee:	e07b      	b.n	800b2e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1f4:	781a      	ldrb	r2, [r3, #0]
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b200:	1c5a      	adds	r2, r3, #1
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b20a:	b29b      	uxth	r3, r3
 800b20c:	3b01      	subs	r3, #1
 800b20e:	b29a      	uxth	r2, r3
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b218:	3b01      	subs	r3, #1
 800b21a:	b29a      	uxth	r2, r3
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b224:	b29b      	uxth	r3, r3
 800b226:	2b00      	cmp	r3, #0
 800b228:	d034      	beq.n	800b294 <HAL_I2C_Mem_Write+0x1c8>
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d130      	bne.n	800b294 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b232:	697b      	ldr	r3, [r7, #20]
 800b234:	9300      	str	r3, [sp, #0]
 800b236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b238:	2200      	movs	r2, #0
 800b23a:	2180      	movs	r1, #128	@ 0x80
 800b23c:	68f8      	ldr	r0, [r7, #12]
 800b23e:	f000 f8d1 	bl	800b3e4 <I2C_WaitOnFlagUntilTimeout>
 800b242:	4603      	mov	r3, r0
 800b244:	2b00      	cmp	r3, #0
 800b246:	d001      	beq.n	800b24c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800b248:	2301      	movs	r3, #1
 800b24a:	e04d      	b.n	800b2e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b250:	b29b      	uxth	r3, r3
 800b252:	2bff      	cmp	r3, #255	@ 0xff
 800b254:	d90e      	bls.n	800b274 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	22ff      	movs	r2, #255	@ 0xff
 800b25a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b260:	b2da      	uxtb	r2, r3
 800b262:	8979      	ldrh	r1, [r7, #10]
 800b264:	2300      	movs	r3, #0
 800b266:	9300      	str	r3, [sp, #0]
 800b268:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b26c:	68f8      	ldr	r0, [r7, #12]
 800b26e:	f000 fb09 	bl	800b884 <I2C_TransferConfig>
 800b272:	e00f      	b.n	800b294 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b278:	b29a      	uxth	r2, r3
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b282:	b2da      	uxtb	r2, r3
 800b284:	8979      	ldrh	r1, [r7, #10]
 800b286:	2300      	movs	r3, #0
 800b288:	9300      	str	r3, [sp, #0]
 800b28a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b28e:	68f8      	ldr	r0, [r7, #12]
 800b290:	f000 faf8 	bl	800b884 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b298:	b29b      	uxth	r3, r3
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d19e      	bne.n	800b1dc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b29e:	697a      	ldr	r2, [r7, #20]
 800b2a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b2a2:	68f8      	ldr	r0, [r7, #12]
 800b2a4:	f000 f93e 	bl	800b524 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b2a8:	4603      	mov	r3, r0
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d001      	beq.n	800b2b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	e01a      	b.n	800b2e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	2220      	movs	r2, #32
 800b2b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	6859      	ldr	r1, [r3, #4]
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	681a      	ldr	r2, [r3, #0]
 800b2c4:	4b0a      	ldr	r3, [pc, #40]	@ (800b2f0 <HAL_I2C_Mem_Write+0x224>)
 800b2c6:	400b      	ands	r3, r1
 800b2c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	2220      	movs	r2, #32
 800b2ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	2200      	movs	r2, #0
 800b2de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	e000      	b.n	800b2e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800b2e6:	2302      	movs	r3, #2
  }
}
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	3718      	adds	r7, #24
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	bd80      	pop	{r7, pc}
 800b2f0:	fe00e800 	.word	0xfe00e800

0800b2f4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b086      	sub	sp, #24
 800b2f8:	af02      	add	r7, sp, #8
 800b2fa:	60f8      	str	r0, [r7, #12]
 800b2fc:	4608      	mov	r0, r1
 800b2fe:	4611      	mov	r1, r2
 800b300:	461a      	mov	r2, r3
 800b302:	4603      	mov	r3, r0
 800b304:	817b      	strh	r3, [r7, #10]
 800b306:	460b      	mov	r3, r1
 800b308:	813b      	strh	r3, [r7, #8]
 800b30a:	4613      	mov	r3, r2
 800b30c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b30e:	88fb      	ldrh	r3, [r7, #6]
 800b310:	b2da      	uxtb	r2, r3
 800b312:	8979      	ldrh	r1, [r7, #10]
 800b314:	4b20      	ldr	r3, [pc, #128]	@ (800b398 <I2C_RequestMemoryWrite+0xa4>)
 800b316:	9300      	str	r3, [sp, #0]
 800b318:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b31c:	68f8      	ldr	r0, [r7, #12]
 800b31e:	f000 fab1 	bl	800b884 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b322:	69fa      	ldr	r2, [r7, #28]
 800b324:	69b9      	ldr	r1, [r7, #24]
 800b326:	68f8      	ldr	r0, [r7, #12]
 800b328:	f000 f8b5 	bl	800b496 <I2C_WaitOnTXISFlagUntilTimeout>
 800b32c:	4603      	mov	r3, r0
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d001      	beq.n	800b336 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800b332:	2301      	movs	r3, #1
 800b334:	e02c      	b.n	800b390 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b336:	88fb      	ldrh	r3, [r7, #6]
 800b338:	2b01      	cmp	r3, #1
 800b33a:	d105      	bne.n	800b348 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b33c:	893b      	ldrh	r3, [r7, #8]
 800b33e:	b2da      	uxtb	r2, r3
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	629a      	str	r2, [r3, #40]	@ 0x28
 800b346:	e015      	b.n	800b374 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b348:	893b      	ldrh	r3, [r7, #8]
 800b34a:	0a1b      	lsrs	r3, r3, #8
 800b34c:	b29b      	uxth	r3, r3
 800b34e:	b2da      	uxtb	r2, r3
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b356:	69fa      	ldr	r2, [r7, #28]
 800b358:	69b9      	ldr	r1, [r7, #24]
 800b35a:	68f8      	ldr	r0, [r7, #12]
 800b35c:	f000 f89b 	bl	800b496 <I2C_WaitOnTXISFlagUntilTimeout>
 800b360:	4603      	mov	r3, r0
 800b362:	2b00      	cmp	r3, #0
 800b364:	d001      	beq.n	800b36a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800b366:	2301      	movs	r3, #1
 800b368:	e012      	b.n	800b390 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b36a:	893b      	ldrh	r3, [r7, #8]
 800b36c:	b2da      	uxtb	r2, r3
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800b374:	69fb      	ldr	r3, [r7, #28]
 800b376:	9300      	str	r3, [sp, #0]
 800b378:	69bb      	ldr	r3, [r7, #24]
 800b37a:	2200      	movs	r2, #0
 800b37c:	2180      	movs	r1, #128	@ 0x80
 800b37e:	68f8      	ldr	r0, [r7, #12]
 800b380:	f000 f830 	bl	800b3e4 <I2C_WaitOnFlagUntilTimeout>
 800b384:	4603      	mov	r3, r0
 800b386:	2b00      	cmp	r3, #0
 800b388:	d001      	beq.n	800b38e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800b38a:	2301      	movs	r3, #1
 800b38c:	e000      	b.n	800b390 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800b38e:	2300      	movs	r3, #0
}
 800b390:	4618      	mov	r0, r3
 800b392:	3710      	adds	r7, #16
 800b394:	46bd      	mov	sp, r7
 800b396:	bd80      	pop	{r7, pc}
 800b398:	80002000 	.word	0x80002000

0800b39c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b39c:	b480      	push	{r7}
 800b39e:	b083      	sub	sp, #12
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	699b      	ldr	r3, [r3, #24]
 800b3aa:	f003 0302 	and.w	r3, r3, #2
 800b3ae:	2b02      	cmp	r3, #2
 800b3b0:	d103      	bne.n	800b3ba <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	699b      	ldr	r3, [r3, #24]
 800b3c0:	f003 0301 	and.w	r3, r3, #1
 800b3c4:	2b01      	cmp	r3, #1
 800b3c6:	d007      	beq.n	800b3d8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	699a      	ldr	r2, [r3, #24]
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	f042 0201 	orr.w	r2, r2, #1
 800b3d6:	619a      	str	r2, [r3, #24]
  }
}
 800b3d8:	bf00      	nop
 800b3da:	370c      	adds	r7, #12
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e2:	4770      	bx	lr

0800b3e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b084      	sub	sp, #16
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	60f8      	str	r0, [r7, #12]
 800b3ec:	60b9      	str	r1, [r7, #8]
 800b3ee:	603b      	str	r3, [r7, #0]
 800b3f0:	4613      	mov	r3, r2
 800b3f2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b3f4:	e03b      	b.n	800b46e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b3f6:	69ba      	ldr	r2, [r7, #24]
 800b3f8:	6839      	ldr	r1, [r7, #0]
 800b3fa:	68f8      	ldr	r0, [r7, #12]
 800b3fc:	f000 f962 	bl	800b6c4 <I2C_IsErrorOccurred>
 800b400:	4603      	mov	r3, r0
 800b402:	2b00      	cmp	r3, #0
 800b404:	d001      	beq.n	800b40a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800b406:	2301      	movs	r3, #1
 800b408:	e041      	b.n	800b48e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b410:	d02d      	beq.n	800b46e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b412:	f7fc fee9 	bl	80081e8 <HAL_GetTick>
 800b416:	4602      	mov	r2, r0
 800b418:	69bb      	ldr	r3, [r7, #24]
 800b41a:	1ad3      	subs	r3, r2, r3
 800b41c:	683a      	ldr	r2, [r7, #0]
 800b41e:	429a      	cmp	r2, r3
 800b420:	d302      	bcc.n	800b428 <I2C_WaitOnFlagUntilTimeout+0x44>
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d122      	bne.n	800b46e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	699a      	ldr	r2, [r3, #24]
 800b42e:	68bb      	ldr	r3, [r7, #8]
 800b430:	4013      	ands	r3, r2
 800b432:	68ba      	ldr	r2, [r7, #8]
 800b434:	429a      	cmp	r2, r3
 800b436:	bf0c      	ite	eq
 800b438:	2301      	moveq	r3, #1
 800b43a:	2300      	movne	r3, #0
 800b43c:	b2db      	uxtb	r3, r3
 800b43e:	461a      	mov	r2, r3
 800b440:	79fb      	ldrb	r3, [r7, #7]
 800b442:	429a      	cmp	r2, r3
 800b444:	d113      	bne.n	800b46e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b44a:	f043 0220 	orr.w	r2, r3, #32
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	2220      	movs	r2, #32
 800b456:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	2200      	movs	r2, #0
 800b45e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	2200      	movs	r2, #0
 800b466:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800b46a:	2301      	movs	r3, #1
 800b46c:	e00f      	b.n	800b48e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	699a      	ldr	r2, [r3, #24]
 800b474:	68bb      	ldr	r3, [r7, #8]
 800b476:	4013      	ands	r3, r2
 800b478:	68ba      	ldr	r2, [r7, #8]
 800b47a:	429a      	cmp	r2, r3
 800b47c:	bf0c      	ite	eq
 800b47e:	2301      	moveq	r3, #1
 800b480:	2300      	movne	r3, #0
 800b482:	b2db      	uxtb	r3, r3
 800b484:	461a      	mov	r2, r3
 800b486:	79fb      	ldrb	r3, [r7, #7]
 800b488:	429a      	cmp	r2, r3
 800b48a:	d0b4      	beq.n	800b3f6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b48c:	2300      	movs	r3, #0
}
 800b48e:	4618      	mov	r0, r3
 800b490:	3710      	adds	r7, #16
 800b492:	46bd      	mov	sp, r7
 800b494:	bd80      	pop	{r7, pc}

0800b496 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b496:	b580      	push	{r7, lr}
 800b498:	b084      	sub	sp, #16
 800b49a:	af00      	add	r7, sp, #0
 800b49c:	60f8      	str	r0, [r7, #12]
 800b49e:	60b9      	str	r1, [r7, #8]
 800b4a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b4a2:	e033      	b.n	800b50c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b4a4:	687a      	ldr	r2, [r7, #4]
 800b4a6:	68b9      	ldr	r1, [r7, #8]
 800b4a8:	68f8      	ldr	r0, [r7, #12]
 800b4aa:	f000 f90b 	bl	800b6c4 <I2C_IsErrorOccurred>
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d001      	beq.n	800b4b8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	e031      	b.n	800b51c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b4b8:	68bb      	ldr	r3, [r7, #8]
 800b4ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4be:	d025      	beq.n	800b50c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b4c0:	f7fc fe92 	bl	80081e8 <HAL_GetTick>
 800b4c4:	4602      	mov	r2, r0
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	1ad3      	subs	r3, r2, r3
 800b4ca:	68ba      	ldr	r2, [r7, #8]
 800b4cc:	429a      	cmp	r2, r3
 800b4ce:	d302      	bcc.n	800b4d6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b4d0:	68bb      	ldr	r3, [r7, #8]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d11a      	bne.n	800b50c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	699b      	ldr	r3, [r3, #24]
 800b4dc:	f003 0302 	and.w	r3, r3, #2
 800b4e0:	2b02      	cmp	r3, #2
 800b4e2:	d013      	beq.n	800b50c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b4e8:	f043 0220 	orr.w	r2, r3, #32
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	2220      	movs	r2, #32
 800b4f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	2200      	movs	r2, #0
 800b504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b508:	2301      	movs	r3, #1
 800b50a:	e007      	b.n	800b51c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	699b      	ldr	r3, [r3, #24]
 800b512:	f003 0302 	and.w	r3, r3, #2
 800b516:	2b02      	cmp	r3, #2
 800b518:	d1c4      	bne.n	800b4a4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b51a:	2300      	movs	r3, #0
}
 800b51c:	4618      	mov	r0, r3
 800b51e:	3710      	adds	r7, #16
 800b520:	46bd      	mov	sp, r7
 800b522:	bd80      	pop	{r7, pc}

0800b524 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b524:	b580      	push	{r7, lr}
 800b526:	b084      	sub	sp, #16
 800b528:	af00      	add	r7, sp, #0
 800b52a:	60f8      	str	r0, [r7, #12]
 800b52c:	60b9      	str	r1, [r7, #8]
 800b52e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b530:	e02f      	b.n	800b592 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b532:	687a      	ldr	r2, [r7, #4]
 800b534:	68b9      	ldr	r1, [r7, #8]
 800b536:	68f8      	ldr	r0, [r7, #12]
 800b538:	f000 f8c4 	bl	800b6c4 <I2C_IsErrorOccurred>
 800b53c:	4603      	mov	r3, r0
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d001      	beq.n	800b546 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b542:	2301      	movs	r3, #1
 800b544:	e02d      	b.n	800b5a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b546:	f7fc fe4f 	bl	80081e8 <HAL_GetTick>
 800b54a:	4602      	mov	r2, r0
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	1ad3      	subs	r3, r2, r3
 800b550:	68ba      	ldr	r2, [r7, #8]
 800b552:	429a      	cmp	r2, r3
 800b554:	d302      	bcc.n	800b55c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b556:	68bb      	ldr	r3, [r7, #8]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d11a      	bne.n	800b592 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	699b      	ldr	r3, [r3, #24]
 800b562:	f003 0320 	and.w	r3, r3, #32
 800b566:	2b20      	cmp	r3, #32
 800b568:	d013      	beq.n	800b592 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b56e:	f043 0220 	orr.w	r2, r3, #32
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	2220      	movs	r2, #32
 800b57a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	2200      	movs	r2, #0
 800b582:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	2200      	movs	r2, #0
 800b58a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800b58e:	2301      	movs	r3, #1
 800b590:	e007      	b.n	800b5a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	699b      	ldr	r3, [r3, #24]
 800b598:	f003 0320 	and.w	r3, r3, #32
 800b59c:	2b20      	cmp	r3, #32
 800b59e:	d1c8      	bne.n	800b532 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b5a0:	2300      	movs	r3, #0
}
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	3710      	adds	r7, #16
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	bd80      	pop	{r7, pc}
	...

0800b5ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b086      	sub	sp, #24
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	60f8      	str	r0, [r7, #12]
 800b5b4:	60b9      	str	r1, [r7, #8]
 800b5b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800b5bc:	e071      	b.n	800b6a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b5be:	687a      	ldr	r2, [r7, #4]
 800b5c0:	68b9      	ldr	r1, [r7, #8]
 800b5c2:	68f8      	ldr	r0, [r7, #12]
 800b5c4:	f000 f87e 	bl	800b6c4 <I2C_IsErrorOccurred>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d001      	beq.n	800b5d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800b5ce:	2301      	movs	r3, #1
 800b5d0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	699b      	ldr	r3, [r3, #24]
 800b5d8:	f003 0320 	and.w	r3, r3, #32
 800b5dc:	2b20      	cmp	r3, #32
 800b5de:	d13b      	bne.n	800b658 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800b5e0:	7dfb      	ldrb	r3, [r7, #23]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d138      	bne.n	800b658 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	699b      	ldr	r3, [r3, #24]
 800b5ec:	f003 0304 	and.w	r3, r3, #4
 800b5f0:	2b04      	cmp	r3, #4
 800b5f2:	d105      	bne.n	800b600 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d001      	beq.n	800b600 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	699b      	ldr	r3, [r3, #24]
 800b606:	f003 0310 	and.w	r3, r3, #16
 800b60a:	2b10      	cmp	r3, #16
 800b60c:	d121      	bne.n	800b652 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	2210      	movs	r2, #16
 800b614:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	2204      	movs	r2, #4
 800b61a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	2220      	movs	r2, #32
 800b622:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	6859      	ldr	r1, [r3, #4]
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	681a      	ldr	r2, [r3, #0]
 800b62e:	4b24      	ldr	r3, [pc, #144]	@ (800b6c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800b630:	400b      	ands	r3, r1
 800b632:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	2220      	movs	r2, #32
 800b638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	2200      	movs	r2, #0
 800b640:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	2200      	movs	r2, #0
 800b648:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b64c:	2301      	movs	r3, #1
 800b64e:	75fb      	strb	r3, [r7, #23]
 800b650:	e002      	b.n	800b658 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	2200      	movs	r2, #0
 800b656:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800b658:	f7fc fdc6 	bl	80081e8 <HAL_GetTick>
 800b65c:	4602      	mov	r2, r0
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	1ad3      	subs	r3, r2, r3
 800b662:	68ba      	ldr	r2, [r7, #8]
 800b664:	429a      	cmp	r2, r3
 800b666:	d302      	bcc.n	800b66e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d119      	bne.n	800b6a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800b66e:	7dfb      	ldrb	r3, [r7, #23]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d116      	bne.n	800b6a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	699b      	ldr	r3, [r3, #24]
 800b67a:	f003 0304 	and.w	r3, r3, #4
 800b67e:	2b04      	cmp	r3, #4
 800b680:	d00f      	beq.n	800b6a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b686:	f043 0220 	orr.w	r2, r3, #32
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	2220      	movs	r2, #32
 800b692:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	2200      	movs	r2, #0
 800b69a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b69e:	2301      	movs	r3, #1
 800b6a0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	699b      	ldr	r3, [r3, #24]
 800b6a8:	f003 0304 	and.w	r3, r3, #4
 800b6ac:	2b04      	cmp	r3, #4
 800b6ae:	d002      	beq.n	800b6b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800b6b0:	7dfb      	ldrb	r3, [r7, #23]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d083      	beq.n	800b5be <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800b6b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	3718      	adds	r7, #24
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	bd80      	pop	{r7, pc}
 800b6c0:	fe00e800 	.word	0xfe00e800

0800b6c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b08a      	sub	sp, #40	@ 0x28
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	60f8      	str	r0, [r7, #12]
 800b6cc:	60b9      	str	r1, [r7, #8]
 800b6ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	699b      	ldr	r3, [r3, #24]
 800b6dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b6de:	2300      	movs	r3, #0
 800b6e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b6e6:	69bb      	ldr	r3, [r7, #24]
 800b6e8:	f003 0310 	and.w	r3, r3, #16
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d068      	beq.n	800b7c2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	2210      	movs	r2, #16
 800b6f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b6f8:	e049      	b.n	800b78e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b6fa:	68bb      	ldr	r3, [r7, #8]
 800b6fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b700:	d045      	beq.n	800b78e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b702:	f7fc fd71 	bl	80081e8 <HAL_GetTick>
 800b706:	4602      	mov	r2, r0
 800b708:	69fb      	ldr	r3, [r7, #28]
 800b70a:	1ad3      	subs	r3, r2, r3
 800b70c:	68ba      	ldr	r2, [r7, #8]
 800b70e:	429a      	cmp	r2, r3
 800b710:	d302      	bcc.n	800b718 <I2C_IsErrorOccurred+0x54>
 800b712:	68bb      	ldr	r3, [r7, #8]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d13a      	bne.n	800b78e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	685b      	ldr	r3, [r3, #4]
 800b71e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b722:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b72a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	699b      	ldr	r3, [r3, #24]
 800b732:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b736:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b73a:	d121      	bne.n	800b780 <I2C_IsErrorOccurred+0xbc>
 800b73c:	697b      	ldr	r3, [r7, #20]
 800b73e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b742:	d01d      	beq.n	800b780 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b744:	7cfb      	ldrb	r3, [r7, #19]
 800b746:	2b20      	cmp	r3, #32
 800b748:	d01a      	beq.n	800b780 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	685a      	ldr	r2, [r3, #4]
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b758:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b75a:	f7fc fd45 	bl	80081e8 <HAL_GetTick>
 800b75e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b760:	e00e      	b.n	800b780 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b762:	f7fc fd41 	bl	80081e8 <HAL_GetTick>
 800b766:	4602      	mov	r2, r0
 800b768:	69fb      	ldr	r3, [r7, #28]
 800b76a:	1ad3      	subs	r3, r2, r3
 800b76c:	2b19      	cmp	r3, #25
 800b76e:	d907      	bls.n	800b780 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b770:	6a3b      	ldr	r3, [r7, #32]
 800b772:	f043 0320 	orr.w	r3, r3, #32
 800b776:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b778:	2301      	movs	r3, #1
 800b77a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b77e:	e006      	b.n	800b78e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	699b      	ldr	r3, [r3, #24]
 800b786:	f003 0320 	and.w	r3, r3, #32
 800b78a:	2b20      	cmp	r3, #32
 800b78c:	d1e9      	bne.n	800b762 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	699b      	ldr	r3, [r3, #24]
 800b794:	f003 0320 	and.w	r3, r3, #32
 800b798:	2b20      	cmp	r3, #32
 800b79a:	d003      	beq.n	800b7a4 <I2C_IsErrorOccurred+0xe0>
 800b79c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d0aa      	beq.n	800b6fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b7a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d103      	bne.n	800b7b4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	2220      	movs	r2, #32
 800b7b2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b7b4:	6a3b      	ldr	r3, [r7, #32]
 800b7b6:	f043 0304 	orr.w	r3, r3, #4
 800b7ba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b7bc:	2301      	movs	r3, #1
 800b7be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	699b      	ldr	r3, [r3, #24]
 800b7c8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b7ca:	69bb      	ldr	r3, [r7, #24]
 800b7cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d00b      	beq.n	800b7ec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b7d4:	6a3b      	ldr	r3, [r7, #32]
 800b7d6:	f043 0301 	orr.w	r3, r3, #1
 800b7da:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b7e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b7e6:	2301      	movs	r3, #1
 800b7e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b7ec:	69bb      	ldr	r3, [r7, #24]
 800b7ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d00b      	beq.n	800b80e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b7f6:	6a3b      	ldr	r3, [r7, #32]
 800b7f8:	f043 0308 	orr.w	r3, r3, #8
 800b7fc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b806:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b808:	2301      	movs	r3, #1
 800b80a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b80e:	69bb      	ldr	r3, [r7, #24]
 800b810:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b814:	2b00      	cmp	r3, #0
 800b816:	d00b      	beq.n	800b830 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b818:	6a3b      	ldr	r3, [r7, #32]
 800b81a:	f043 0302 	orr.w	r3, r3, #2
 800b81e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b828:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b82a:	2301      	movs	r3, #1
 800b82c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b830:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b834:	2b00      	cmp	r3, #0
 800b836:	d01c      	beq.n	800b872 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b838:	68f8      	ldr	r0, [r7, #12]
 800b83a:	f7ff fdaf 	bl	800b39c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	6859      	ldr	r1, [r3, #4]
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	681a      	ldr	r2, [r3, #0]
 800b848:	4b0d      	ldr	r3, [pc, #52]	@ (800b880 <I2C_IsErrorOccurred+0x1bc>)
 800b84a:	400b      	ands	r3, r1
 800b84c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b852:	6a3b      	ldr	r3, [r7, #32]
 800b854:	431a      	orrs	r2, r3
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	2220      	movs	r2, #32
 800b85e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	2200      	movs	r2, #0
 800b866:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	2200      	movs	r2, #0
 800b86e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b872:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b876:	4618      	mov	r0, r3
 800b878:	3728      	adds	r7, #40	@ 0x28
 800b87a:	46bd      	mov	sp, r7
 800b87c:	bd80      	pop	{r7, pc}
 800b87e:	bf00      	nop
 800b880:	fe00e800 	.word	0xfe00e800

0800b884 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b884:	b480      	push	{r7}
 800b886:	b087      	sub	sp, #28
 800b888:	af00      	add	r7, sp, #0
 800b88a:	60f8      	str	r0, [r7, #12]
 800b88c:	607b      	str	r3, [r7, #4]
 800b88e:	460b      	mov	r3, r1
 800b890:	817b      	strh	r3, [r7, #10]
 800b892:	4613      	mov	r3, r2
 800b894:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b896:	897b      	ldrh	r3, [r7, #10]
 800b898:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b89c:	7a7b      	ldrb	r3, [r7, #9]
 800b89e:	041b      	lsls	r3, r3, #16
 800b8a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b8a4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b8aa:	6a3b      	ldr	r3, [r7, #32]
 800b8ac:	4313      	orrs	r3, r2
 800b8ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b8b2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	685a      	ldr	r2, [r3, #4]
 800b8ba:	6a3b      	ldr	r3, [r7, #32]
 800b8bc:	0d5b      	lsrs	r3, r3, #21
 800b8be:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b8c2:	4b08      	ldr	r3, [pc, #32]	@ (800b8e4 <I2C_TransferConfig+0x60>)
 800b8c4:	430b      	orrs	r3, r1
 800b8c6:	43db      	mvns	r3, r3
 800b8c8:	ea02 0103 	and.w	r1, r2, r3
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	697a      	ldr	r2, [r7, #20]
 800b8d2:	430a      	orrs	r2, r1
 800b8d4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b8d6:	bf00      	nop
 800b8d8:	371c      	adds	r7, #28
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e0:	4770      	bx	lr
 800b8e2:	bf00      	nop
 800b8e4:	03ff63ff 	.word	0x03ff63ff

0800b8e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b8e8:	b480      	push	{r7}
 800b8ea:	b083      	sub	sp, #12
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	6078      	str	r0, [r7, #4]
 800b8f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b8f8:	b2db      	uxtb	r3, r3
 800b8fa:	2b20      	cmp	r3, #32
 800b8fc:	d138      	bne.n	800b970 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b904:	2b01      	cmp	r3, #1
 800b906:	d101      	bne.n	800b90c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b908:	2302      	movs	r3, #2
 800b90a:	e032      	b.n	800b972 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2201      	movs	r2, #1
 800b910:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	2224      	movs	r2, #36	@ 0x24
 800b918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	681a      	ldr	r2, [r3, #0]
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	f022 0201 	bic.w	r2, r2, #1
 800b92a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	681a      	ldr	r2, [r3, #0]
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b93a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	6819      	ldr	r1, [r3, #0]
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	683a      	ldr	r2, [r7, #0]
 800b948:	430a      	orrs	r2, r1
 800b94a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	681a      	ldr	r2, [r3, #0]
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	f042 0201 	orr.w	r2, r2, #1
 800b95a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2220      	movs	r2, #32
 800b960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2200      	movs	r2, #0
 800b968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b96c:	2300      	movs	r3, #0
 800b96e:	e000      	b.n	800b972 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b970:	2302      	movs	r3, #2
  }
}
 800b972:	4618      	mov	r0, r3
 800b974:	370c      	adds	r7, #12
 800b976:	46bd      	mov	sp, r7
 800b978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97c:	4770      	bx	lr

0800b97e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b97e:	b480      	push	{r7}
 800b980:	b085      	sub	sp, #20
 800b982:	af00      	add	r7, sp, #0
 800b984:	6078      	str	r0, [r7, #4]
 800b986:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b98e:	b2db      	uxtb	r3, r3
 800b990:	2b20      	cmp	r3, #32
 800b992:	d139      	bne.n	800ba08 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b99a:	2b01      	cmp	r3, #1
 800b99c:	d101      	bne.n	800b9a2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b99e:	2302      	movs	r3, #2
 800b9a0:	e033      	b.n	800ba0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2201      	movs	r2, #1
 800b9a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	2224      	movs	r2, #36	@ 0x24
 800b9ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	681a      	ldr	r2, [r3, #0]
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	f022 0201 	bic.w	r2, r2, #1
 800b9c0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b9d0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b9d2:	683b      	ldr	r3, [r7, #0]
 800b9d4:	021b      	lsls	r3, r3, #8
 800b9d6:	68fa      	ldr	r2, [r7, #12]
 800b9d8:	4313      	orrs	r3, r2
 800b9da:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	68fa      	ldr	r2, [r7, #12]
 800b9e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	681a      	ldr	r2, [r3, #0]
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	f042 0201 	orr.w	r2, r2, #1
 800b9f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	2220      	movs	r2, #32
 800b9f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	2200      	movs	r2, #0
 800ba00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ba04:	2300      	movs	r3, #0
 800ba06:	e000      	b.n	800ba0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800ba08:	2302      	movs	r3, #2
  }
}
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	3714      	adds	r7, #20
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba14:	4770      	bx	lr

0800ba16 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800ba16:	b580      	push	{r7, lr}
 800ba18:	b084      	sub	sp, #16
 800ba1a:	af00      	add	r7, sp, #0
 800ba1c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d101      	bne.n	800ba28 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800ba24:	2301      	movs	r3, #1
 800ba26:	e0c0      	b.n	800bbaa <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800ba2e:	b2db      	uxtb	r3, r3
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d106      	bne.n	800ba42 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2200      	movs	r2, #0
 800ba38:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800ba3c:	6878      	ldr	r0, [r7, #4]
 800ba3e:	f00b fd2f 	bl	80174a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2203      	movs	r2, #3
 800ba46:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	4618      	mov	r0, r3
 800ba50:	f004 ff7f 	bl	8010952 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ba54:	2300      	movs	r3, #0
 800ba56:	73fb      	strb	r3, [r7, #15]
 800ba58:	e03e      	b.n	800bad8 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800ba5a:	7bfa      	ldrb	r2, [r7, #15]
 800ba5c:	6879      	ldr	r1, [r7, #4]
 800ba5e:	4613      	mov	r3, r2
 800ba60:	009b      	lsls	r3, r3, #2
 800ba62:	4413      	add	r3, r2
 800ba64:	00db      	lsls	r3, r3, #3
 800ba66:	440b      	add	r3, r1
 800ba68:	3311      	adds	r3, #17
 800ba6a:	2201      	movs	r2, #1
 800ba6c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800ba6e:	7bfa      	ldrb	r2, [r7, #15]
 800ba70:	6879      	ldr	r1, [r7, #4]
 800ba72:	4613      	mov	r3, r2
 800ba74:	009b      	lsls	r3, r3, #2
 800ba76:	4413      	add	r3, r2
 800ba78:	00db      	lsls	r3, r3, #3
 800ba7a:	440b      	add	r3, r1
 800ba7c:	3310      	adds	r3, #16
 800ba7e:	7bfa      	ldrb	r2, [r7, #15]
 800ba80:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800ba82:	7bfa      	ldrb	r2, [r7, #15]
 800ba84:	6879      	ldr	r1, [r7, #4]
 800ba86:	4613      	mov	r3, r2
 800ba88:	009b      	lsls	r3, r3, #2
 800ba8a:	4413      	add	r3, r2
 800ba8c:	00db      	lsls	r3, r3, #3
 800ba8e:	440b      	add	r3, r1
 800ba90:	3313      	adds	r3, #19
 800ba92:	2200      	movs	r2, #0
 800ba94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800ba96:	7bfa      	ldrb	r2, [r7, #15]
 800ba98:	6879      	ldr	r1, [r7, #4]
 800ba9a:	4613      	mov	r3, r2
 800ba9c:	009b      	lsls	r3, r3, #2
 800ba9e:	4413      	add	r3, r2
 800baa0:	00db      	lsls	r3, r3, #3
 800baa2:	440b      	add	r3, r1
 800baa4:	3320      	adds	r3, #32
 800baa6:	2200      	movs	r2, #0
 800baa8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800baaa:	7bfa      	ldrb	r2, [r7, #15]
 800baac:	6879      	ldr	r1, [r7, #4]
 800baae:	4613      	mov	r3, r2
 800bab0:	009b      	lsls	r3, r3, #2
 800bab2:	4413      	add	r3, r2
 800bab4:	00db      	lsls	r3, r3, #3
 800bab6:	440b      	add	r3, r1
 800bab8:	3324      	adds	r3, #36	@ 0x24
 800baba:	2200      	movs	r2, #0
 800babc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800babe:	7bfb      	ldrb	r3, [r7, #15]
 800bac0:	6879      	ldr	r1, [r7, #4]
 800bac2:	1c5a      	adds	r2, r3, #1
 800bac4:	4613      	mov	r3, r2
 800bac6:	009b      	lsls	r3, r3, #2
 800bac8:	4413      	add	r3, r2
 800baca:	00db      	lsls	r3, r3, #3
 800bacc:	440b      	add	r3, r1
 800bace:	2200      	movs	r2, #0
 800bad0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bad2:	7bfb      	ldrb	r3, [r7, #15]
 800bad4:	3301      	adds	r3, #1
 800bad6:	73fb      	strb	r3, [r7, #15]
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	791b      	ldrb	r3, [r3, #4]
 800badc:	7bfa      	ldrb	r2, [r7, #15]
 800bade:	429a      	cmp	r2, r3
 800bae0:	d3bb      	bcc.n	800ba5a <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bae2:	2300      	movs	r3, #0
 800bae4:	73fb      	strb	r3, [r7, #15]
 800bae6:	e044      	b.n	800bb72 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800bae8:	7bfa      	ldrb	r2, [r7, #15]
 800baea:	6879      	ldr	r1, [r7, #4]
 800baec:	4613      	mov	r3, r2
 800baee:	009b      	lsls	r3, r3, #2
 800baf0:	4413      	add	r3, r2
 800baf2:	00db      	lsls	r3, r3, #3
 800baf4:	440b      	add	r3, r1
 800baf6:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800bafa:	2200      	movs	r2, #0
 800bafc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800bafe:	7bfa      	ldrb	r2, [r7, #15]
 800bb00:	6879      	ldr	r1, [r7, #4]
 800bb02:	4613      	mov	r3, r2
 800bb04:	009b      	lsls	r3, r3, #2
 800bb06:	4413      	add	r3, r2
 800bb08:	00db      	lsls	r3, r3, #3
 800bb0a:	440b      	add	r3, r1
 800bb0c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bb10:	7bfa      	ldrb	r2, [r7, #15]
 800bb12:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800bb14:	7bfa      	ldrb	r2, [r7, #15]
 800bb16:	6879      	ldr	r1, [r7, #4]
 800bb18:	4613      	mov	r3, r2
 800bb1a:	009b      	lsls	r3, r3, #2
 800bb1c:	4413      	add	r3, r2
 800bb1e:	00db      	lsls	r3, r3, #3
 800bb20:	440b      	add	r3, r1
 800bb22:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800bb26:	2200      	movs	r2, #0
 800bb28:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800bb2a:	7bfa      	ldrb	r2, [r7, #15]
 800bb2c:	6879      	ldr	r1, [r7, #4]
 800bb2e:	4613      	mov	r3, r2
 800bb30:	009b      	lsls	r3, r3, #2
 800bb32:	4413      	add	r3, r2
 800bb34:	00db      	lsls	r3, r3, #3
 800bb36:	440b      	add	r3, r1
 800bb38:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800bb40:	7bfa      	ldrb	r2, [r7, #15]
 800bb42:	6879      	ldr	r1, [r7, #4]
 800bb44:	4613      	mov	r3, r2
 800bb46:	009b      	lsls	r3, r3, #2
 800bb48:	4413      	add	r3, r2
 800bb4a:	00db      	lsls	r3, r3, #3
 800bb4c:	440b      	add	r3, r1
 800bb4e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bb52:	2200      	movs	r2, #0
 800bb54:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800bb56:	7bfa      	ldrb	r2, [r7, #15]
 800bb58:	6879      	ldr	r1, [r7, #4]
 800bb5a:	4613      	mov	r3, r2
 800bb5c:	009b      	lsls	r3, r3, #2
 800bb5e:	4413      	add	r3, r2
 800bb60:	00db      	lsls	r3, r3, #3
 800bb62:	440b      	add	r3, r1
 800bb64:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800bb68:	2200      	movs	r2, #0
 800bb6a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bb6c:	7bfb      	ldrb	r3, [r7, #15]
 800bb6e:	3301      	adds	r3, #1
 800bb70:	73fb      	strb	r3, [r7, #15]
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	791b      	ldrb	r3, [r3, #4]
 800bb76:	7bfa      	ldrb	r2, [r7, #15]
 800bb78:	429a      	cmp	r2, r3
 800bb7a:	d3b5      	bcc.n	800bae8 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	6818      	ldr	r0, [r3, #0]
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	3304      	adds	r3, #4
 800bb84:	e893 0006 	ldmia.w	r3, {r1, r2}
 800bb88:	f004 fefe 	bl	8010988 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2200      	movs	r2, #0
 800bb90:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	2201      	movs	r2, #1
 800bb96:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	7a9b      	ldrb	r3, [r3, #10]
 800bb9e:	2b01      	cmp	r3, #1
 800bba0:	d102      	bne.n	800bba8 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800bba2:	6878      	ldr	r0, [r7, #4]
 800bba4:	f001 fc0e 	bl	800d3c4 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800bba8:	2300      	movs	r3, #0
}
 800bbaa:	4618      	mov	r0, r3
 800bbac:	3710      	adds	r7, #16
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	bd80      	pop	{r7, pc}

0800bbb2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800bbb2:	b580      	push	{r7, lr}
 800bbb4:	b082      	sub	sp, #8
 800bbb6:	af00      	add	r7, sp, #0
 800bbb8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800bbc0:	2b01      	cmp	r3, #1
 800bbc2:	d101      	bne.n	800bbc8 <HAL_PCD_Start+0x16>
 800bbc4:	2302      	movs	r3, #2
 800bbc6:	e012      	b.n	800bbee <HAL_PCD_Start+0x3c>
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	2201      	movs	r2, #1
 800bbcc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	4618      	mov	r0, r3
 800bbd6:	f004 fea5 	bl	8010924 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	4618      	mov	r0, r3
 800bbe0:	f006 fc82 	bl	80124e8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800bbec:	2300      	movs	r3, #0
}
 800bbee:	4618      	mov	r0, r3
 800bbf0:	3708      	adds	r7, #8
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	bd80      	pop	{r7, pc}

0800bbf6 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800bbf6:	b580      	push	{r7, lr}
 800bbf8:	b084      	sub	sp, #16
 800bbfa:	af00      	add	r7, sp, #0
 800bbfc:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	4618      	mov	r0, r3
 800bc04:	f006 fc87 	bl	8012516 <USB_ReadInterrupts>
 800bc08:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d003      	beq.n	800bc1c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800bc14:	6878      	ldr	r0, [r7, #4]
 800bc16:	f000 fb06 	bl	800c226 <PCD_EP_ISR_Handler>

    return;
 800bc1a:	e110      	b.n	800be3e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d013      	beq.n	800bc4e <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bc2e:	b29a      	uxth	r2, r3
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800bc38:	b292      	uxth	r2, r2
 800bc3a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800bc3e:	6878      	ldr	r0, [r7, #4]
 800bc40:	f00b fcbf 	bl	80175c2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800bc44:	2100      	movs	r1, #0
 800bc46:	6878      	ldr	r0, [r7, #4]
 800bc48:	f000 f8fc 	bl	800be44 <HAL_PCD_SetAddress>

    return;
 800bc4c:	e0f7      	b.n	800be3e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d00c      	beq.n	800bc72 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bc60:	b29a      	uxth	r2, r3
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800bc6a:	b292      	uxth	r2, r2
 800bc6c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800bc70:	e0e5      	b.n	800be3e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d00c      	beq.n	800bc96 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bc84:	b29a      	uxth	r2, r3
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800bc8e:	b292      	uxth	r2, r2
 800bc90:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800bc94:	e0d3      	b.n	800be3e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d034      	beq.n	800bd0a <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bca8:	b29a      	uxth	r2, r3
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	f022 0204 	bic.w	r2, r2, #4
 800bcb2:	b292      	uxth	r2, r2
 800bcb4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bcc0:	b29a      	uxth	r2, r3
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	f022 0208 	bic.w	r2, r2, #8
 800bcca:	b292      	uxth	r2, r2
 800bccc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800bcd6:	2b01      	cmp	r3, #1
 800bcd8:	d107      	bne.n	800bcea <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	2200      	movs	r2, #0
 800bcde:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800bce2:	2100      	movs	r1, #0
 800bce4:	6878      	ldr	r0, [r7, #4]
 800bce6:	f00b fe5f 	bl	80179a8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800bcea:	6878      	ldr	r0, [r7, #4]
 800bcec:	f00b fca2 	bl	8017634 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bcf8:	b29a      	uxth	r2, r3
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800bd02:	b292      	uxth	r2, r2
 800bd04:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800bd08:	e099      	b.n	800be3e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d027      	beq.n	800bd64 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bd1c:	b29a      	uxth	r2, r3
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	f042 0208 	orr.w	r2, r2, #8
 800bd26:	b292      	uxth	r2, r2
 800bd28:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bd34:	b29a      	uxth	r2, r3
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800bd3e:	b292      	uxth	r2, r2
 800bd40:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bd4c:	b29a      	uxth	r2, r3
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	f042 0204 	orr.w	r2, r2, #4
 800bd56:	b292      	uxth	r2, r2
 800bd58:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800bd5c:	6878      	ldr	r0, [r7, #4]
 800bd5e:	f00b fc4f 	bl	8017600 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800bd62:	e06c      	b.n	800be3e <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d040      	beq.n	800bdf0 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bd76:	b29a      	uxth	r2, r3
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bd80:	b292      	uxth	r2, r2
 800bd82:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d12b      	bne.n	800bde8 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bd98:	b29a      	uxth	r2, r3
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	f042 0204 	orr.w	r2, r2, #4
 800bda2:	b292      	uxth	r2, r2
 800bda4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800bdb0:	b29a      	uxth	r2, r3
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	f042 0208 	orr.w	r2, r2, #8
 800bdba:	b292      	uxth	r2, r2
 800bdbc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800bdd0:	b29b      	uxth	r3, r3
 800bdd2:	089b      	lsrs	r3, r3, #2
 800bdd4:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800bdde:	2101      	movs	r1, #1
 800bde0:	6878      	ldr	r0, [r7, #4]
 800bde2:	f00b fde1 	bl	80179a8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800bde6:	e02a      	b.n	800be3e <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800bde8:	6878      	ldr	r0, [r7, #4]
 800bdea:	f00b fc09 	bl	8017600 <HAL_PCD_SuspendCallback>
    return;
 800bdee:	e026      	b.n	800be3e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d00f      	beq.n	800be1a <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800be02:	b29a      	uxth	r2, r3
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800be0c:	b292      	uxth	r2, r2
 800be0e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800be12:	6878      	ldr	r0, [r7, #4]
 800be14:	f00b fbc7 	bl	80175a6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800be18:	e011      	b.n	800be3e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be20:	2b00      	cmp	r3, #0
 800be22:	d00c      	beq.n	800be3e <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800be2c:	b29a      	uxth	r2, r3
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800be36:	b292      	uxth	r2, r2
 800be38:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800be3c:	bf00      	nop
  }
}
 800be3e:	3710      	adds	r7, #16
 800be40:	46bd      	mov	sp, r7
 800be42:	bd80      	pop	{r7, pc}

0800be44 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800be44:	b580      	push	{r7, lr}
 800be46:	b082      	sub	sp, #8
 800be48:	af00      	add	r7, sp, #0
 800be4a:	6078      	str	r0, [r7, #4]
 800be4c:	460b      	mov	r3, r1
 800be4e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800be56:	2b01      	cmp	r3, #1
 800be58:	d101      	bne.n	800be5e <HAL_PCD_SetAddress+0x1a>
 800be5a:	2302      	movs	r3, #2
 800be5c:	e012      	b.n	800be84 <HAL_PCD_SetAddress+0x40>
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	2201      	movs	r2, #1
 800be62:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	78fa      	ldrb	r2, [r7, #3]
 800be6a:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	78fa      	ldrb	r2, [r7, #3]
 800be72:	4611      	mov	r1, r2
 800be74:	4618      	mov	r0, r3
 800be76:	f006 fb23 	bl	80124c0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	2200      	movs	r2, #0
 800be7e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800be82:	2300      	movs	r3, #0
}
 800be84:	4618      	mov	r0, r3
 800be86:	3708      	adds	r7, #8
 800be88:	46bd      	mov	sp, r7
 800be8a:	bd80      	pop	{r7, pc}

0800be8c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b084      	sub	sp, #16
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
 800be94:	4608      	mov	r0, r1
 800be96:	4611      	mov	r1, r2
 800be98:	461a      	mov	r2, r3
 800be9a:	4603      	mov	r3, r0
 800be9c:	70fb      	strb	r3, [r7, #3]
 800be9e:	460b      	mov	r3, r1
 800bea0:	803b      	strh	r3, [r7, #0]
 800bea2:	4613      	mov	r3, r2
 800bea4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800bea6:	2300      	movs	r3, #0
 800bea8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800beaa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	da0e      	bge.n	800bed0 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800beb2:	78fb      	ldrb	r3, [r7, #3]
 800beb4:	f003 0207 	and.w	r2, r3, #7
 800beb8:	4613      	mov	r3, r2
 800beba:	009b      	lsls	r3, r3, #2
 800bebc:	4413      	add	r3, r2
 800bebe:	00db      	lsls	r3, r3, #3
 800bec0:	3310      	adds	r3, #16
 800bec2:	687a      	ldr	r2, [r7, #4]
 800bec4:	4413      	add	r3, r2
 800bec6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	2201      	movs	r2, #1
 800becc:	705a      	strb	r2, [r3, #1]
 800bece:	e00e      	b.n	800beee <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800bed0:	78fb      	ldrb	r3, [r7, #3]
 800bed2:	f003 0207 	and.w	r2, r3, #7
 800bed6:	4613      	mov	r3, r2
 800bed8:	009b      	lsls	r3, r3, #2
 800beda:	4413      	add	r3, r2
 800bedc:	00db      	lsls	r3, r3, #3
 800bede:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bee2:	687a      	ldr	r2, [r7, #4]
 800bee4:	4413      	add	r3, r2
 800bee6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	2200      	movs	r2, #0
 800beec:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800beee:	78fb      	ldrb	r3, [r7, #3]
 800bef0:	f003 0307 	and.w	r3, r3, #7
 800bef4:	b2da      	uxtb	r2, r3
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800befa:	883b      	ldrh	r3, [r7, #0]
 800befc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	78ba      	ldrb	r2, [r7, #2]
 800bf08:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800bf0a:	78bb      	ldrb	r3, [r7, #2]
 800bf0c:	2b02      	cmp	r3, #2
 800bf0e:	d102      	bne.n	800bf16 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	2200      	movs	r2, #0
 800bf14:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800bf1c:	2b01      	cmp	r3, #1
 800bf1e:	d101      	bne.n	800bf24 <HAL_PCD_EP_Open+0x98>
 800bf20:	2302      	movs	r3, #2
 800bf22:	e00e      	b.n	800bf42 <HAL_PCD_EP_Open+0xb6>
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2201      	movs	r2, #1
 800bf28:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	68f9      	ldr	r1, [r7, #12]
 800bf32:	4618      	mov	r0, r3
 800bf34:	f004 fd46 	bl	80109c4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800bf40:	7afb      	ldrb	r3, [r7, #11]
}
 800bf42:	4618      	mov	r0, r3
 800bf44:	3710      	adds	r7, #16
 800bf46:	46bd      	mov	sp, r7
 800bf48:	bd80      	pop	{r7, pc}

0800bf4a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800bf4a:	b580      	push	{r7, lr}
 800bf4c:	b084      	sub	sp, #16
 800bf4e:	af00      	add	r7, sp, #0
 800bf50:	6078      	str	r0, [r7, #4]
 800bf52:	460b      	mov	r3, r1
 800bf54:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800bf56:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	da0e      	bge.n	800bf7c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800bf5e:	78fb      	ldrb	r3, [r7, #3]
 800bf60:	f003 0207 	and.w	r2, r3, #7
 800bf64:	4613      	mov	r3, r2
 800bf66:	009b      	lsls	r3, r3, #2
 800bf68:	4413      	add	r3, r2
 800bf6a:	00db      	lsls	r3, r3, #3
 800bf6c:	3310      	adds	r3, #16
 800bf6e:	687a      	ldr	r2, [r7, #4]
 800bf70:	4413      	add	r3, r2
 800bf72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	2201      	movs	r2, #1
 800bf78:	705a      	strb	r2, [r3, #1]
 800bf7a:	e00e      	b.n	800bf9a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800bf7c:	78fb      	ldrb	r3, [r7, #3]
 800bf7e:	f003 0207 	and.w	r2, r3, #7
 800bf82:	4613      	mov	r3, r2
 800bf84:	009b      	lsls	r3, r3, #2
 800bf86:	4413      	add	r3, r2
 800bf88:	00db      	lsls	r3, r3, #3
 800bf8a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bf8e:	687a      	ldr	r2, [r7, #4]
 800bf90:	4413      	add	r3, r2
 800bf92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	2200      	movs	r2, #0
 800bf98:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800bf9a:	78fb      	ldrb	r3, [r7, #3]
 800bf9c:	f003 0307 	and.w	r3, r3, #7
 800bfa0:	b2da      	uxtb	r2, r3
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800bfac:	2b01      	cmp	r3, #1
 800bfae:	d101      	bne.n	800bfb4 <HAL_PCD_EP_Close+0x6a>
 800bfb0:	2302      	movs	r3, #2
 800bfb2:	e00e      	b.n	800bfd2 <HAL_PCD_EP_Close+0x88>
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2201      	movs	r2, #1
 800bfb8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	68f9      	ldr	r1, [r7, #12]
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	f005 f9e6 	bl	8011394 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	2200      	movs	r2, #0
 800bfcc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800bfd0:	2300      	movs	r3, #0
}
 800bfd2:	4618      	mov	r0, r3
 800bfd4:	3710      	adds	r7, #16
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	bd80      	pop	{r7, pc}

0800bfda <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800bfda:	b580      	push	{r7, lr}
 800bfdc:	b086      	sub	sp, #24
 800bfde:	af00      	add	r7, sp, #0
 800bfe0:	60f8      	str	r0, [r7, #12]
 800bfe2:	607a      	str	r2, [r7, #4]
 800bfe4:	603b      	str	r3, [r7, #0]
 800bfe6:	460b      	mov	r3, r1
 800bfe8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800bfea:	7afb      	ldrb	r3, [r7, #11]
 800bfec:	f003 0207 	and.w	r2, r3, #7
 800bff0:	4613      	mov	r3, r2
 800bff2:	009b      	lsls	r3, r3, #2
 800bff4:	4413      	add	r3, r2
 800bff6:	00db      	lsls	r3, r3, #3
 800bff8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bffc:	68fa      	ldr	r2, [r7, #12]
 800bffe:	4413      	add	r3, r2
 800c000:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c002:	697b      	ldr	r3, [r7, #20]
 800c004:	687a      	ldr	r2, [r7, #4]
 800c006:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800c008:	697b      	ldr	r3, [r7, #20]
 800c00a:	683a      	ldr	r2, [r7, #0]
 800c00c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800c00e:	697b      	ldr	r3, [r7, #20]
 800c010:	2200      	movs	r2, #0
 800c012:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800c014:	697b      	ldr	r3, [r7, #20]
 800c016:	2200      	movs	r2, #0
 800c018:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c01a:	7afb      	ldrb	r3, [r7, #11]
 800c01c:	f003 0307 	and.w	r3, r3, #7
 800c020:	b2da      	uxtb	r2, r3
 800c022:	697b      	ldr	r3, [r7, #20]
 800c024:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	6979      	ldr	r1, [r7, #20]
 800c02c:	4618      	mov	r0, r3
 800c02e:	f005 fb9e 	bl	801176e <USB_EPStartXfer>

  return HAL_OK;
 800c032:	2300      	movs	r3, #0
}
 800c034:	4618      	mov	r0, r3
 800c036:	3718      	adds	r7, #24
 800c038:	46bd      	mov	sp, r7
 800c03a:	bd80      	pop	{r7, pc}

0800c03c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c03c:	b480      	push	{r7}
 800c03e:	b083      	sub	sp, #12
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
 800c044:	460b      	mov	r3, r1
 800c046:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c048:	78fb      	ldrb	r3, [r7, #3]
 800c04a:	f003 0207 	and.w	r2, r3, #7
 800c04e:	6879      	ldr	r1, [r7, #4]
 800c050:	4613      	mov	r3, r2
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	4413      	add	r3, r2
 800c056:	00db      	lsls	r3, r3, #3
 800c058:	440b      	add	r3, r1
 800c05a:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800c05e:	681b      	ldr	r3, [r3, #0]
}
 800c060:	4618      	mov	r0, r3
 800c062:	370c      	adds	r7, #12
 800c064:	46bd      	mov	sp, r7
 800c066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06a:	4770      	bx	lr

0800c06c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b086      	sub	sp, #24
 800c070:	af00      	add	r7, sp, #0
 800c072:	60f8      	str	r0, [r7, #12]
 800c074:	607a      	str	r2, [r7, #4]
 800c076:	603b      	str	r3, [r7, #0]
 800c078:	460b      	mov	r3, r1
 800c07a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c07c:	7afb      	ldrb	r3, [r7, #11]
 800c07e:	f003 0207 	and.w	r2, r3, #7
 800c082:	4613      	mov	r3, r2
 800c084:	009b      	lsls	r3, r3, #2
 800c086:	4413      	add	r3, r2
 800c088:	00db      	lsls	r3, r3, #3
 800c08a:	3310      	adds	r3, #16
 800c08c:	68fa      	ldr	r2, [r7, #12]
 800c08e:	4413      	add	r3, r2
 800c090:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c092:	697b      	ldr	r3, [r7, #20]
 800c094:	687a      	ldr	r2, [r7, #4]
 800c096:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800c098:	697b      	ldr	r3, [r7, #20]
 800c09a:	683a      	ldr	r2, [r7, #0]
 800c09c:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800c09e:	697b      	ldr	r3, [r7, #20]
 800c0a0:	2201      	movs	r2, #1
 800c0a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800c0a6:	697b      	ldr	r3, [r7, #20]
 800c0a8:	683a      	ldr	r2, [r7, #0]
 800c0aa:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800c0ac:	697b      	ldr	r3, [r7, #20]
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800c0b2:	697b      	ldr	r3, [r7, #20]
 800c0b4:	2201      	movs	r2, #1
 800c0b6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c0b8:	7afb      	ldrb	r3, [r7, #11]
 800c0ba:	f003 0307 	and.w	r3, r3, #7
 800c0be:	b2da      	uxtb	r2, r3
 800c0c0:	697b      	ldr	r3, [r7, #20]
 800c0c2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	6979      	ldr	r1, [r7, #20]
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	f005 fb4f 	bl	801176e <USB_EPStartXfer>

  return HAL_OK;
 800c0d0:	2300      	movs	r3, #0
}
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	3718      	adds	r7, #24
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	bd80      	pop	{r7, pc}

0800c0da <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c0da:	b580      	push	{r7, lr}
 800c0dc:	b084      	sub	sp, #16
 800c0de:	af00      	add	r7, sp, #0
 800c0e0:	6078      	str	r0, [r7, #4]
 800c0e2:	460b      	mov	r3, r1
 800c0e4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800c0e6:	78fb      	ldrb	r3, [r7, #3]
 800c0e8:	f003 0307 	and.w	r3, r3, #7
 800c0ec:	687a      	ldr	r2, [r7, #4]
 800c0ee:	7912      	ldrb	r2, [r2, #4]
 800c0f0:	4293      	cmp	r3, r2
 800c0f2:	d901      	bls.n	800c0f8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800c0f4:	2301      	movs	r3, #1
 800c0f6:	e03e      	b.n	800c176 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c0f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	da0e      	bge.n	800c11e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c100:	78fb      	ldrb	r3, [r7, #3]
 800c102:	f003 0207 	and.w	r2, r3, #7
 800c106:	4613      	mov	r3, r2
 800c108:	009b      	lsls	r3, r3, #2
 800c10a:	4413      	add	r3, r2
 800c10c:	00db      	lsls	r3, r3, #3
 800c10e:	3310      	adds	r3, #16
 800c110:	687a      	ldr	r2, [r7, #4]
 800c112:	4413      	add	r3, r2
 800c114:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	2201      	movs	r2, #1
 800c11a:	705a      	strb	r2, [r3, #1]
 800c11c:	e00c      	b.n	800c138 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c11e:	78fa      	ldrb	r2, [r7, #3]
 800c120:	4613      	mov	r3, r2
 800c122:	009b      	lsls	r3, r3, #2
 800c124:	4413      	add	r3, r2
 800c126:	00db      	lsls	r3, r3, #3
 800c128:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c12c:	687a      	ldr	r2, [r7, #4]
 800c12e:	4413      	add	r3, r2
 800c130:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	2200      	movs	r2, #0
 800c136:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	2201      	movs	r2, #1
 800c13c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c13e:	78fb      	ldrb	r3, [r7, #3]
 800c140:	f003 0307 	and.w	r3, r3, #7
 800c144:	b2da      	uxtb	r2, r3
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c150:	2b01      	cmp	r3, #1
 800c152:	d101      	bne.n	800c158 <HAL_PCD_EP_SetStall+0x7e>
 800c154:	2302      	movs	r3, #2
 800c156:	e00e      	b.n	800c176 <HAL_PCD_EP_SetStall+0x9c>
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	2201      	movs	r2, #1
 800c15c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	68f9      	ldr	r1, [r7, #12]
 800c166:	4618      	mov	r0, r3
 800c168:	f006 f8b0 	bl	80122cc <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	2200      	movs	r2, #0
 800c170:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c174:	2300      	movs	r3, #0
}
 800c176:	4618      	mov	r0, r3
 800c178:	3710      	adds	r7, #16
 800c17a:	46bd      	mov	sp, r7
 800c17c:	bd80      	pop	{r7, pc}

0800c17e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c17e:	b580      	push	{r7, lr}
 800c180:	b084      	sub	sp, #16
 800c182:	af00      	add	r7, sp, #0
 800c184:	6078      	str	r0, [r7, #4]
 800c186:	460b      	mov	r3, r1
 800c188:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800c18a:	78fb      	ldrb	r3, [r7, #3]
 800c18c:	f003 030f 	and.w	r3, r3, #15
 800c190:	687a      	ldr	r2, [r7, #4]
 800c192:	7912      	ldrb	r2, [r2, #4]
 800c194:	4293      	cmp	r3, r2
 800c196:	d901      	bls.n	800c19c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800c198:	2301      	movs	r3, #1
 800c19a:	e040      	b.n	800c21e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c19c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	da0e      	bge.n	800c1c2 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c1a4:	78fb      	ldrb	r3, [r7, #3]
 800c1a6:	f003 0207 	and.w	r2, r3, #7
 800c1aa:	4613      	mov	r3, r2
 800c1ac:	009b      	lsls	r3, r3, #2
 800c1ae:	4413      	add	r3, r2
 800c1b0:	00db      	lsls	r3, r3, #3
 800c1b2:	3310      	adds	r3, #16
 800c1b4:	687a      	ldr	r2, [r7, #4]
 800c1b6:	4413      	add	r3, r2
 800c1b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	2201      	movs	r2, #1
 800c1be:	705a      	strb	r2, [r3, #1]
 800c1c0:	e00e      	b.n	800c1e0 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c1c2:	78fb      	ldrb	r3, [r7, #3]
 800c1c4:	f003 0207 	and.w	r2, r3, #7
 800c1c8:	4613      	mov	r3, r2
 800c1ca:	009b      	lsls	r3, r3, #2
 800c1cc:	4413      	add	r3, r2
 800c1ce:	00db      	lsls	r3, r3, #3
 800c1d0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c1d4:	687a      	ldr	r2, [r7, #4]
 800c1d6:	4413      	add	r3, r2
 800c1d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	2200      	movs	r2, #0
 800c1de:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c1e6:	78fb      	ldrb	r3, [r7, #3]
 800c1e8:	f003 0307 	and.w	r3, r3, #7
 800c1ec:	b2da      	uxtb	r2, r3
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c1f8:	2b01      	cmp	r3, #1
 800c1fa:	d101      	bne.n	800c200 <HAL_PCD_EP_ClrStall+0x82>
 800c1fc:	2302      	movs	r3, #2
 800c1fe:	e00e      	b.n	800c21e <HAL_PCD_EP_ClrStall+0xa0>
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2201      	movs	r2, #1
 800c204:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	68f9      	ldr	r1, [r7, #12]
 800c20e:	4618      	mov	r0, r3
 800c210:	f006 f8ad 	bl	801236e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	2200      	movs	r2, #0
 800c218:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c21c:	2300      	movs	r3, #0
}
 800c21e:	4618      	mov	r0, r3
 800c220:	3710      	adds	r7, #16
 800c222:	46bd      	mov	sp, r7
 800c224:	bd80      	pop	{r7, pc}

0800c226 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800c226:	b580      	push	{r7, lr}
 800c228:	b092      	sub	sp, #72	@ 0x48
 800c22a:	af00      	add	r7, sp, #0
 800c22c:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800c22e:	e333      	b.n	800c898 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c238:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800c23a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c23c:	b2db      	uxtb	r3, r3
 800c23e:	f003 030f 	and.w	r3, r3, #15
 800c242:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800c246:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	f040 8108 	bne.w	800c460 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800c250:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c252:	f003 0310 	and.w	r3, r3, #16
 800c256:	2b00      	cmp	r3, #0
 800c258:	d14c      	bne.n	800c2f4 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	881b      	ldrh	r3, [r3, #0]
 800c260:	b29b      	uxth	r3, r3
 800c262:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800c266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c26a:	813b      	strh	r3, [r7, #8]
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	681a      	ldr	r2, [r3, #0]
 800c270:	893b      	ldrh	r3, [r7, #8]
 800c272:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c276:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c27a:	b29b      	uxth	r3, r3
 800c27c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	3310      	adds	r3, #16
 800c282:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c28c:	b29b      	uxth	r3, r3
 800c28e:	461a      	mov	r2, r3
 800c290:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c292:	781b      	ldrb	r3, [r3, #0]
 800c294:	00db      	lsls	r3, r3, #3
 800c296:	4413      	add	r3, r2
 800c298:	687a      	ldr	r2, [r7, #4]
 800c29a:	6812      	ldr	r2, [r2, #0]
 800c29c:	4413      	add	r3, r2
 800c29e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c2a2:	881b      	ldrh	r3, [r3, #0]
 800c2a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c2a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2aa:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800c2ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2ae:	695a      	ldr	r2, [r3, #20]
 800c2b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2b2:	69db      	ldr	r3, [r3, #28]
 800c2b4:	441a      	add	r2, r3
 800c2b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2b8:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800c2ba:	2100      	movs	r1, #0
 800c2bc:	6878      	ldr	r0, [r7, #4]
 800c2be:	f00b f958 	bl	8017572 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	7b1b      	ldrb	r3, [r3, #12]
 800c2c6:	b2db      	uxtb	r3, r3
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	f000 82e5 	beq.w	800c898 <PCD_EP_ISR_Handler+0x672>
 800c2ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c2d0:	699b      	ldr	r3, [r3, #24]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	f040 82e0 	bne.w	800c898 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	7b1b      	ldrb	r3, [r3, #12]
 800c2dc:	b2db      	uxtb	r3, r3
 800c2de:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c2e2:	b2da      	uxtb	r2, r3
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	731a      	strb	r2, [r3, #12]
 800c2f2:	e2d1      	b.n	800c898 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c2fa:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	881b      	ldrh	r3, [r3, #0]
 800c302:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800c304:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c306:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d032      	beq.n	800c374 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c316:	b29b      	uxth	r3, r3
 800c318:	461a      	mov	r2, r3
 800c31a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c31c:	781b      	ldrb	r3, [r3, #0]
 800c31e:	00db      	lsls	r3, r3, #3
 800c320:	4413      	add	r3, r2
 800c322:	687a      	ldr	r2, [r7, #4]
 800c324:	6812      	ldr	r2, [r2, #0]
 800c326:	4413      	add	r3, r2
 800c328:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c32c:	881b      	ldrh	r3, [r3, #0]
 800c32e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c332:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c334:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	6818      	ldr	r0, [r3, #0]
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800c340:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c342:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800c344:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c346:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800c348:	b29b      	uxth	r3, r3
 800c34a:	f006 f937 	bl	80125bc <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	881b      	ldrh	r3, [r3, #0]
 800c354:	b29a      	uxth	r2, r3
 800c356:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800c35a:	4013      	ands	r3, r2
 800c35c:	817b      	strh	r3, [r7, #10]
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	897a      	ldrh	r2, [r7, #10]
 800c364:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c368:	b292      	uxth	r2, r2
 800c36a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800c36c:	6878      	ldr	r0, [r7, #4]
 800c36e:	f00b f8d3 	bl	8017518 <HAL_PCD_SetupStageCallback>
 800c372:	e291      	b.n	800c898 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800c374:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800c378:	2b00      	cmp	r3, #0
 800c37a:	f280 828d 	bge.w	800c898 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	881b      	ldrh	r3, [r3, #0]
 800c384:	b29a      	uxth	r2, r3
 800c386:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800c38a:	4013      	ands	r3, r2
 800c38c:	81fb      	strh	r3, [r7, #14]
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	89fa      	ldrh	r2, [r7, #14]
 800c394:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c398:	b292      	uxth	r2, r2
 800c39a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c3a4:	b29b      	uxth	r3, r3
 800c3a6:	461a      	mov	r2, r3
 800c3a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3aa:	781b      	ldrb	r3, [r3, #0]
 800c3ac:	00db      	lsls	r3, r3, #3
 800c3ae:	4413      	add	r3, r2
 800c3b0:	687a      	ldr	r2, [r7, #4]
 800c3b2:	6812      	ldr	r2, [r2, #0]
 800c3b4:	4413      	add	r3, r2
 800c3b6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c3ba:	881b      	ldrh	r3, [r3, #0]
 800c3bc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c3c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3c2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800c3c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3c6:	69db      	ldr	r3, [r3, #28]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d019      	beq.n	800c400 <PCD_EP_ISR_Handler+0x1da>
 800c3cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3ce:	695b      	ldr	r3, [r3, #20]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d015      	beq.n	800c400 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	6818      	ldr	r0, [r3, #0]
 800c3d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3da:	6959      	ldr	r1, [r3, #20]
 800c3dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3de:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800c3e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3e2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800c3e4:	b29b      	uxth	r3, r3
 800c3e6:	f006 f8e9 	bl	80125bc <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800c3ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3ec:	695a      	ldr	r2, [r3, #20]
 800c3ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3f0:	69db      	ldr	r3, [r3, #28]
 800c3f2:	441a      	add	r2, r3
 800c3f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3f6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800c3f8:	2100      	movs	r1, #0
 800c3fa:	6878      	ldr	r0, [r7, #4]
 800c3fc:	f00b f89e 	bl	801753c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	881b      	ldrh	r3, [r3, #0]
 800c406:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800c408:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c40a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c40e:	2b00      	cmp	r3, #0
 800c410:	f040 8242 	bne.w	800c898 <PCD_EP_ISR_Handler+0x672>
 800c414:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c416:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800c41a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c41e:	f000 823b 	beq.w	800c898 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	881b      	ldrh	r3, [r3, #0]
 800c428:	b29b      	uxth	r3, r3
 800c42a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c42e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c432:	81bb      	strh	r3, [r7, #12]
 800c434:	89bb      	ldrh	r3, [r7, #12]
 800c436:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c43a:	81bb      	strh	r3, [r7, #12]
 800c43c:	89bb      	ldrh	r3, [r7, #12]
 800c43e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c442:	81bb      	strh	r3, [r7, #12]
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681a      	ldr	r2, [r3, #0]
 800c448:	89bb      	ldrh	r3, [r7, #12]
 800c44a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c44e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c452:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c456:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c45a:	b29b      	uxth	r3, r3
 800c45c:	8013      	strh	r3, [r2, #0]
 800c45e:	e21b      	b.n	800c898 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	461a      	mov	r2, r3
 800c466:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c46a:	009b      	lsls	r3, r3, #2
 800c46c:	4413      	add	r3, r2
 800c46e:	881b      	ldrh	r3, [r3, #0]
 800c470:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800c472:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800c476:	2b00      	cmp	r3, #0
 800c478:	f280 80f1 	bge.w	800c65e <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	461a      	mov	r2, r3
 800c482:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c486:	009b      	lsls	r3, r3, #2
 800c488:	4413      	add	r3, r2
 800c48a:	881b      	ldrh	r3, [r3, #0]
 800c48c:	b29a      	uxth	r2, r3
 800c48e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800c492:	4013      	ands	r3, r2
 800c494:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	461a      	mov	r2, r3
 800c49c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c4a0:	009b      	lsls	r3, r3, #2
 800c4a2:	4413      	add	r3, r2
 800c4a4:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800c4a6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c4aa:	b292      	uxth	r2, r2
 800c4ac:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800c4ae:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800c4b2:	4613      	mov	r3, r2
 800c4b4:	009b      	lsls	r3, r3, #2
 800c4b6:	4413      	add	r3, r2
 800c4b8:	00db      	lsls	r3, r3, #3
 800c4ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c4be:	687a      	ldr	r2, [r7, #4]
 800c4c0:	4413      	add	r3, r2
 800c4c2:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800c4c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4c6:	7b1b      	ldrb	r3, [r3, #12]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d123      	bne.n	800c514 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c4d4:	b29b      	uxth	r3, r3
 800c4d6:	461a      	mov	r2, r3
 800c4d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4da:	781b      	ldrb	r3, [r3, #0]
 800c4dc:	00db      	lsls	r3, r3, #3
 800c4de:	4413      	add	r3, r2
 800c4e0:	687a      	ldr	r2, [r7, #4]
 800c4e2:	6812      	ldr	r2, [r2, #0]
 800c4e4:	4413      	add	r3, r2
 800c4e6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c4ea:	881b      	ldrh	r3, [r3, #0]
 800c4ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c4f0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800c4f4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	f000 808b 	beq.w	800c614 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	6818      	ldr	r0, [r3, #0]
 800c502:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c504:	6959      	ldr	r1, [r3, #20]
 800c506:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c508:	88da      	ldrh	r2, [r3, #6]
 800c50a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c50e:	f006 f855 	bl	80125bc <USB_ReadPMA>
 800c512:	e07f      	b.n	800c614 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800c514:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c516:	78db      	ldrb	r3, [r3, #3]
 800c518:	2b02      	cmp	r3, #2
 800c51a:	d109      	bne.n	800c530 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800c51c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c51e:	461a      	mov	r2, r3
 800c520:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c522:	6878      	ldr	r0, [r7, #4]
 800c524:	f000 f9c6 	bl	800c8b4 <HAL_PCD_EP_DB_Receive>
 800c528:	4603      	mov	r3, r0
 800c52a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800c52e:	e071      	b.n	800c614 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	461a      	mov	r2, r3
 800c536:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c538:	781b      	ldrb	r3, [r3, #0]
 800c53a:	009b      	lsls	r3, r3, #2
 800c53c:	4413      	add	r3, r2
 800c53e:	881b      	ldrh	r3, [r3, #0]
 800c540:	b29b      	uxth	r3, r3
 800c542:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c546:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c54a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	461a      	mov	r2, r3
 800c552:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c554:	781b      	ldrb	r3, [r3, #0]
 800c556:	009b      	lsls	r3, r3, #2
 800c558:	441a      	add	r2, r3
 800c55a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c55c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c560:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c564:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c568:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c56c:	b29b      	uxth	r3, r3
 800c56e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	461a      	mov	r2, r3
 800c576:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c578:	781b      	ldrb	r3, [r3, #0]
 800c57a:	009b      	lsls	r3, r3, #2
 800c57c:	4413      	add	r3, r2
 800c57e:	881b      	ldrh	r3, [r3, #0]
 800c580:	b29b      	uxth	r3, r3
 800c582:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c586:	2b00      	cmp	r3, #0
 800c588:	d022      	beq.n	800c5d0 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c592:	b29b      	uxth	r3, r3
 800c594:	461a      	mov	r2, r3
 800c596:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c598:	781b      	ldrb	r3, [r3, #0]
 800c59a:	00db      	lsls	r3, r3, #3
 800c59c:	4413      	add	r3, r2
 800c59e:	687a      	ldr	r2, [r7, #4]
 800c5a0:	6812      	ldr	r2, [r2, #0]
 800c5a2:	4413      	add	r3, r2
 800c5a4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c5a8:	881b      	ldrh	r3, [r3, #0]
 800c5aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c5ae:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800c5b2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d02c      	beq.n	800c614 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	6818      	ldr	r0, [r3, #0]
 800c5be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5c0:	6959      	ldr	r1, [r3, #20]
 800c5c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5c4:	891a      	ldrh	r2, [r3, #8]
 800c5c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c5ca:	f005 fff7 	bl	80125bc <USB_ReadPMA>
 800c5ce:	e021      	b.n	800c614 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c5d8:	b29b      	uxth	r3, r3
 800c5da:	461a      	mov	r2, r3
 800c5dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5de:	781b      	ldrb	r3, [r3, #0]
 800c5e0:	00db      	lsls	r3, r3, #3
 800c5e2:	4413      	add	r3, r2
 800c5e4:	687a      	ldr	r2, [r7, #4]
 800c5e6:	6812      	ldr	r2, [r2, #0]
 800c5e8:	4413      	add	r3, r2
 800c5ea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c5ee:	881b      	ldrh	r3, [r3, #0]
 800c5f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c5f4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800c5f8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d009      	beq.n	800c614 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	6818      	ldr	r0, [r3, #0]
 800c604:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c606:	6959      	ldr	r1, [r3, #20]
 800c608:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c60a:	895a      	ldrh	r2, [r3, #10]
 800c60c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c610:	f005 ffd4 	bl	80125bc <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800c614:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c616:	69da      	ldr	r2, [r3, #28]
 800c618:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c61c:	441a      	add	r2, r3
 800c61e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c620:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800c622:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c624:	695a      	ldr	r2, [r3, #20]
 800c626:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c62a:	441a      	add	r2, r3
 800c62c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c62e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800c630:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c632:	699b      	ldr	r3, [r3, #24]
 800c634:	2b00      	cmp	r3, #0
 800c636:	d005      	beq.n	800c644 <PCD_EP_ISR_Handler+0x41e>
 800c638:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c63c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c63e:	691b      	ldr	r3, [r3, #16]
 800c640:	429a      	cmp	r2, r3
 800c642:	d206      	bcs.n	800c652 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800c644:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c646:	781b      	ldrb	r3, [r3, #0]
 800c648:	4619      	mov	r1, r3
 800c64a:	6878      	ldr	r0, [r7, #4]
 800c64c:	f00a ff76 	bl	801753c <HAL_PCD_DataOutStageCallback>
 800c650:	e005      	b.n	800c65e <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c658:	4618      	mov	r0, r3
 800c65a:	f005 f888 	bl	801176e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800c65e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c660:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c664:	2b00      	cmp	r3, #0
 800c666:	f000 8117 	beq.w	800c898 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800c66a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800c66e:	4613      	mov	r3, r2
 800c670:	009b      	lsls	r3, r3, #2
 800c672:	4413      	add	r3, r2
 800c674:	00db      	lsls	r3, r3, #3
 800c676:	3310      	adds	r3, #16
 800c678:	687a      	ldr	r2, [r7, #4]
 800c67a:	4413      	add	r3, r2
 800c67c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	461a      	mov	r2, r3
 800c684:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c688:	009b      	lsls	r3, r3, #2
 800c68a:	4413      	add	r3, r2
 800c68c:	881b      	ldrh	r3, [r3, #0]
 800c68e:	b29b      	uxth	r3, r3
 800c690:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800c694:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c698:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	461a      	mov	r2, r3
 800c6a0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c6a4:	009b      	lsls	r3, r3, #2
 800c6a6:	441a      	add	r2, r3
 800c6a8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c6aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c6ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c6b2:	b29b      	uxth	r3, r3
 800c6b4:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800c6b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6b8:	78db      	ldrb	r3, [r3, #3]
 800c6ba:	2b01      	cmp	r3, #1
 800c6bc:	f040 80a1 	bne.w	800c802 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800c6c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800c6c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6c8:	7b1b      	ldrb	r3, [r3, #12]
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	f000 8092 	beq.w	800c7f4 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c6d0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c6d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d046      	beq.n	800c768 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c6da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6dc:	785b      	ldrb	r3, [r3, #1]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d126      	bne.n	800c730 <PCD_EP_ISR_Handler+0x50a>
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	617b      	str	r3, [r7, #20]
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c6f0:	b29b      	uxth	r3, r3
 800c6f2:	461a      	mov	r2, r3
 800c6f4:	697b      	ldr	r3, [r7, #20]
 800c6f6:	4413      	add	r3, r2
 800c6f8:	617b      	str	r3, [r7, #20]
 800c6fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6fc:	781b      	ldrb	r3, [r3, #0]
 800c6fe:	00da      	lsls	r2, r3, #3
 800c700:	697b      	ldr	r3, [r7, #20]
 800c702:	4413      	add	r3, r2
 800c704:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c708:	613b      	str	r3, [r7, #16]
 800c70a:	693b      	ldr	r3, [r7, #16]
 800c70c:	881b      	ldrh	r3, [r3, #0]
 800c70e:	b29b      	uxth	r3, r3
 800c710:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c714:	b29a      	uxth	r2, r3
 800c716:	693b      	ldr	r3, [r7, #16]
 800c718:	801a      	strh	r2, [r3, #0]
 800c71a:	693b      	ldr	r3, [r7, #16]
 800c71c:	881b      	ldrh	r3, [r3, #0]
 800c71e:	b29b      	uxth	r3, r3
 800c720:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c724:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c728:	b29a      	uxth	r2, r3
 800c72a:	693b      	ldr	r3, [r7, #16]
 800c72c:	801a      	strh	r2, [r3, #0]
 800c72e:	e061      	b.n	800c7f4 <PCD_EP_ISR_Handler+0x5ce>
 800c730:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c732:	785b      	ldrb	r3, [r3, #1]
 800c734:	2b01      	cmp	r3, #1
 800c736:	d15d      	bne.n	800c7f4 <PCD_EP_ISR_Handler+0x5ce>
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	61fb      	str	r3, [r7, #28]
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c746:	b29b      	uxth	r3, r3
 800c748:	461a      	mov	r2, r3
 800c74a:	69fb      	ldr	r3, [r7, #28]
 800c74c:	4413      	add	r3, r2
 800c74e:	61fb      	str	r3, [r7, #28]
 800c750:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c752:	781b      	ldrb	r3, [r3, #0]
 800c754:	00da      	lsls	r2, r3, #3
 800c756:	69fb      	ldr	r3, [r7, #28]
 800c758:	4413      	add	r3, r2
 800c75a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c75e:	61bb      	str	r3, [r7, #24]
 800c760:	69bb      	ldr	r3, [r7, #24]
 800c762:	2200      	movs	r2, #0
 800c764:	801a      	strh	r2, [r3, #0]
 800c766:	e045      	b.n	800c7f4 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c76e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c770:	785b      	ldrb	r3, [r3, #1]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d126      	bne.n	800c7c4 <PCD_EP_ISR_Handler+0x59e>
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c784:	b29b      	uxth	r3, r3
 800c786:	461a      	mov	r2, r3
 800c788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c78a:	4413      	add	r3, r2
 800c78c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c78e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c790:	781b      	ldrb	r3, [r3, #0]
 800c792:	00da      	lsls	r2, r3, #3
 800c794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c796:	4413      	add	r3, r2
 800c798:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c79c:	623b      	str	r3, [r7, #32]
 800c79e:	6a3b      	ldr	r3, [r7, #32]
 800c7a0:	881b      	ldrh	r3, [r3, #0]
 800c7a2:	b29b      	uxth	r3, r3
 800c7a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c7a8:	b29a      	uxth	r2, r3
 800c7aa:	6a3b      	ldr	r3, [r7, #32]
 800c7ac:	801a      	strh	r2, [r3, #0]
 800c7ae:	6a3b      	ldr	r3, [r7, #32]
 800c7b0:	881b      	ldrh	r3, [r3, #0]
 800c7b2:	b29b      	uxth	r3, r3
 800c7b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c7b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c7bc:	b29a      	uxth	r2, r3
 800c7be:	6a3b      	ldr	r3, [r7, #32]
 800c7c0:	801a      	strh	r2, [r3, #0]
 800c7c2:	e017      	b.n	800c7f4 <PCD_EP_ISR_Handler+0x5ce>
 800c7c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7c6:	785b      	ldrb	r3, [r3, #1]
 800c7c8:	2b01      	cmp	r3, #1
 800c7ca:	d113      	bne.n	800c7f4 <PCD_EP_ISR_Handler+0x5ce>
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c7d4:	b29b      	uxth	r3, r3
 800c7d6:	461a      	mov	r2, r3
 800c7d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7da:	4413      	add	r3, r2
 800c7dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c7de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7e0:	781b      	ldrb	r3, [r3, #0]
 800c7e2:	00da      	lsls	r2, r3, #3
 800c7e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7e6:	4413      	add	r3, r2
 800c7e8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c7ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c7ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c7f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c7f6:	781b      	ldrb	r3, [r3, #0]
 800c7f8:	4619      	mov	r1, r3
 800c7fa:	6878      	ldr	r0, [r7, #4]
 800c7fc:	f00a feb9 	bl	8017572 <HAL_PCD_DataInStageCallback>
 800c800:	e04a      	b.n	800c898 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800c802:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d13f      	bne.n	800c88c <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c814:	b29b      	uxth	r3, r3
 800c816:	461a      	mov	r2, r3
 800c818:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c81a:	781b      	ldrb	r3, [r3, #0]
 800c81c:	00db      	lsls	r3, r3, #3
 800c81e:	4413      	add	r3, r2
 800c820:	687a      	ldr	r2, [r7, #4]
 800c822:	6812      	ldr	r2, [r2, #0]
 800c824:	4413      	add	r3, r2
 800c826:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c82a:	881b      	ldrh	r3, [r3, #0]
 800c82c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c830:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800c832:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c834:	699a      	ldr	r2, [r3, #24]
 800c836:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c838:	429a      	cmp	r2, r3
 800c83a:	d906      	bls.n	800c84a <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800c83c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c83e:	699a      	ldr	r2, [r3, #24]
 800c840:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c842:	1ad2      	subs	r2, r2, r3
 800c844:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c846:	619a      	str	r2, [r3, #24]
 800c848:	e002      	b.n	800c850 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800c84a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c84c:	2200      	movs	r2, #0
 800c84e:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800c850:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c852:	699b      	ldr	r3, [r3, #24]
 800c854:	2b00      	cmp	r3, #0
 800c856:	d106      	bne.n	800c866 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c858:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c85a:	781b      	ldrb	r3, [r3, #0]
 800c85c:	4619      	mov	r1, r3
 800c85e:	6878      	ldr	r0, [r7, #4]
 800c860:	f00a fe87 	bl	8017572 <HAL_PCD_DataInStageCallback>
 800c864:	e018      	b.n	800c898 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800c866:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c868:	695a      	ldr	r2, [r3, #20]
 800c86a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c86c:	441a      	add	r2, r3
 800c86e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c870:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800c872:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c874:	69da      	ldr	r2, [r3, #28]
 800c876:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c878:	441a      	add	r2, r3
 800c87a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c87c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c884:	4618      	mov	r0, r3
 800c886:	f004 ff72 	bl	801176e <USB_EPStartXfer>
 800c88a:	e005      	b.n	800c898 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800c88c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c88e:	461a      	mov	r2, r3
 800c890:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c892:	6878      	ldr	r0, [r7, #4]
 800c894:	f000 f917 	bl	800cac6 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c8a0:	b29b      	uxth	r3, r3
 800c8a2:	b21b      	sxth	r3, r3
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	f6ff acc3 	blt.w	800c230 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800c8aa:	2300      	movs	r3, #0
}
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	3748      	adds	r7, #72	@ 0x48
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	bd80      	pop	{r7, pc}

0800c8b4 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	b088      	sub	sp, #32
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	60f8      	str	r0, [r7, #12]
 800c8bc:	60b9      	str	r1, [r7, #8]
 800c8be:	4613      	mov	r3, r2
 800c8c0:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800c8c2:	88fb      	ldrh	r3, [r7, #6]
 800c8c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d07c      	beq.n	800c9c6 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c8d4:	b29b      	uxth	r3, r3
 800c8d6:	461a      	mov	r2, r3
 800c8d8:	68bb      	ldr	r3, [r7, #8]
 800c8da:	781b      	ldrb	r3, [r3, #0]
 800c8dc:	00db      	lsls	r3, r3, #3
 800c8de:	4413      	add	r3, r2
 800c8e0:	68fa      	ldr	r2, [r7, #12]
 800c8e2:	6812      	ldr	r2, [r2, #0]
 800c8e4:	4413      	add	r3, r2
 800c8e6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c8ea:	881b      	ldrh	r3, [r3, #0]
 800c8ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c8f0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800c8f2:	68bb      	ldr	r3, [r7, #8]
 800c8f4:	699a      	ldr	r2, [r3, #24]
 800c8f6:	8b7b      	ldrh	r3, [r7, #26]
 800c8f8:	429a      	cmp	r2, r3
 800c8fa:	d306      	bcc.n	800c90a <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800c8fc:	68bb      	ldr	r3, [r7, #8]
 800c8fe:	699a      	ldr	r2, [r3, #24]
 800c900:	8b7b      	ldrh	r3, [r7, #26]
 800c902:	1ad2      	subs	r2, r2, r3
 800c904:	68bb      	ldr	r3, [r7, #8]
 800c906:	619a      	str	r2, [r3, #24]
 800c908:	e002      	b.n	800c910 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800c90a:	68bb      	ldr	r3, [r7, #8]
 800c90c:	2200      	movs	r2, #0
 800c90e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800c910:	68bb      	ldr	r3, [r7, #8]
 800c912:	699b      	ldr	r3, [r3, #24]
 800c914:	2b00      	cmp	r3, #0
 800c916:	d123      	bne.n	800c960 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	461a      	mov	r2, r3
 800c91e:	68bb      	ldr	r3, [r7, #8]
 800c920:	781b      	ldrb	r3, [r3, #0]
 800c922:	009b      	lsls	r3, r3, #2
 800c924:	4413      	add	r3, r2
 800c926:	881b      	ldrh	r3, [r3, #0]
 800c928:	b29b      	uxth	r3, r3
 800c92a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c92e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c932:	833b      	strh	r3, [r7, #24]
 800c934:	8b3b      	ldrh	r3, [r7, #24]
 800c936:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c93a:	833b      	strh	r3, [r7, #24]
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	461a      	mov	r2, r3
 800c942:	68bb      	ldr	r3, [r7, #8]
 800c944:	781b      	ldrb	r3, [r3, #0]
 800c946:	009b      	lsls	r3, r3, #2
 800c948:	441a      	add	r2, r3
 800c94a:	8b3b      	ldrh	r3, [r7, #24]
 800c94c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c950:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c954:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c958:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c95c:	b29b      	uxth	r3, r3
 800c95e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c960:	88fb      	ldrh	r3, [r7, #6]
 800c962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c966:	2b00      	cmp	r3, #0
 800c968:	d01f      	beq.n	800c9aa <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	461a      	mov	r2, r3
 800c970:	68bb      	ldr	r3, [r7, #8]
 800c972:	781b      	ldrb	r3, [r3, #0]
 800c974:	009b      	lsls	r3, r3, #2
 800c976:	4413      	add	r3, r2
 800c978:	881b      	ldrh	r3, [r3, #0]
 800c97a:	b29b      	uxth	r3, r3
 800c97c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c980:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c984:	82fb      	strh	r3, [r7, #22]
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	461a      	mov	r2, r3
 800c98c:	68bb      	ldr	r3, [r7, #8]
 800c98e:	781b      	ldrb	r3, [r3, #0]
 800c990:	009b      	lsls	r3, r3, #2
 800c992:	441a      	add	r2, r3
 800c994:	8afb      	ldrh	r3, [r7, #22]
 800c996:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c99a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c99e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c9a2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c9a6:	b29b      	uxth	r3, r3
 800c9a8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800c9aa:	8b7b      	ldrh	r3, [r7, #26]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	f000 8085 	beq.w	800cabc <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	6818      	ldr	r0, [r3, #0]
 800c9b6:	68bb      	ldr	r3, [r7, #8]
 800c9b8:	6959      	ldr	r1, [r3, #20]
 800c9ba:	68bb      	ldr	r3, [r7, #8]
 800c9bc:	891a      	ldrh	r2, [r3, #8]
 800c9be:	8b7b      	ldrh	r3, [r7, #26]
 800c9c0:	f005 fdfc 	bl	80125bc <USB_ReadPMA>
 800c9c4:	e07a      	b.n	800cabc <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c9ce:	b29b      	uxth	r3, r3
 800c9d0:	461a      	mov	r2, r3
 800c9d2:	68bb      	ldr	r3, [r7, #8]
 800c9d4:	781b      	ldrb	r3, [r3, #0]
 800c9d6:	00db      	lsls	r3, r3, #3
 800c9d8:	4413      	add	r3, r2
 800c9da:	68fa      	ldr	r2, [r7, #12]
 800c9dc:	6812      	ldr	r2, [r2, #0]
 800c9de:	4413      	add	r3, r2
 800c9e0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c9e4:	881b      	ldrh	r3, [r3, #0]
 800c9e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c9ea:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800c9ec:	68bb      	ldr	r3, [r7, #8]
 800c9ee:	699a      	ldr	r2, [r3, #24]
 800c9f0:	8b7b      	ldrh	r3, [r7, #26]
 800c9f2:	429a      	cmp	r2, r3
 800c9f4:	d306      	bcc.n	800ca04 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800c9f6:	68bb      	ldr	r3, [r7, #8]
 800c9f8:	699a      	ldr	r2, [r3, #24]
 800c9fa:	8b7b      	ldrh	r3, [r7, #26]
 800c9fc:	1ad2      	subs	r2, r2, r3
 800c9fe:	68bb      	ldr	r3, [r7, #8]
 800ca00:	619a      	str	r2, [r3, #24]
 800ca02:	e002      	b.n	800ca0a <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800ca04:	68bb      	ldr	r3, [r7, #8]
 800ca06:	2200      	movs	r2, #0
 800ca08:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800ca0a:	68bb      	ldr	r3, [r7, #8]
 800ca0c:	699b      	ldr	r3, [r3, #24]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d123      	bne.n	800ca5a <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	461a      	mov	r2, r3
 800ca18:	68bb      	ldr	r3, [r7, #8]
 800ca1a:	781b      	ldrb	r3, [r3, #0]
 800ca1c:	009b      	lsls	r3, r3, #2
 800ca1e:	4413      	add	r3, r2
 800ca20:	881b      	ldrh	r3, [r3, #0]
 800ca22:	b29b      	uxth	r3, r3
 800ca24:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ca28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca2c:	83fb      	strh	r3, [r7, #30]
 800ca2e:	8bfb      	ldrh	r3, [r7, #30]
 800ca30:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ca34:	83fb      	strh	r3, [r7, #30]
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	461a      	mov	r2, r3
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	781b      	ldrb	r3, [r3, #0]
 800ca40:	009b      	lsls	r3, r3, #2
 800ca42:	441a      	add	r2, r3
 800ca44:	8bfb      	ldrh	r3, [r7, #30]
 800ca46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca56:	b29b      	uxth	r3, r3
 800ca58:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800ca5a:	88fb      	ldrh	r3, [r7, #6]
 800ca5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d11f      	bne.n	800caa4 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	461a      	mov	r2, r3
 800ca6a:	68bb      	ldr	r3, [r7, #8]
 800ca6c:	781b      	ldrb	r3, [r3, #0]
 800ca6e:	009b      	lsls	r3, r3, #2
 800ca70:	4413      	add	r3, r2
 800ca72:	881b      	ldrh	r3, [r3, #0]
 800ca74:	b29b      	uxth	r3, r3
 800ca76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca7e:	83bb      	strh	r3, [r7, #28]
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	461a      	mov	r2, r3
 800ca86:	68bb      	ldr	r3, [r7, #8]
 800ca88:	781b      	ldrb	r3, [r3, #0]
 800ca8a:	009b      	lsls	r3, r3, #2
 800ca8c:	441a      	add	r2, r3
 800ca8e:	8bbb      	ldrh	r3, [r7, #28]
 800ca90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca9c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800caa0:	b29b      	uxth	r3, r3
 800caa2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800caa4:	8b7b      	ldrh	r3, [r7, #26]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d008      	beq.n	800cabc <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	6818      	ldr	r0, [r3, #0]
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	6959      	ldr	r1, [r3, #20]
 800cab2:	68bb      	ldr	r3, [r7, #8]
 800cab4:	895a      	ldrh	r2, [r3, #10]
 800cab6:	8b7b      	ldrh	r3, [r7, #26]
 800cab8:	f005 fd80 	bl	80125bc <USB_ReadPMA>
    }
  }

  return count;
 800cabc:	8b7b      	ldrh	r3, [r7, #26]
}
 800cabe:	4618      	mov	r0, r3
 800cac0:	3720      	adds	r7, #32
 800cac2:	46bd      	mov	sp, r7
 800cac4:	bd80      	pop	{r7, pc}

0800cac6 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800cac6:	b580      	push	{r7, lr}
 800cac8:	b0a6      	sub	sp, #152	@ 0x98
 800caca:	af00      	add	r7, sp, #0
 800cacc:	60f8      	str	r0, [r7, #12]
 800cace:	60b9      	str	r1, [r7, #8]
 800cad0:	4613      	mov	r3, r2
 800cad2:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800cad4:	88fb      	ldrh	r3, [r7, #6]
 800cad6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cada:	2b00      	cmp	r3, #0
 800cadc:	f000 81f7 	beq.w	800cece <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cae8:	b29b      	uxth	r3, r3
 800caea:	461a      	mov	r2, r3
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	781b      	ldrb	r3, [r3, #0]
 800caf0:	00db      	lsls	r3, r3, #3
 800caf2:	4413      	add	r3, r2
 800caf4:	68fa      	ldr	r2, [r7, #12]
 800caf6:	6812      	ldr	r2, [r2, #0]
 800caf8:	4413      	add	r3, r2
 800cafa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cafe:	881b      	ldrh	r3, [r3, #0]
 800cb00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cb04:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	699a      	ldr	r2, [r3, #24]
 800cb0c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cb10:	429a      	cmp	r2, r3
 800cb12:	d907      	bls.n	800cb24 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800cb14:	68bb      	ldr	r3, [r7, #8]
 800cb16:	699a      	ldr	r2, [r3, #24]
 800cb18:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cb1c:	1ad2      	subs	r2, r2, r3
 800cb1e:	68bb      	ldr	r3, [r7, #8]
 800cb20:	619a      	str	r2, [r3, #24]
 800cb22:	e002      	b.n	800cb2a <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800cb24:	68bb      	ldr	r3, [r7, #8]
 800cb26:	2200      	movs	r2, #0
 800cb28:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	699b      	ldr	r3, [r3, #24]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	f040 80e1 	bne.w	800ccf6 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	785b      	ldrb	r3, [r3, #1]
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d126      	bne.n	800cb8a <HAL_PCD_EP_DB_Transmit+0xc4>
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	633b      	str	r3, [r7, #48]	@ 0x30
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cb4a:	b29b      	uxth	r3, r3
 800cb4c:	461a      	mov	r2, r3
 800cb4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb50:	4413      	add	r3, r2
 800cb52:	633b      	str	r3, [r7, #48]	@ 0x30
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	781b      	ldrb	r3, [r3, #0]
 800cb58:	00da      	lsls	r2, r3, #3
 800cb5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb5c:	4413      	add	r3, r2
 800cb5e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cb62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cb64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb66:	881b      	ldrh	r3, [r3, #0]
 800cb68:	b29b      	uxth	r3, r3
 800cb6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cb6e:	b29a      	uxth	r2, r3
 800cb70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb72:	801a      	strh	r2, [r3, #0]
 800cb74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb76:	881b      	ldrh	r3, [r3, #0]
 800cb78:	b29b      	uxth	r3, r3
 800cb7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cb7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cb82:	b29a      	uxth	r2, r3
 800cb84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb86:	801a      	strh	r2, [r3, #0]
 800cb88:	e01a      	b.n	800cbc0 <HAL_PCD_EP_DB_Transmit+0xfa>
 800cb8a:	68bb      	ldr	r3, [r7, #8]
 800cb8c:	785b      	ldrb	r3, [r3, #1]
 800cb8e:	2b01      	cmp	r3, #1
 800cb90:	d116      	bne.n	800cbc0 <HAL_PCD_EP_DB_Transmit+0xfa>
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cba0:	b29b      	uxth	r3, r3
 800cba2:	461a      	mov	r2, r3
 800cba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cba6:	4413      	add	r3, r2
 800cba8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cbaa:	68bb      	ldr	r3, [r7, #8]
 800cbac:	781b      	ldrb	r3, [r3, #0]
 800cbae:	00da      	lsls	r2, r3, #3
 800cbb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbb2:	4413      	add	r3, r2
 800cbb4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cbb8:	637b      	str	r3, [r7, #52]	@ 0x34
 800cbba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbbc:	2200      	movs	r2, #0
 800cbbe:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cbc6:	68bb      	ldr	r3, [r7, #8]
 800cbc8:	785b      	ldrb	r3, [r3, #1]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d126      	bne.n	800cc1c <HAL_PCD_EP_DB_Transmit+0x156>
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	623b      	str	r3, [r7, #32]
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cbdc:	b29b      	uxth	r3, r3
 800cbde:	461a      	mov	r2, r3
 800cbe0:	6a3b      	ldr	r3, [r7, #32]
 800cbe2:	4413      	add	r3, r2
 800cbe4:	623b      	str	r3, [r7, #32]
 800cbe6:	68bb      	ldr	r3, [r7, #8]
 800cbe8:	781b      	ldrb	r3, [r3, #0]
 800cbea:	00da      	lsls	r2, r3, #3
 800cbec:	6a3b      	ldr	r3, [r7, #32]
 800cbee:	4413      	add	r3, r2
 800cbf0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cbf4:	61fb      	str	r3, [r7, #28]
 800cbf6:	69fb      	ldr	r3, [r7, #28]
 800cbf8:	881b      	ldrh	r3, [r3, #0]
 800cbfa:	b29b      	uxth	r3, r3
 800cbfc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cc00:	b29a      	uxth	r2, r3
 800cc02:	69fb      	ldr	r3, [r7, #28]
 800cc04:	801a      	strh	r2, [r3, #0]
 800cc06:	69fb      	ldr	r3, [r7, #28]
 800cc08:	881b      	ldrh	r3, [r3, #0]
 800cc0a:	b29b      	uxth	r3, r3
 800cc0c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cc10:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cc14:	b29a      	uxth	r2, r3
 800cc16:	69fb      	ldr	r3, [r7, #28]
 800cc18:	801a      	strh	r2, [r3, #0]
 800cc1a:	e017      	b.n	800cc4c <HAL_PCD_EP_DB_Transmit+0x186>
 800cc1c:	68bb      	ldr	r3, [r7, #8]
 800cc1e:	785b      	ldrb	r3, [r3, #1]
 800cc20:	2b01      	cmp	r3, #1
 800cc22:	d113      	bne.n	800cc4c <HAL_PCD_EP_DB_Transmit+0x186>
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cc2c:	b29b      	uxth	r3, r3
 800cc2e:	461a      	mov	r2, r3
 800cc30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc32:	4413      	add	r3, r2
 800cc34:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cc36:	68bb      	ldr	r3, [r7, #8]
 800cc38:	781b      	ldrb	r3, [r3, #0]
 800cc3a:	00da      	lsls	r2, r3, #3
 800cc3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc3e:	4413      	add	r3, r2
 800cc40:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cc44:	627b      	str	r3, [r7, #36]	@ 0x24
 800cc46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc48:	2200      	movs	r2, #0
 800cc4a:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800cc4c:	68bb      	ldr	r3, [r7, #8]
 800cc4e:	78db      	ldrb	r3, [r3, #3]
 800cc50:	2b02      	cmp	r3, #2
 800cc52:	d123      	bne.n	800cc9c <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	461a      	mov	r2, r3
 800cc5a:	68bb      	ldr	r3, [r7, #8]
 800cc5c:	781b      	ldrb	r3, [r3, #0]
 800cc5e:	009b      	lsls	r3, r3, #2
 800cc60:	4413      	add	r3, r2
 800cc62:	881b      	ldrh	r3, [r3, #0]
 800cc64:	b29b      	uxth	r3, r3
 800cc66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc6e:	837b      	strh	r3, [r7, #26]
 800cc70:	8b7b      	ldrh	r3, [r7, #26]
 800cc72:	f083 0320 	eor.w	r3, r3, #32
 800cc76:	837b      	strh	r3, [r7, #26]
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	461a      	mov	r2, r3
 800cc7e:	68bb      	ldr	r3, [r7, #8]
 800cc80:	781b      	ldrb	r3, [r3, #0]
 800cc82:	009b      	lsls	r3, r3, #2
 800cc84:	441a      	add	r2, r3
 800cc86:	8b7b      	ldrh	r3, [r7, #26]
 800cc88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc98:	b29b      	uxth	r3, r3
 800cc9a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800cc9c:	68bb      	ldr	r3, [r7, #8]
 800cc9e:	781b      	ldrb	r3, [r3, #0]
 800cca0:	4619      	mov	r1, r3
 800cca2:	68f8      	ldr	r0, [r7, #12]
 800cca4:	f00a fc65 	bl	8017572 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800cca8:	88fb      	ldrh	r3, [r7, #6]
 800ccaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d01f      	beq.n	800ccf2 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	461a      	mov	r2, r3
 800ccb8:	68bb      	ldr	r3, [r7, #8]
 800ccba:	781b      	ldrb	r3, [r3, #0]
 800ccbc:	009b      	lsls	r3, r3, #2
 800ccbe:	4413      	add	r3, r2
 800ccc0:	881b      	ldrh	r3, [r3, #0]
 800ccc2:	b29b      	uxth	r3, r3
 800ccc4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ccc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cccc:	833b      	strh	r3, [r7, #24]
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	461a      	mov	r2, r3
 800ccd4:	68bb      	ldr	r3, [r7, #8]
 800ccd6:	781b      	ldrb	r3, [r3, #0]
 800ccd8:	009b      	lsls	r3, r3, #2
 800ccda:	441a      	add	r2, r3
 800ccdc:	8b3b      	ldrh	r3, [r7, #24]
 800ccde:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cce2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cce6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ccea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccee:	b29b      	uxth	r3, r3
 800ccf0:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	e31f      	b.n	800d336 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ccf6:	88fb      	ldrh	r3, [r7, #6]
 800ccf8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d021      	beq.n	800cd44 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	461a      	mov	r2, r3
 800cd06:	68bb      	ldr	r3, [r7, #8]
 800cd08:	781b      	ldrb	r3, [r3, #0]
 800cd0a:	009b      	lsls	r3, r3, #2
 800cd0c:	4413      	add	r3, r2
 800cd0e:	881b      	ldrh	r3, [r3, #0]
 800cd10:	b29b      	uxth	r3, r3
 800cd12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd1a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	461a      	mov	r2, r3
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	781b      	ldrb	r3, [r3, #0]
 800cd28:	009b      	lsls	r3, r3, #2
 800cd2a:	441a      	add	r2, r3
 800cd2c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800cd30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd38:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cd3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd40:	b29b      	uxth	r3, r3
 800cd42:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800cd44:	68bb      	ldr	r3, [r7, #8]
 800cd46:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cd4a:	2b01      	cmp	r3, #1
 800cd4c:	f040 82ca 	bne.w	800d2e4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800cd50:	68bb      	ldr	r3, [r7, #8]
 800cd52:	695a      	ldr	r2, [r3, #20]
 800cd54:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cd58:	441a      	add	r2, r3
 800cd5a:	68bb      	ldr	r3, [r7, #8]
 800cd5c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800cd5e:	68bb      	ldr	r3, [r7, #8]
 800cd60:	69da      	ldr	r2, [r3, #28]
 800cd62:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cd66:	441a      	add	r2, r3
 800cd68:	68bb      	ldr	r3, [r7, #8]
 800cd6a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800cd6c:	68bb      	ldr	r3, [r7, #8]
 800cd6e:	6a1a      	ldr	r2, [r3, #32]
 800cd70:	68bb      	ldr	r3, [r7, #8]
 800cd72:	691b      	ldr	r3, [r3, #16]
 800cd74:	429a      	cmp	r2, r3
 800cd76:	d309      	bcc.n	800cd8c <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800cd78:	68bb      	ldr	r3, [r7, #8]
 800cd7a:	691b      	ldr	r3, [r3, #16]
 800cd7c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800cd7e:	68bb      	ldr	r3, [r7, #8]
 800cd80:	6a1a      	ldr	r2, [r3, #32]
 800cd82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cd84:	1ad2      	subs	r2, r2, r3
 800cd86:	68bb      	ldr	r3, [r7, #8]
 800cd88:	621a      	str	r2, [r3, #32]
 800cd8a:	e015      	b.n	800cdb8 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800cd8c:	68bb      	ldr	r3, [r7, #8]
 800cd8e:	6a1b      	ldr	r3, [r3, #32]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d107      	bne.n	800cda4 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800cd94:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cd98:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800cd9a:	68bb      	ldr	r3, [r7, #8]
 800cd9c:	2200      	movs	r2, #0
 800cd9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800cda2:	e009      	b.n	800cdb8 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800cda4:	68bb      	ldr	r3, [r7, #8]
 800cda6:	2200      	movs	r2, #0
 800cda8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800cdac:	68bb      	ldr	r3, [r7, #8]
 800cdae:	6a1b      	ldr	r3, [r3, #32]
 800cdb0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800cdb2:	68bb      	ldr	r3, [r7, #8]
 800cdb4:	2200      	movs	r2, #0
 800cdb6:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800cdb8:	68bb      	ldr	r3, [r7, #8]
 800cdba:	785b      	ldrb	r3, [r3, #1]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d15f      	bne.n	800ce80 <HAL_PCD_EP_DB_Transmit+0x3ba>
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	643b      	str	r3, [r7, #64]	@ 0x40
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cdce:	b29b      	uxth	r3, r3
 800cdd0:	461a      	mov	r2, r3
 800cdd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdd4:	4413      	add	r3, r2
 800cdd6:	643b      	str	r3, [r7, #64]	@ 0x40
 800cdd8:	68bb      	ldr	r3, [r7, #8]
 800cdda:	781b      	ldrb	r3, [r3, #0]
 800cddc:	00da      	lsls	r2, r3, #3
 800cdde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cde0:	4413      	add	r3, r2
 800cde2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cde6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cde8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdea:	881b      	ldrh	r3, [r3, #0]
 800cdec:	b29b      	uxth	r3, r3
 800cdee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cdf2:	b29a      	uxth	r2, r3
 800cdf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdf6:	801a      	strh	r2, [r3, #0]
 800cdf8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d10a      	bne.n	800ce14 <HAL_PCD_EP_DB_Transmit+0x34e>
 800cdfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce00:	881b      	ldrh	r3, [r3, #0]
 800ce02:	b29b      	uxth	r3, r3
 800ce04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce0c:	b29a      	uxth	r2, r3
 800ce0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce10:	801a      	strh	r2, [r3, #0]
 800ce12:	e051      	b.n	800ceb8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ce14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce16:	2b3e      	cmp	r3, #62	@ 0x3e
 800ce18:	d816      	bhi.n	800ce48 <HAL_PCD_EP_DB_Transmit+0x382>
 800ce1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce1c:	085b      	lsrs	r3, r3, #1
 800ce1e:	653b      	str	r3, [r7, #80]	@ 0x50
 800ce20:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce22:	f003 0301 	and.w	r3, r3, #1
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d002      	beq.n	800ce30 <HAL_PCD_EP_DB_Transmit+0x36a>
 800ce2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce2c:	3301      	adds	r3, #1
 800ce2e:	653b      	str	r3, [r7, #80]	@ 0x50
 800ce30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce32:	881b      	ldrh	r3, [r3, #0]
 800ce34:	b29a      	uxth	r2, r3
 800ce36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce38:	b29b      	uxth	r3, r3
 800ce3a:	029b      	lsls	r3, r3, #10
 800ce3c:	b29b      	uxth	r3, r3
 800ce3e:	4313      	orrs	r3, r2
 800ce40:	b29a      	uxth	r2, r3
 800ce42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce44:	801a      	strh	r2, [r3, #0]
 800ce46:	e037      	b.n	800ceb8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ce48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce4a:	095b      	lsrs	r3, r3, #5
 800ce4c:	653b      	str	r3, [r7, #80]	@ 0x50
 800ce4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce50:	f003 031f 	and.w	r3, r3, #31
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d102      	bne.n	800ce5e <HAL_PCD_EP_DB_Transmit+0x398>
 800ce58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce5a:	3b01      	subs	r3, #1
 800ce5c:	653b      	str	r3, [r7, #80]	@ 0x50
 800ce5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce60:	881b      	ldrh	r3, [r3, #0]
 800ce62:	b29a      	uxth	r2, r3
 800ce64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ce66:	b29b      	uxth	r3, r3
 800ce68:	029b      	lsls	r3, r3, #10
 800ce6a:	b29b      	uxth	r3, r3
 800ce6c:	4313      	orrs	r3, r2
 800ce6e:	b29b      	uxth	r3, r3
 800ce70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce78:	b29a      	uxth	r2, r3
 800ce7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce7c:	801a      	strh	r2, [r3, #0]
 800ce7e:	e01b      	b.n	800ceb8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ce80:	68bb      	ldr	r3, [r7, #8]
 800ce82:	785b      	ldrb	r3, [r3, #1]
 800ce84:	2b01      	cmp	r3, #1
 800ce86:	d117      	bne.n	800ceb8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce96:	b29b      	uxth	r3, r3
 800ce98:	461a      	mov	r2, r3
 800ce9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce9c:	4413      	add	r3, r2
 800ce9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cea0:	68bb      	ldr	r3, [r7, #8]
 800cea2:	781b      	ldrb	r3, [r3, #0]
 800cea4:	00da      	lsls	r2, r3, #3
 800cea6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cea8:	4413      	add	r3, r2
 800ceaa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ceae:	647b      	str	r3, [r7, #68]	@ 0x44
 800ceb0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ceb2:	b29a      	uxth	r2, r3
 800ceb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ceb6:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	6818      	ldr	r0, [r3, #0]
 800cebc:	68bb      	ldr	r3, [r7, #8]
 800cebe:	6959      	ldr	r1, [r3, #20]
 800cec0:	68bb      	ldr	r3, [r7, #8]
 800cec2:	891a      	ldrh	r2, [r3, #8]
 800cec4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cec6:	b29b      	uxth	r3, r3
 800cec8:	f005 fb35 	bl	8012536 <USB_WritePMA>
 800cecc:	e20a      	b.n	800d2e4 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ced6:	b29b      	uxth	r3, r3
 800ced8:	461a      	mov	r2, r3
 800ceda:	68bb      	ldr	r3, [r7, #8]
 800cedc:	781b      	ldrb	r3, [r3, #0]
 800cede:	00db      	lsls	r3, r3, #3
 800cee0:	4413      	add	r3, r2
 800cee2:	68fa      	ldr	r2, [r7, #12]
 800cee4:	6812      	ldr	r2, [r2, #0]
 800cee6:	4413      	add	r3, r2
 800cee8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ceec:	881b      	ldrh	r3, [r3, #0]
 800ceee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cef2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800cef6:	68bb      	ldr	r3, [r7, #8]
 800cef8:	699a      	ldr	r2, [r3, #24]
 800cefa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cefe:	429a      	cmp	r2, r3
 800cf00:	d307      	bcc.n	800cf12 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800cf02:	68bb      	ldr	r3, [r7, #8]
 800cf04:	699a      	ldr	r2, [r3, #24]
 800cf06:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cf0a:	1ad2      	subs	r2, r2, r3
 800cf0c:	68bb      	ldr	r3, [r7, #8]
 800cf0e:	619a      	str	r2, [r3, #24]
 800cf10:	e002      	b.n	800cf18 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800cf12:	68bb      	ldr	r3, [r7, #8]
 800cf14:	2200      	movs	r2, #0
 800cf16:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800cf18:	68bb      	ldr	r3, [r7, #8]
 800cf1a:	699b      	ldr	r3, [r3, #24]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	f040 80f6 	bne.w	800d10e <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800cf22:	68bb      	ldr	r3, [r7, #8]
 800cf24:	785b      	ldrb	r3, [r3, #1]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d126      	bne.n	800cf78 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	677b      	str	r3, [r7, #116]	@ 0x74
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf38:	b29b      	uxth	r3, r3
 800cf3a:	461a      	mov	r2, r3
 800cf3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cf3e:	4413      	add	r3, r2
 800cf40:	677b      	str	r3, [r7, #116]	@ 0x74
 800cf42:	68bb      	ldr	r3, [r7, #8]
 800cf44:	781b      	ldrb	r3, [r3, #0]
 800cf46:	00da      	lsls	r2, r3, #3
 800cf48:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cf4a:	4413      	add	r3, r2
 800cf4c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cf50:	673b      	str	r3, [r7, #112]	@ 0x70
 800cf52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cf54:	881b      	ldrh	r3, [r3, #0]
 800cf56:	b29b      	uxth	r3, r3
 800cf58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cf5c:	b29a      	uxth	r2, r3
 800cf5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cf60:	801a      	strh	r2, [r3, #0]
 800cf62:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cf64:	881b      	ldrh	r3, [r3, #0]
 800cf66:	b29b      	uxth	r3, r3
 800cf68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cf6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cf70:	b29a      	uxth	r2, r3
 800cf72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cf74:	801a      	strh	r2, [r3, #0]
 800cf76:	e01a      	b.n	800cfae <HAL_PCD_EP_DB_Transmit+0x4e8>
 800cf78:	68bb      	ldr	r3, [r7, #8]
 800cf7a:	785b      	ldrb	r3, [r3, #1]
 800cf7c:	2b01      	cmp	r3, #1
 800cf7e:	d116      	bne.n	800cfae <HAL_PCD_EP_DB_Transmit+0x4e8>
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf8e:	b29b      	uxth	r3, r3
 800cf90:	461a      	mov	r2, r3
 800cf92:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cf94:	4413      	add	r3, r2
 800cf96:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cf98:	68bb      	ldr	r3, [r7, #8]
 800cf9a:	781b      	ldrb	r3, [r3, #0]
 800cf9c:	00da      	lsls	r2, r3, #3
 800cf9e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cfa0:	4413      	add	r3, r2
 800cfa2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cfa6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cfa8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cfaa:	2200      	movs	r2, #0
 800cfac:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cfb6:	68bb      	ldr	r3, [r7, #8]
 800cfb8:	785b      	ldrb	r3, [r3, #1]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d12f      	bne.n	800d01e <HAL_PCD_EP_DB_Transmit+0x558>
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cfce:	b29b      	uxth	r3, r3
 800cfd0:	461a      	mov	r2, r3
 800cfd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cfd6:	4413      	add	r3, r2
 800cfd8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cfdc:	68bb      	ldr	r3, [r7, #8]
 800cfde:	781b      	ldrb	r3, [r3, #0]
 800cfe0:	00da      	lsls	r2, r3, #3
 800cfe2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cfe6:	4413      	add	r3, r2
 800cfe8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cfec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cff0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cff4:	881b      	ldrh	r3, [r3, #0]
 800cff6:	b29b      	uxth	r3, r3
 800cff8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cffc:	b29a      	uxth	r2, r3
 800cffe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d002:	801a      	strh	r2, [r3, #0]
 800d004:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d008:	881b      	ldrh	r3, [r3, #0]
 800d00a:	b29b      	uxth	r3, r3
 800d00c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d010:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d014:	b29a      	uxth	r2, r3
 800d016:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d01a:	801a      	strh	r2, [r3, #0]
 800d01c:	e01c      	b.n	800d058 <HAL_PCD_EP_DB_Transmit+0x592>
 800d01e:	68bb      	ldr	r3, [r7, #8]
 800d020:	785b      	ldrb	r3, [r3, #1]
 800d022:	2b01      	cmp	r3, #1
 800d024:	d118      	bne.n	800d058 <HAL_PCD_EP_DB_Transmit+0x592>
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d02e:	b29b      	uxth	r3, r3
 800d030:	461a      	mov	r2, r3
 800d032:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d036:	4413      	add	r3, r2
 800d038:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d03c:	68bb      	ldr	r3, [r7, #8]
 800d03e:	781b      	ldrb	r3, [r3, #0]
 800d040:	00da      	lsls	r2, r3, #3
 800d042:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d046:	4413      	add	r3, r2
 800d048:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d04c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d050:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d054:	2200      	movs	r2, #0
 800d056:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800d058:	68bb      	ldr	r3, [r7, #8]
 800d05a:	78db      	ldrb	r3, [r3, #3]
 800d05c:	2b02      	cmp	r3, #2
 800d05e:	d127      	bne.n	800d0b0 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	461a      	mov	r2, r3
 800d066:	68bb      	ldr	r3, [r7, #8]
 800d068:	781b      	ldrb	r3, [r3, #0]
 800d06a:	009b      	lsls	r3, r3, #2
 800d06c:	4413      	add	r3, r2
 800d06e:	881b      	ldrh	r3, [r3, #0]
 800d070:	b29b      	uxth	r3, r3
 800d072:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d076:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d07a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800d07e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d082:	f083 0320 	eor.w	r3, r3, #32
 800d086:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	461a      	mov	r2, r3
 800d090:	68bb      	ldr	r3, [r7, #8]
 800d092:	781b      	ldrb	r3, [r3, #0]
 800d094:	009b      	lsls	r3, r3, #2
 800d096:	441a      	add	r2, r3
 800d098:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d09c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d0a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0ac:	b29b      	uxth	r3, r3
 800d0ae:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d0b0:	68bb      	ldr	r3, [r7, #8]
 800d0b2:	781b      	ldrb	r3, [r3, #0]
 800d0b4:	4619      	mov	r1, r3
 800d0b6:	68f8      	ldr	r0, [r7, #12]
 800d0b8:	f00a fa5b 	bl	8017572 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800d0bc:	88fb      	ldrh	r3, [r7, #6]
 800d0be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d121      	bne.n	800d10a <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	461a      	mov	r2, r3
 800d0cc:	68bb      	ldr	r3, [r7, #8]
 800d0ce:	781b      	ldrb	r3, [r3, #0]
 800d0d0:	009b      	lsls	r3, r3, #2
 800d0d2:	4413      	add	r3, r2
 800d0d4:	881b      	ldrh	r3, [r3, #0]
 800d0d6:	b29b      	uxth	r3, r3
 800d0d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0e0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	461a      	mov	r2, r3
 800d0ea:	68bb      	ldr	r3, [r7, #8]
 800d0ec:	781b      	ldrb	r3, [r3, #0]
 800d0ee:	009b      	lsls	r3, r3, #2
 800d0f0:	441a      	add	r2, r3
 800d0f2:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d0f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d102:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d106:	b29b      	uxth	r3, r3
 800d108:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800d10a:	2300      	movs	r3, #0
 800d10c:	e113      	b.n	800d336 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800d10e:	88fb      	ldrh	r3, [r7, #6]
 800d110:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d114:	2b00      	cmp	r3, #0
 800d116:	d121      	bne.n	800d15c <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	461a      	mov	r2, r3
 800d11e:	68bb      	ldr	r3, [r7, #8]
 800d120:	781b      	ldrb	r3, [r3, #0]
 800d122:	009b      	lsls	r3, r3, #2
 800d124:	4413      	add	r3, r2
 800d126:	881b      	ldrh	r3, [r3, #0]
 800d128:	b29b      	uxth	r3, r3
 800d12a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d12e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d132:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	461a      	mov	r2, r3
 800d13c:	68bb      	ldr	r3, [r7, #8]
 800d13e:	781b      	ldrb	r3, [r3, #0]
 800d140:	009b      	lsls	r3, r3, #2
 800d142:	441a      	add	r2, r3
 800d144:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d148:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d14c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d150:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d154:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d158:	b29b      	uxth	r3, r3
 800d15a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800d15c:	68bb      	ldr	r3, [r7, #8]
 800d15e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d162:	2b01      	cmp	r3, #1
 800d164:	f040 80be 	bne.w	800d2e4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800d168:	68bb      	ldr	r3, [r7, #8]
 800d16a:	695a      	ldr	r2, [r3, #20]
 800d16c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d170:	441a      	add	r2, r3
 800d172:	68bb      	ldr	r3, [r7, #8]
 800d174:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800d176:	68bb      	ldr	r3, [r7, #8]
 800d178:	69da      	ldr	r2, [r3, #28]
 800d17a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d17e:	441a      	add	r2, r3
 800d180:	68bb      	ldr	r3, [r7, #8]
 800d182:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800d184:	68bb      	ldr	r3, [r7, #8]
 800d186:	6a1a      	ldr	r2, [r3, #32]
 800d188:	68bb      	ldr	r3, [r7, #8]
 800d18a:	691b      	ldr	r3, [r3, #16]
 800d18c:	429a      	cmp	r2, r3
 800d18e:	d309      	bcc.n	800d1a4 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800d190:	68bb      	ldr	r3, [r7, #8]
 800d192:	691b      	ldr	r3, [r3, #16]
 800d194:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800d196:	68bb      	ldr	r3, [r7, #8]
 800d198:	6a1a      	ldr	r2, [r3, #32]
 800d19a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d19c:	1ad2      	subs	r2, r2, r3
 800d19e:	68bb      	ldr	r3, [r7, #8]
 800d1a0:	621a      	str	r2, [r3, #32]
 800d1a2:	e015      	b.n	800d1d0 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800d1a4:	68bb      	ldr	r3, [r7, #8]
 800d1a6:	6a1b      	ldr	r3, [r3, #32]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d107      	bne.n	800d1bc <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800d1ac:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d1b0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800d1b2:	68bb      	ldr	r3, [r7, #8]
 800d1b4:	2200      	movs	r2, #0
 800d1b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800d1ba:	e009      	b.n	800d1d0 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800d1bc:	68bb      	ldr	r3, [r7, #8]
 800d1be:	6a1b      	ldr	r3, [r3, #32]
 800d1c0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800d1c2:	68bb      	ldr	r3, [r7, #8]
 800d1c4:	2200      	movs	r2, #0
 800d1c6:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800d1c8:	68bb      	ldr	r3, [r7, #8]
 800d1ca:	2200      	movs	r2, #0
 800d1cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d1d6:	68bb      	ldr	r3, [r7, #8]
 800d1d8:	785b      	ldrb	r3, [r3, #1]
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d15f      	bne.n	800d29e <HAL_PCD_EP_DB_Transmit+0x7d8>
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d1ec:	b29b      	uxth	r3, r3
 800d1ee:	461a      	mov	r2, r3
 800d1f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d1f2:	4413      	add	r3, r2
 800d1f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d1f6:	68bb      	ldr	r3, [r7, #8]
 800d1f8:	781b      	ldrb	r3, [r3, #0]
 800d1fa:	00da      	lsls	r2, r3, #3
 800d1fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d1fe:	4413      	add	r3, r2
 800d200:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d204:	667b      	str	r3, [r7, #100]	@ 0x64
 800d206:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d208:	881b      	ldrh	r3, [r3, #0]
 800d20a:	b29b      	uxth	r3, r3
 800d20c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d210:	b29a      	uxth	r2, r3
 800d212:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d214:	801a      	strh	r2, [r3, #0]
 800d216:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d10a      	bne.n	800d232 <HAL_PCD_EP_DB_Transmit+0x76c>
 800d21c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d21e:	881b      	ldrh	r3, [r3, #0]
 800d220:	b29b      	uxth	r3, r3
 800d222:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d226:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d22a:	b29a      	uxth	r2, r3
 800d22c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d22e:	801a      	strh	r2, [r3, #0]
 800d230:	e04e      	b.n	800d2d0 <HAL_PCD_EP_DB_Transmit+0x80a>
 800d232:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d234:	2b3e      	cmp	r3, #62	@ 0x3e
 800d236:	d816      	bhi.n	800d266 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800d238:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d23a:	085b      	lsrs	r3, r3, #1
 800d23c:	663b      	str	r3, [r7, #96]	@ 0x60
 800d23e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d240:	f003 0301 	and.w	r3, r3, #1
 800d244:	2b00      	cmp	r3, #0
 800d246:	d002      	beq.n	800d24e <HAL_PCD_EP_DB_Transmit+0x788>
 800d248:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d24a:	3301      	adds	r3, #1
 800d24c:	663b      	str	r3, [r7, #96]	@ 0x60
 800d24e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d250:	881b      	ldrh	r3, [r3, #0]
 800d252:	b29a      	uxth	r2, r3
 800d254:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d256:	b29b      	uxth	r3, r3
 800d258:	029b      	lsls	r3, r3, #10
 800d25a:	b29b      	uxth	r3, r3
 800d25c:	4313      	orrs	r3, r2
 800d25e:	b29a      	uxth	r2, r3
 800d260:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d262:	801a      	strh	r2, [r3, #0]
 800d264:	e034      	b.n	800d2d0 <HAL_PCD_EP_DB_Transmit+0x80a>
 800d266:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d268:	095b      	lsrs	r3, r3, #5
 800d26a:	663b      	str	r3, [r7, #96]	@ 0x60
 800d26c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d26e:	f003 031f 	and.w	r3, r3, #31
 800d272:	2b00      	cmp	r3, #0
 800d274:	d102      	bne.n	800d27c <HAL_PCD_EP_DB_Transmit+0x7b6>
 800d276:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d278:	3b01      	subs	r3, #1
 800d27a:	663b      	str	r3, [r7, #96]	@ 0x60
 800d27c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d27e:	881b      	ldrh	r3, [r3, #0]
 800d280:	b29a      	uxth	r2, r3
 800d282:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d284:	b29b      	uxth	r3, r3
 800d286:	029b      	lsls	r3, r3, #10
 800d288:	b29b      	uxth	r3, r3
 800d28a:	4313      	orrs	r3, r2
 800d28c:	b29b      	uxth	r3, r3
 800d28e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d292:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d296:	b29a      	uxth	r2, r3
 800d298:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d29a:	801a      	strh	r2, [r3, #0]
 800d29c:	e018      	b.n	800d2d0 <HAL_PCD_EP_DB_Transmit+0x80a>
 800d29e:	68bb      	ldr	r3, [r7, #8]
 800d2a0:	785b      	ldrb	r3, [r3, #1]
 800d2a2:	2b01      	cmp	r3, #1
 800d2a4:	d114      	bne.n	800d2d0 <HAL_PCD_EP_DB_Transmit+0x80a>
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d2ae:	b29b      	uxth	r3, r3
 800d2b0:	461a      	mov	r2, r3
 800d2b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d2b4:	4413      	add	r3, r2
 800d2b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d2b8:	68bb      	ldr	r3, [r7, #8]
 800d2ba:	781b      	ldrb	r3, [r3, #0]
 800d2bc:	00da      	lsls	r2, r3, #3
 800d2be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d2c0:	4413      	add	r3, r2
 800d2c2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d2c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d2c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d2ca:	b29a      	uxth	r2, r3
 800d2cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d2ce:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	6818      	ldr	r0, [r3, #0]
 800d2d4:	68bb      	ldr	r3, [r7, #8]
 800d2d6:	6959      	ldr	r1, [r3, #20]
 800d2d8:	68bb      	ldr	r3, [r7, #8]
 800d2da:	895a      	ldrh	r2, [r3, #10]
 800d2dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d2de:	b29b      	uxth	r3, r3
 800d2e0:	f005 f929 	bl	8012536 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	461a      	mov	r2, r3
 800d2ea:	68bb      	ldr	r3, [r7, #8]
 800d2ec:	781b      	ldrb	r3, [r3, #0]
 800d2ee:	009b      	lsls	r3, r3, #2
 800d2f0:	4413      	add	r3, r2
 800d2f2:	881b      	ldrh	r3, [r3, #0]
 800d2f4:	b29b      	uxth	r3, r3
 800d2f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d2fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d2fe:	82fb      	strh	r3, [r7, #22]
 800d300:	8afb      	ldrh	r3, [r7, #22]
 800d302:	f083 0310 	eor.w	r3, r3, #16
 800d306:	82fb      	strh	r3, [r7, #22]
 800d308:	8afb      	ldrh	r3, [r7, #22]
 800d30a:	f083 0320 	eor.w	r3, r3, #32
 800d30e:	82fb      	strh	r3, [r7, #22]
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	461a      	mov	r2, r3
 800d316:	68bb      	ldr	r3, [r7, #8]
 800d318:	781b      	ldrb	r3, [r3, #0]
 800d31a:	009b      	lsls	r3, r3, #2
 800d31c:	441a      	add	r2, r3
 800d31e:	8afb      	ldrh	r3, [r7, #22]
 800d320:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d324:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d328:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d32c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d330:	b29b      	uxth	r3, r3
 800d332:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800d334:	2300      	movs	r3, #0
}
 800d336:	4618      	mov	r0, r3
 800d338:	3798      	adds	r7, #152	@ 0x98
 800d33a:	46bd      	mov	sp, r7
 800d33c:	bd80      	pop	{r7, pc}

0800d33e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800d33e:	b480      	push	{r7}
 800d340:	b087      	sub	sp, #28
 800d342:	af00      	add	r7, sp, #0
 800d344:	60f8      	str	r0, [r7, #12]
 800d346:	607b      	str	r3, [r7, #4]
 800d348:	460b      	mov	r3, r1
 800d34a:	817b      	strh	r3, [r7, #10]
 800d34c:	4613      	mov	r3, r2
 800d34e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800d350:	897b      	ldrh	r3, [r7, #10]
 800d352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d356:	b29b      	uxth	r3, r3
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d00b      	beq.n	800d374 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d35c:	897b      	ldrh	r3, [r7, #10]
 800d35e:	f003 0207 	and.w	r2, r3, #7
 800d362:	4613      	mov	r3, r2
 800d364:	009b      	lsls	r3, r3, #2
 800d366:	4413      	add	r3, r2
 800d368:	00db      	lsls	r3, r3, #3
 800d36a:	3310      	adds	r3, #16
 800d36c:	68fa      	ldr	r2, [r7, #12]
 800d36e:	4413      	add	r3, r2
 800d370:	617b      	str	r3, [r7, #20]
 800d372:	e009      	b.n	800d388 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800d374:	897a      	ldrh	r2, [r7, #10]
 800d376:	4613      	mov	r3, r2
 800d378:	009b      	lsls	r3, r3, #2
 800d37a:	4413      	add	r3, r2
 800d37c:	00db      	lsls	r3, r3, #3
 800d37e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d382:	68fa      	ldr	r2, [r7, #12]
 800d384:	4413      	add	r3, r2
 800d386:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800d388:	893b      	ldrh	r3, [r7, #8]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d107      	bne.n	800d39e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800d38e:	697b      	ldr	r3, [r7, #20]
 800d390:	2200      	movs	r2, #0
 800d392:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	b29a      	uxth	r2, r3
 800d398:	697b      	ldr	r3, [r7, #20]
 800d39a:	80da      	strh	r2, [r3, #6]
 800d39c:	e00b      	b.n	800d3b6 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800d39e:	697b      	ldr	r3, [r7, #20]
 800d3a0:	2201      	movs	r2, #1
 800d3a2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	b29a      	uxth	r2, r3
 800d3a8:	697b      	ldr	r3, [r7, #20]
 800d3aa:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	0c1b      	lsrs	r3, r3, #16
 800d3b0:	b29a      	uxth	r2, r3
 800d3b2:	697b      	ldr	r3, [r7, #20]
 800d3b4:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800d3b6:	2300      	movs	r3, #0
}
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	371c      	adds	r7, #28
 800d3bc:	46bd      	mov	sp, r7
 800d3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c2:	4770      	bx	lr

0800d3c4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800d3c4:	b480      	push	{r7}
 800d3c6:	b085      	sub	sp, #20
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	2201      	movs	r2, #1
 800d3d6:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	2200      	movs	r2, #0
 800d3de:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800d3e8:	b29b      	uxth	r3, r3
 800d3ea:	f043 0301 	orr.w	r3, r3, #1
 800d3ee:	b29a      	uxth	r2, r3
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800d3fc:	b29b      	uxth	r3, r3
 800d3fe:	f043 0302 	orr.w	r3, r3, #2
 800d402:	b29a      	uxth	r2, r3
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800d40a:	2300      	movs	r3, #0
}
 800d40c:	4618      	mov	r0, r3
 800d40e:	3714      	adds	r7, #20
 800d410:	46bd      	mov	sp, r7
 800d412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d416:	4770      	bx	lr

0800d418 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800d418:	b480      	push	{r7}
 800d41a:	b085      	sub	sp, #20
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d141      	bne.n	800d4aa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d426:	4b4b      	ldr	r3, [pc, #300]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d42e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d432:	d131      	bne.n	800d498 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d434:	4b47      	ldr	r3, [pc, #284]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d436:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d43a:	4a46      	ldr	r2, [pc, #280]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d43c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d440:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d444:	4b43      	ldr	r3, [pc, #268]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d44c:	4a41      	ldr	r2, [pc, #260]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d44e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d452:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d454:	4b40      	ldr	r3, [pc, #256]	@ (800d558 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	2232      	movs	r2, #50	@ 0x32
 800d45a:	fb02 f303 	mul.w	r3, r2, r3
 800d45e:	4a3f      	ldr	r2, [pc, #252]	@ (800d55c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d460:	fba2 2303 	umull	r2, r3, r2, r3
 800d464:	0c9b      	lsrs	r3, r3, #18
 800d466:	3301      	adds	r3, #1
 800d468:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d46a:	e002      	b.n	800d472 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	3b01      	subs	r3, #1
 800d470:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d472:	4b38      	ldr	r3, [pc, #224]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d474:	695b      	ldr	r3, [r3, #20]
 800d476:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d47a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d47e:	d102      	bne.n	800d486 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	2b00      	cmp	r3, #0
 800d484:	d1f2      	bne.n	800d46c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d486:	4b33      	ldr	r3, [pc, #204]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d488:	695b      	ldr	r3, [r3, #20]
 800d48a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d48e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d492:	d158      	bne.n	800d546 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d494:	2303      	movs	r3, #3
 800d496:	e057      	b.n	800d548 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d498:	4b2e      	ldr	r3, [pc, #184]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d49a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d49e:	4a2d      	ldr	r2, [pc, #180]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d4a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d4a8:	e04d      	b.n	800d546 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d4b0:	d141      	bne.n	800d536 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d4b2:	4b28      	ldr	r3, [pc, #160]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d4ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d4be:	d131      	bne.n	800d524 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d4c0:	4b24      	ldr	r3, [pc, #144]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d4c6:	4a23      	ldr	r2, [pc, #140]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d4cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d4d0:	4b20      	ldr	r3, [pc, #128]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d4d8:	4a1e      	ldr	r2, [pc, #120]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d4da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d4de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d4e0:	4b1d      	ldr	r3, [pc, #116]	@ (800d558 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	2232      	movs	r2, #50	@ 0x32
 800d4e6:	fb02 f303 	mul.w	r3, r2, r3
 800d4ea:	4a1c      	ldr	r2, [pc, #112]	@ (800d55c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d4ec:	fba2 2303 	umull	r2, r3, r2, r3
 800d4f0:	0c9b      	lsrs	r3, r3, #18
 800d4f2:	3301      	adds	r3, #1
 800d4f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d4f6:	e002      	b.n	800d4fe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	3b01      	subs	r3, #1
 800d4fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d4fe:	4b15      	ldr	r3, [pc, #84]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d500:	695b      	ldr	r3, [r3, #20]
 800d502:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d506:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d50a:	d102      	bne.n	800d512 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d1f2      	bne.n	800d4f8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d512:	4b10      	ldr	r3, [pc, #64]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d514:	695b      	ldr	r3, [r3, #20]
 800d516:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d51a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d51e:	d112      	bne.n	800d546 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d520:	2303      	movs	r3, #3
 800d522:	e011      	b.n	800d548 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d524:	4b0b      	ldr	r3, [pc, #44]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d526:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d52a:	4a0a      	ldr	r2, [pc, #40]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d52c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d530:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d534:	e007      	b.n	800d546 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d536:	4b07      	ldr	r3, [pc, #28]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d53e:	4a05      	ldr	r2, [pc, #20]	@ (800d554 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d540:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d544:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800d546:	2300      	movs	r3, #0
}
 800d548:	4618      	mov	r0, r3
 800d54a:	3714      	adds	r7, #20
 800d54c:	46bd      	mov	sp, r7
 800d54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d552:	4770      	bx	lr
 800d554:	40007000 	.word	0x40007000
 800d558:	20000004 	.word	0x20000004
 800d55c:	431bde83 	.word	0x431bde83

0800d560 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800d560:	b480      	push	{r7}
 800d562:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800d564:	4b05      	ldr	r3, [pc, #20]	@ (800d57c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d566:	689b      	ldr	r3, [r3, #8]
 800d568:	4a04      	ldr	r2, [pc, #16]	@ (800d57c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d56a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d56e:	6093      	str	r3, [r2, #8]
}
 800d570:	bf00      	nop
 800d572:	46bd      	mov	sp, r7
 800d574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d578:	4770      	bx	lr
 800d57a:	bf00      	nop
 800d57c:	40007000 	.word	0x40007000

0800d580 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b088      	sub	sp, #32
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d101      	bne.n	800d592 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d58e:	2301      	movs	r3, #1
 800d590:	e2fe      	b.n	800db90 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	f003 0301 	and.w	r3, r3, #1
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d075      	beq.n	800d68a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d59e:	4b97      	ldr	r3, [pc, #604]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d5a0:	689b      	ldr	r3, [r3, #8]
 800d5a2:	f003 030c 	and.w	r3, r3, #12
 800d5a6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d5a8:	4b94      	ldr	r3, [pc, #592]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d5aa:	68db      	ldr	r3, [r3, #12]
 800d5ac:	f003 0303 	and.w	r3, r3, #3
 800d5b0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800d5b2:	69bb      	ldr	r3, [r7, #24]
 800d5b4:	2b0c      	cmp	r3, #12
 800d5b6:	d102      	bne.n	800d5be <HAL_RCC_OscConfig+0x3e>
 800d5b8:	697b      	ldr	r3, [r7, #20]
 800d5ba:	2b03      	cmp	r3, #3
 800d5bc:	d002      	beq.n	800d5c4 <HAL_RCC_OscConfig+0x44>
 800d5be:	69bb      	ldr	r3, [r7, #24]
 800d5c0:	2b08      	cmp	r3, #8
 800d5c2:	d10b      	bne.n	800d5dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d5c4:	4b8d      	ldr	r3, [pc, #564]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d05b      	beq.n	800d688 <HAL_RCC_OscConfig+0x108>
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	685b      	ldr	r3, [r3, #4]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d157      	bne.n	800d688 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d5d8:	2301      	movs	r3, #1
 800d5da:	e2d9      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	685b      	ldr	r3, [r3, #4]
 800d5e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d5e4:	d106      	bne.n	800d5f4 <HAL_RCC_OscConfig+0x74>
 800d5e6:	4b85      	ldr	r3, [pc, #532]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	4a84      	ldr	r2, [pc, #528]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d5ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d5f0:	6013      	str	r3, [r2, #0]
 800d5f2:	e01d      	b.n	800d630 <HAL_RCC_OscConfig+0xb0>
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	685b      	ldr	r3, [r3, #4]
 800d5f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d5fc:	d10c      	bne.n	800d618 <HAL_RCC_OscConfig+0x98>
 800d5fe:	4b7f      	ldr	r3, [pc, #508]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	4a7e      	ldr	r2, [pc, #504]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d604:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d608:	6013      	str	r3, [r2, #0]
 800d60a:	4b7c      	ldr	r3, [pc, #496]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	4a7b      	ldr	r2, [pc, #492]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d610:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d614:	6013      	str	r3, [r2, #0]
 800d616:	e00b      	b.n	800d630 <HAL_RCC_OscConfig+0xb0>
 800d618:	4b78      	ldr	r3, [pc, #480]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	4a77      	ldr	r2, [pc, #476]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d61e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d622:	6013      	str	r3, [r2, #0]
 800d624:	4b75      	ldr	r3, [pc, #468]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	4a74      	ldr	r2, [pc, #464]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d62a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d62e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	685b      	ldr	r3, [r3, #4]
 800d634:	2b00      	cmp	r3, #0
 800d636:	d013      	beq.n	800d660 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d638:	f7fa fdd6 	bl	80081e8 <HAL_GetTick>
 800d63c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d63e:	e008      	b.n	800d652 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d640:	f7fa fdd2 	bl	80081e8 <HAL_GetTick>
 800d644:	4602      	mov	r2, r0
 800d646:	693b      	ldr	r3, [r7, #16]
 800d648:	1ad3      	subs	r3, r2, r3
 800d64a:	2b64      	cmp	r3, #100	@ 0x64
 800d64c:	d901      	bls.n	800d652 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d64e:	2303      	movs	r3, #3
 800d650:	e29e      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d652:	4b6a      	ldr	r3, [pc, #424]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d0f0      	beq.n	800d640 <HAL_RCC_OscConfig+0xc0>
 800d65e:	e014      	b.n	800d68a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d660:	f7fa fdc2 	bl	80081e8 <HAL_GetTick>
 800d664:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d666:	e008      	b.n	800d67a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d668:	f7fa fdbe 	bl	80081e8 <HAL_GetTick>
 800d66c:	4602      	mov	r2, r0
 800d66e:	693b      	ldr	r3, [r7, #16]
 800d670:	1ad3      	subs	r3, r2, r3
 800d672:	2b64      	cmp	r3, #100	@ 0x64
 800d674:	d901      	bls.n	800d67a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d676:	2303      	movs	r3, #3
 800d678:	e28a      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d67a:	4b60      	ldr	r3, [pc, #384]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d682:	2b00      	cmp	r3, #0
 800d684:	d1f0      	bne.n	800d668 <HAL_RCC_OscConfig+0xe8>
 800d686:	e000      	b.n	800d68a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d688:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	f003 0302 	and.w	r3, r3, #2
 800d692:	2b00      	cmp	r3, #0
 800d694:	d075      	beq.n	800d782 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d696:	4b59      	ldr	r3, [pc, #356]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d698:	689b      	ldr	r3, [r3, #8]
 800d69a:	f003 030c 	and.w	r3, r3, #12
 800d69e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d6a0:	4b56      	ldr	r3, [pc, #344]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d6a2:	68db      	ldr	r3, [r3, #12]
 800d6a4:	f003 0303 	and.w	r3, r3, #3
 800d6a8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d6aa:	69bb      	ldr	r3, [r7, #24]
 800d6ac:	2b0c      	cmp	r3, #12
 800d6ae:	d102      	bne.n	800d6b6 <HAL_RCC_OscConfig+0x136>
 800d6b0:	697b      	ldr	r3, [r7, #20]
 800d6b2:	2b02      	cmp	r3, #2
 800d6b4:	d002      	beq.n	800d6bc <HAL_RCC_OscConfig+0x13c>
 800d6b6:	69bb      	ldr	r3, [r7, #24]
 800d6b8:	2b04      	cmp	r3, #4
 800d6ba:	d11f      	bne.n	800d6fc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d6bc:	4b4f      	ldr	r3, [pc, #316]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d005      	beq.n	800d6d4 <HAL_RCC_OscConfig+0x154>
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	68db      	ldr	r3, [r3, #12]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d101      	bne.n	800d6d4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d6d0:	2301      	movs	r3, #1
 800d6d2:	e25d      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d6d4:	4b49      	ldr	r3, [pc, #292]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d6d6:	685b      	ldr	r3, [r3, #4]
 800d6d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	691b      	ldr	r3, [r3, #16]
 800d6e0:	061b      	lsls	r3, r3, #24
 800d6e2:	4946      	ldr	r1, [pc, #280]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d6e4:	4313      	orrs	r3, r2
 800d6e6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d6e8:	4b45      	ldr	r3, [pc, #276]	@ (800d800 <HAL_RCC_OscConfig+0x280>)
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	4618      	mov	r0, r3
 800d6ee:	f7fa fd2f 	bl	8008150 <HAL_InitTick>
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d043      	beq.n	800d780 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d6f8:	2301      	movs	r3, #1
 800d6fa:	e249      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	68db      	ldr	r3, [r3, #12]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d023      	beq.n	800d74c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d704:	4b3d      	ldr	r3, [pc, #244]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	4a3c      	ldr	r2, [pc, #240]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d70a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d70e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d710:	f7fa fd6a 	bl	80081e8 <HAL_GetTick>
 800d714:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d716:	e008      	b.n	800d72a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d718:	f7fa fd66 	bl	80081e8 <HAL_GetTick>
 800d71c:	4602      	mov	r2, r0
 800d71e:	693b      	ldr	r3, [r7, #16]
 800d720:	1ad3      	subs	r3, r2, r3
 800d722:	2b02      	cmp	r3, #2
 800d724:	d901      	bls.n	800d72a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d726:	2303      	movs	r3, #3
 800d728:	e232      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d72a:	4b34      	ldr	r3, [pc, #208]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d732:	2b00      	cmp	r3, #0
 800d734:	d0f0      	beq.n	800d718 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d736:	4b31      	ldr	r3, [pc, #196]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d738:	685b      	ldr	r3, [r3, #4]
 800d73a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	691b      	ldr	r3, [r3, #16]
 800d742:	061b      	lsls	r3, r3, #24
 800d744:	492d      	ldr	r1, [pc, #180]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d746:	4313      	orrs	r3, r2
 800d748:	604b      	str	r3, [r1, #4]
 800d74a:	e01a      	b.n	800d782 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d74c:	4b2b      	ldr	r3, [pc, #172]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	4a2a      	ldr	r2, [pc, #168]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d752:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d756:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d758:	f7fa fd46 	bl	80081e8 <HAL_GetTick>
 800d75c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d75e:	e008      	b.n	800d772 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d760:	f7fa fd42 	bl	80081e8 <HAL_GetTick>
 800d764:	4602      	mov	r2, r0
 800d766:	693b      	ldr	r3, [r7, #16]
 800d768:	1ad3      	subs	r3, r2, r3
 800d76a:	2b02      	cmp	r3, #2
 800d76c:	d901      	bls.n	800d772 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d76e:	2303      	movs	r3, #3
 800d770:	e20e      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d772:	4b22      	ldr	r3, [pc, #136]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d1f0      	bne.n	800d760 <HAL_RCC_OscConfig+0x1e0>
 800d77e:	e000      	b.n	800d782 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d780:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	f003 0308 	and.w	r3, r3, #8
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d041      	beq.n	800d812 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	695b      	ldr	r3, [r3, #20]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d01c      	beq.n	800d7d0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d796:	4b19      	ldr	r3, [pc, #100]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d798:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d79c:	4a17      	ldr	r2, [pc, #92]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d79e:	f043 0301 	orr.w	r3, r3, #1
 800d7a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d7a6:	f7fa fd1f 	bl	80081e8 <HAL_GetTick>
 800d7aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d7ac:	e008      	b.n	800d7c0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d7ae:	f7fa fd1b 	bl	80081e8 <HAL_GetTick>
 800d7b2:	4602      	mov	r2, r0
 800d7b4:	693b      	ldr	r3, [r7, #16]
 800d7b6:	1ad3      	subs	r3, r2, r3
 800d7b8:	2b02      	cmp	r3, #2
 800d7ba:	d901      	bls.n	800d7c0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d7bc:	2303      	movs	r3, #3
 800d7be:	e1e7      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d7c0:	4b0e      	ldr	r3, [pc, #56]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d7c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d7c6:	f003 0302 	and.w	r3, r3, #2
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d0ef      	beq.n	800d7ae <HAL_RCC_OscConfig+0x22e>
 800d7ce:	e020      	b.n	800d812 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d7d0:	4b0a      	ldr	r3, [pc, #40]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d7d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d7d6:	4a09      	ldr	r2, [pc, #36]	@ (800d7fc <HAL_RCC_OscConfig+0x27c>)
 800d7d8:	f023 0301 	bic.w	r3, r3, #1
 800d7dc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d7e0:	f7fa fd02 	bl	80081e8 <HAL_GetTick>
 800d7e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d7e6:	e00d      	b.n	800d804 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d7e8:	f7fa fcfe 	bl	80081e8 <HAL_GetTick>
 800d7ec:	4602      	mov	r2, r0
 800d7ee:	693b      	ldr	r3, [r7, #16]
 800d7f0:	1ad3      	subs	r3, r2, r3
 800d7f2:	2b02      	cmp	r3, #2
 800d7f4:	d906      	bls.n	800d804 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d7f6:	2303      	movs	r3, #3
 800d7f8:	e1ca      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
 800d7fa:	bf00      	nop
 800d7fc:	40021000 	.word	0x40021000
 800d800:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d804:	4b8c      	ldr	r3, [pc, #560]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d806:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d80a:	f003 0302 	and.w	r3, r3, #2
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d1ea      	bne.n	800d7e8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	f003 0304 	and.w	r3, r3, #4
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	f000 80a6 	beq.w	800d96c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d820:	2300      	movs	r3, #0
 800d822:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d824:	4b84      	ldr	r3, [pc, #528]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d828:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d101      	bne.n	800d834 <HAL_RCC_OscConfig+0x2b4>
 800d830:	2301      	movs	r3, #1
 800d832:	e000      	b.n	800d836 <HAL_RCC_OscConfig+0x2b6>
 800d834:	2300      	movs	r3, #0
 800d836:	2b00      	cmp	r3, #0
 800d838:	d00d      	beq.n	800d856 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d83a:	4b7f      	ldr	r3, [pc, #508]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d83c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d83e:	4a7e      	ldr	r2, [pc, #504]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d844:	6593      	str	r3, [r2, #88]	@ 0x58
 800d846:	4b7c      	ldr	r3, [pc, #496]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d84a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d84e:	60fb      	str	r3, [r7, #12]
 800d850:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800d852:	2301      	movs	r3, #1
 800d854:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d856:	4b79      	ldr	r3, [pc, #484]	@ (800da3c <HAL_RCC_OscConfig+0x4bc>)
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d118      	bne.n	800d894 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d862:	4b76      	ldr	r3, [pc, #472]	@ (800da3c <HAL_RCC_OscConfig+0x4bc>)
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	4a75      	ldr	r2, [pc, #468]	@ (800da3c <HAL_RCC_OscConfig+0x4bc>)
 800d868:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d86c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d86e:	f7fa fcbb 	bl	80081e8 <HAL_GetTick>
 800d872:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d874:	e008      	b.n	800d888 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d876:	f7fa fcb7 	bl	80081e8 <HAL_GetTick>
 800d87a:	4602      	mov	r2, r0
 800d87c:	693b      	ldr	r3, [r7, #16]
 800d87e:	1ad3      	subs	r3, r2, r3
 800d880:	2b02      	cmp	r3, #2
 800d882:	d901      	bls.n	800d888 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800d884:	2303      	movs	r3, #3
 800d886:	e183      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d888:	4b6c      	ldr	r3, [pc, #432]	@ (800da3c <HAL_RCC_OscConfig+0x4bc>)
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d890:	2b00      	cmp	r3, #0
 800d892:	d0f0      	beq.n	800d876 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	689b      	ldr	r3, [r3, #8]
 800d898:	2b01      	cmp	r3, #1
 800d89a:	d108      	bne.n	800d8ae <HAL_RCC_OscConfig+0x32e>
 800d89c:	4b66      	ldr	r3, [pc, #408]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d89e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8a2:	4a65      	ldr	r2, [pc, #404]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d8a4:	f043 0301 	orr.w	r3, r3, #1
 800d8a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d8ac:	e024      	b.n	800d8f8 <HAL_RCC_OscConfig+0x378>
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	689b      	ldr	r3, [r3, #8]
 800d8b2:	2b05      	cmp	r3, #5
 800d8b4:	d110      	bne.n	800d8d8 <HAL_RCC_OscConfig+0x358>
 800d8b6:	4b60      	ldr	r3, [pc, #384]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d8b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8bc:	4a5e      	ldr	r2, [pc, #376]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d8be:	f043 0304 	orr.w	r3, r3, #4
 800d8c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d8c6:	4b5c      	ldr	r3, [pc, #368]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d8c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8cc:	4a5a      	ldr	r2, [pc, #360]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d8ce:	f043 0301 	orr.w	r3, r3, #1
 800d8d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d8d6:	e00f      	b.n	800d8f8 <HAL_RCC_OscConfig+0x378>
 800d8d8:	4b57      	ldr	r3, [pc, #348]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d8da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8de:	4a56      	ldr	r2, [pc, #344]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d8e0:	f023 0301 	bic.w	r3, r3, #1
 800d8e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d8e8:	4b53      	ldr	r3, [pc, #332]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d8ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8ee:	4a52      	ldr	r2, [pc, #328]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d8f0:	f023 0304 	bic.w	r3, r3, #4
 800d8f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	689b      	ldr	r3, [r3, #8]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d016      	beq.n	800d92e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d900:	f7fa fc72 	bl	80081e8 <HAL_GetTick>
 800d904:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d906:	e00a      	b.n	800d91e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d908:	f7fa fc6e 	bl	80081e8 <HAL_GetTick>
 800d90c:	4602      	mov	r2, r0
 800d90e:	693b      	ldr	r3, [r7, #16]
 800d910:	1ad3      	subs	r3, r2, r3
 800d912:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d916:	4293      	cmp	r3, r2
 800d918:	d901      	bls.n	800d91e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800d91a:	2303      	movs	r3, #3
 800d91c:	e138      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d91e:	4b46      	ldr	r3, [pc, #280]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d920:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d924:	f003 0302 	and.w	r3, r3, #2
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d0ed      	beq.n	800d908 <HAL_RCC_OscConfig+0x388>
 800d92c:	e015      	b.n	800d95a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d92e:	f7fa fc5b 	bl	80081e8 <HAL_GetTick>
 800d932:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d934:	e00a      	b.n	800d94c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d936:	f7fa fc57 	bl	80081e8 <HAL_GetTick>
 800d93a:	4602      	mov	r2, r0
 800d93c:	693b      	ldr	r3, [r7, #16]
 800d93e:	1ad3      	subs	r3, r2, r3
 800d940:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d944:	4293      	cmp	r3, r2
 800d946:	d901      	bls.n	800d94c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800d948:	2303      	movs	r3, #3
 800d94a:	e121      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d94c:	4b3a      	ldr	r3, [pc, #232]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d94e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d952:	f003 0302 	and.w	r3, r3, #2
 800d956:	2b00      	cmp	r3, #0
 800d958:	d1ed      	bne.n	800d936 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d95a:	7ffb      	ldrb	r3, [r7, #31]
 800d95c:	2b01      	cmp	r3, #1
 800d95e:	d105      	bne.n	800d96c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d960:	4b35      	ldr	r3, [pc, #212]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d964:	4a34      	ldr	r2, [pc, #208]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d966:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d96a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	f003 0320 	and.w	r3, r3, #32
 800d974:	2b00      	cmp	r3, #0
 800d976:	d03c      	beq.n	800d9f2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	699b      	ldr	r3, [r3, #24]
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d01c      	beq.n	800d9ba <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d980:	4b2d      	ldr	r3, [pc, #180]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d982:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d986:	4a2c      	ldr	r2, [pc, #176]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d988:	f043 0301 	orr.w	r3, r3, #1
 800d98c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d990:	f7fa fc2a 	bl	80081e8 <HAL_GetTick>
 800d994:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d996:	e008      	b.n	800d9aa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d998:	f7fa fc26 	bl	80081e8 <HAL_GetTick>
 800d99c:	4602      	mov	r2, r0
 800d99e:	693b      	ldr	r3, [r7, #16]
 800d9a0:	1ad3      	subs	r3, r2, r3
 800d9a2:	2b02      	cmp	r3, #2
 800d9a4:	d901      	bls.n	800d9aa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800d9a6:	2303      	movs	r3, #3
 800d9a8:	e0f2      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d9aa:	4b23      	ldr	r3, [pc, #140]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d9ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d9b0:	f003 0302 	and.w	r3, r3, #2
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d0ef      	beq.n	800d998 <HAL_RCC_OscConfig+0x418>
 800d9b8:	e01b      	b.n	800d9f2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d9ba:	4b1f      	ldr	r3, [pc, #124]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d9bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d9c0:	4a1d      	ldr	r2, [pc, #116]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d9c2:	f023 0301 	bic.w	r3, r3, #1
 800d9c6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d9ca:	f7fa fc0d 	bl	80081e8 <HAL_GetTick>
 800d9ce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d9d0:	e008      	b.n	800d9e4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d9d2:	f7fa fc09 	bl	80081e8 <HAL_GetTick>
 800d9d6:	4602      	mov	r2, r0
 800d9d8:	693b      	ldr	r3, [r7, #16]
 800d9da:	1ad3      	subs	r3, r2, r3
 800d9dc:	2b02      	cmp	r3, #2
 800d9de:	d901      	bls.n	800d9e4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800d9e0:	2303      	movs	r3, #3
 800d9e2:	e0d5      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d9e4:	4b14      	ldr	r3, [pc, #80]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d9e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d9ea:	f003 0302 	and.w	r3, r3, #2
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d1ef      	bne.n	800d9d2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	69db      	ldr	r3, [r3, #28]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	f000 80c9 	beq.w	800db8e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d9fc:	4b0e      	ldr	r3, [pc, #56]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800d9fe:	689b      	ldr	r3, [r3, #8]
 800da00:	f003 030c 	and.w	r3, r3, #12
 800da04:	2b0c      	cmp	r3, #12
 800da06:	f000 8083 	beq.w	800db10 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	69db      	ldr	r3, [r3, #28]
 800da0e:	2b02      	cmp	r3, #2
 800da10:	d15e      	bne.n	800dad0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800da12:	4b09      	ldr	r3, [pc, #36]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	4a08      	ldr	r2, [pc, #32]	@ (800da38 <HAL_RCC_OscConfig+0x4b8>)
 800da18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800da1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800da1e:	f7fa fbe3 	bl	80081e8 <HAL_GetTick>
 800da22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800da24:	e00c      	b.n	800da40 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800da26:	f7fa fbdf 	bl	80081e8 <HAL_GetTick>
 800da2a:	4602      	mov	r2, r0
 800da2c:	693b      	ldr	r3, [r7, #16]
 800da2e:	1ad3      	subs	r3, r2, r3
 800da30:	2b02      	cmp	r3, #2
 800da32:	d905      	bls.n	800da40 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800da34:	2303      	movs	r3, #3
 800da36:	e0ab      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
 800da38:	40021000 	.word	0x40021000
 800da3c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800da40:	4b55      	ldr	r3, [pc, #340]	@ (800db98 <HAL_RCC_OscConfig+0x618>)
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800da48:	2b00      	cmp	r3, #0
 800da4a:	d1ec      	bne.n	800da26 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800da4c:	4b52      	ldr	r3, [pc, #328]	@ (800db98 <HAL_RCC_OscConfig+0x618>)
 800da4e:	68da      	ldr	r2, [r3, #12]
 800da50:	4b52      	ldr	r3, [pc, #328]	@ (800db9c <HAL_RCC_OscConfig+0x61c>)
 800da52:	4013      	ands	r3, r2
 800da54:	687a      	ldr	r2, [r7, #4]
 800da56:	6a11      	ldr	r1, [r2, #32]
 800da58:	687a      	ldr	r2, [r7, #4]
 800da5a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800da5c:	3a01      	subs	r2, #1
 800da5e:	0112      	lsls	r2, r2, #4
 800da60:	4311      	orrs	r1, r2
 800da62:	687a      	ldr	r2, [r7, #4]
 800da64:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800da66:	0212      	lsls	r2, r2, #8
 800da68:	4311      	orrs	r1, r2
 800da6a:	687a      	ldr	r2, [r7, #4]
 800da6c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800da6e:	0852      	lsrs	r2, r2, #1
 800da70:	3a01      	subs	r2, #1
 800da72:	0552      	lsls	r2, r2, #21
 800da74:	4311      	orrs	r1, r2
 800da76:	687a      	ldr	r2, [r7, #4]
 800da78:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800da7a:	0852      	lsrs	r2, r2, #1
 800da7c:	3a01      	subs	r2, #1
 800da7e:	0652      	lsls	r2, r2, #25
 800da80:	4311      	orrs	r1, r2
 800da82:	687a      	ldr	r2, [r7, #4]
 800da84:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800da86:	06d2      	lsls	r2, r2, #27
 800da88:	430a      	orrs	r2, r1
 800da8a:	4943      	ldr	r1, [pc, #268]	@ (800db98 <HAL_RCC_OscConfig+0x618>)
 800da8c:	4313      	orrs	r3, r2
 800da8e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800da90:	4b41      	ldr	r3, [pc, #260]	@ (800db98 <HAL_RCC_OscConfig+0x618>)
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	4a40      	ldr	r2, [pc, #256]	@ (800db98 <HAL_RCC_OscConfig+0x618>)
 800da96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800da9a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800da9c:	4b3e      	ldr	r3, [pc, #248]	@ (800db98 <HAL_RCC_OscConfig+0x618>)
 800da9e:	68db      	ldr	r3, [r3, #12]
 800daa0:	4a3d      	ldr	r2, [pc, #244]	@ (800db98 <HAL_RCC_OscConfig+0x618>)
 800daa2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800daa6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800daa8:	f7fa fb9e 	bl	80081e8 <HAL_GetTick>
 800daac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800daae:	e008      	b.n	800dac2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dab0:	f7fa fb9a 	bl	80081e8 <HAL_GetTick>
 800dab4:	4602      	mov	r2, r0
 800dab6:	693b      	ldr	r3, [r7, #16]
 800dab8:	1ad3      	subs	r3, r2, r3
 800daba:	2b02      	cmp	r3, #2
 800dabc:	d901      	bls.n	800dac2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800dabe:	2303      	movs	r3, #3
 800dac0:	e066      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dac2:	4b35      	ldr	r3, [pc, #212]	@ (800db98 <HAL_RCC_OscConfig+0x618>)
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d0f0      	beq.n	800dab0 <HAL_RCC_OscConfig+0x530>
 800dace:	e05e      	b.n	800db8e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dad0:	4b31      	ldr	r3, [pc, #196]	@ (800db98 <HAL_RCC_OscConfig+0x618>)
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	4a30      	ldr	r2, [pc, #192]	@ (800db98 <HAL_RCC_OscConfig+0x618>)
 800dad6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dada:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dadc:	f7fa fb84 	bl	80081e8 <HAL_GetTick>
 800dae0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dae2:	e008      	b.n	800daf6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dae4:	f7fa fb80 	bl	80081e8 <HAL_GetTick>
 800dae8:	4602      	mov	r2, r0
 800daea:	693b      	ldr	r3, [r7, #16]
 800daec:	1ad3      	subs	r3, r2, r3
 800daee:	2b02      	cmp	r3, #2
 800daf0:	d901      	bls.n	800daf6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800daf2:	2303      	movs	r3, #3
 800daf4:	e04c      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800daf6:	4b28      	ldr	r3, [pc, #160]	@ (800db98 <HAL_RCC_OscConfig+0x618>)
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d1f0      	bne.n	800dae4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800db02:	4b25      	ldr	r3, [pc, #148]	@ (800db98 <HAL_RCC_OscConfig+0x618>)
 800db04:	68da      	ldr	r2, [r3, #12]
 800db06:	4924      	ldr	r1, [pc, #144]	@ (800db98 <HAL_RCC_OscConfig+0x618>)
 800db08:	4b25      	ldr	r3, [pc, #148]	@ (800dba0 <HAL_RCC_OscConfig+0x620>)
 800db0a:	4013      	ands	r3, r2
 800db0c:	60cb      	str	r3, [r1, #12]
 800db0e:	e03e      	b.n	800db8e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	69db      	ldr	r3, [r3, #28]
 800db14:	2b01      	cmp	r3, #1
 800db16:	d101      	bne.n	800db1c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800db18:	2301      	movs	r3, #1
 800db1a:	e039      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800db1c:	4b1e      	ldr	r3, [pc, #120]	@ (800db98 <HAL_RCC_OscConfig+0x618>)
 800db1e:	68db      	ldr	r3, [r3, #12]
 800db20:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800db22:	697b      	ldr	r3, [r7, #20]
 800db24:	f003 0203 	and.w	r2, r3, #3
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	6a1b      	ldr	r3, [r3, #32]
 800db2c:	429a      	cmp	r2, r3
 800db2e:	d12c      	bne.n	800db8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800db30:	697b      	ldr	r3, [r7, #20]
 800db32:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db3a:	3b01      	subs	r3, #1
 800db3c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800db3e:	429a      	cmp	r2, r3
 800db40:	d123      	bne.n	800db8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800db42:	697b      	ldr	r3, [r7, #20]
 800db44:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db4c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800db4e:	429a      	cmp	r2, r3
 800db50:	d11b      	bne.n	800db8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800db52:	697b      	ldr	r3, [r7, #20]
 800db54:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db5c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800db5e:	429a      	cmp	r2, r3
 800db60:	d113      	bne.n	800db8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800db62:	697b      	ldr	r3, [r7, #20]
 800db64:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db6c:	085b      	lsrs	r3, r3, #1
 800db6e:	3b01      	subs	r3, #1
 800db70:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800db72:	429a      	cmp	r2, r3
 800db74:	d109      	bne.n	800db8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800db76:	697b      	ldr	r3, [r7, #20]
 800db78:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800db80:	085b      	lsrs	r3, r3, #1
 800db82:	3b01      	subs	r3, #1
 800db84:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800db86:	429a      	cmp	r2, r3
 800db88:	d001      	beq.n	800db8e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800db8a:	2301      	movs	r3, #1
 800db8c:	e000      	b.n	800db90 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800db8e:	2300      	movs	r3, #0
}
 800db90:	4618      	mov	r0, r3
 800db92:	3720      	adds	r7, #32
 800db94:	46bd      	mov	sp, r7
 800db96:	bd80      	pop	{r7, pc}
 800db98:	40021000 	.word	0x40021000
 800db9c:	019f800c 	.word	0x019f800c
 800dba0:	feeefffc 	.word	0xfeeefffc

0800dba4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800dba4:	b580      	push	{r7, lr}
 800dba6:	b086      	sub	sp, #24
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	6078      	str	r0, [r7, #4]
 800dbac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800dbae:	2300      	movs	r3, #0
 800dbb0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d101      	bne.n	800dbbc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800dbb8:	2301      	movs	r3, #1
 800dbba:	e11e      	b.n	800ddfa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800dbbc:	4b91      	ldr	r3, [pc, #580]	@ (800de04 <HAL_RCC_ClockConfig+0x260>)
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	f003 030f 	and.w	r3, r3, #15
 800dbc4:	683a      	ldr	r2, [r7, #0]
 800dbc6:	429a      	cmp	r2, r3
 800dbc8:	d910      	bls.n	800dbec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dbca:	4b8e      	ldr	r3, [pc, #568]	@ (800de04 <HAL_RCC_ClockConfig+0x260>)
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	f023 020f 	bic.w	r2, r3, #15
 800dbd2:	498c      	ldr	r1, [pc, #560]	@ (800de04 <HAL_RCC_ClockConfig+0x260>)
 800dbd4:	683b      	ldr	r3, [r7, #0]
 800dbd6:	4313      	orrs	r3, r2
 800dbd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dbda:	4b8a      	ldr	r3, [pc, #552]	@ (800de04 <HAL_RCC_ClockConfig+0x260>)
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	f003 030f 	and.w	r3, r3, #15
 800dbe2:	683a      	ldr	r2, [r7, #0]
 800dbe4:	429a      	cmp	r2, r3
 800dbe6:	d001      	beq.n	800dbec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800dbe8:	2301      	movs	r3, #1
 800dbea:	e106      	b.n	800ddfa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	f003 0301 	and.w	r3, r3, #1
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d073      	beq.n	800dce0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	685b      	ldr	r3, [r3, #4]
 800dbfc:	2b03      	cmp	r3, #3
 800dbfe:	d129      	bne.n	800dc54 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dc00:	4b81      	ldr	r3, [pc, #516]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d101      	bne.n	800dc10 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	e0f4      	b.n	800ddfa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800dc10:	f000 f99e 	bl	800df50 <RCC_GetSysClockFreqFromPLLSource>
 800dc14:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800dc16:	693b      	ldr	r3, [r7, #16]
 800dc18:	4a7c      	ldr	r2, [pc, #496]	@ (800de0c <HAL_RCC_ClockConfig+0x268>)
 800dc1a:	4293      	cmp	r3, r2
 800dc1c:	d93f      	bls.n	800dc9e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800dc1e:	4b7a      	ldr	r3, [pc, #488]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dc20:	689b      	ldr	r3, [r3, #8]
 800dc22:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d009      	beq.n	800dc3e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d033      	beq.n	800dc9e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d12f      	bne.n	800dc9e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800dc3e:	4b72      	ldr	r3, [pc, #456]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dc40:	689b      	ldr	r3, [r3, #8]
 800dc42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dc46:	4a70      	ldr	r2, [pc, #448]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dc48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc4c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800dc4e:	2380      	movs	r3, #128	@ 0x80
 800dc50:	617b      	str	r3, [r7, #20]
 800dc52:	e024      	b.n	800dc9e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	685b      	ldr	r3, [r3, #4]
 800dc58:	2b02      	cmp	r3, #2
 800dc5a:	d107      	bne.n	800dc6c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800dc5c:	4b6a      	ldr	r3, [pc, #424]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d109      	bne.n	800dc7c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800dc68:	2301      	movs	r3, #1
 800dc6a:	e0c6      	b.n	800ddfa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800dc6c:	4b66      	ldr	r3, [pc, #408]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d101      	bne.n	800dc7c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800dc78:	2301      	movs	r3, #1
 800dc7a:	e0be      	b.n	800ddfa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800dc7c:	f000 f8ce 	bl	800de1c <HAL_RCC_GetSysClockFreq>
 800dc80:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800dc82:	693b      	ldr	r3, [r7, #16]
 800dc84:	4a61      	ldr	r2, [pc, #388]	@ (800de0c <HAL_RCC_ClockConfig+0x268>)
 800dc86:	4293      	cmp	r3, r2
 800dc88:	d909      	bls.n	800dc9e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800dc8a:	4b5f      	ldr	r3, [pc, #380]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dc8c:	689b      	ldr	r3, [r3, #8]
 800dc8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dc92:	4a5d      	ldr	r2, [pc, #372]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dc94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc98:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800dc9a:	2380      	movs	r3, #128	@ 0x80
 800dc9c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800dc9e:	4b5a      	ldr	r3, [pc, #360]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dca0:	689b      	ldr	r3, [r3, #8]
 800dca2:	f023 0203 	bic.w	r2, r3, #3
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	685b      	ldr	r3, [r3, #4]
 800dcaa:	4957      	ldr	r1, [pc, #348]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dcac:	4313      	orrs	r3, r2
 800dcae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dcb0:	f7fa fa9a 	bl	80081e8 <HAL_GetTick>
 800dcb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dcb6:	e00a      	b.n	800dcce <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dcb8:	f7fa fa96 	bl	80081e8 <HAL_GetTick>
 800dcbc:	4602      	mov	r2, r0
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	1ad3      	subs	r3, r2, r3
 800dcc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dcc6:	4293      	cmp	r3, r2
 800dcc8:	d901      	bls.n	800dcce <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800dcca:	2303      	movs	r3, #3
 800dccc:	e095      	b.n	800ddfa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dcce:	4b4e      	ldr	r3, [pc, #312]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dcd0:	689b      	ldr	r3, [r3, #8]
 800dcd2:	f003 020c 	and.w	r2, r3, #12
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	685b      	ldr	r3, [r3, #4]
 800dcda:	009b      	lsls	r3, r3, #2
 800dcdc:	429a      	cmp	r2, r3
 800dcde:	d1eb      	bne.n	800dcb8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	f003 0302 	and.w	r3, r3, #2
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d023      	beq.n	800dd34 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	f003 0304 	and.w	r3, r3, #4
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d005      	beq.n	800dd04 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800dcf8:	4b43      	ldr	r3, [pc, #268]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dcfa:	689b      	ldr	r3, [r3, #8]
 800dcfc:	4a42      	ldr	r2, [pc, #264]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dcfe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800dd02:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	f003 0308 	and.w	r3, r3, #8
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d007      	beq.n	800dd20 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800dd10:	4b3d      	ldr	r3, [pc, #244]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dd12:	689b      	ldr	r3, [r3, #8]
 800dd14:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800dd18:	4a3b      	ldr	r2, [pc, #236]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dd1a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800dd1e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dd20:	4b39      	ldr	r3, [pc, #228]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dd22:	689b      	ldr	r3, [r3, #8]
 800dd24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	689b      	ldr	r3, [r3, #8]
 800dd2c:	4936      	ldr	r1, [pc, #216]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dd2e:	4313      	orrs	r3, r2
 800dd30:	608b      	str	r3, [r1, #8]
 800dd32:	e008      	b.n	800dd46 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800dd34:	697b      	ldr	r3, [r7, #20]
 800dd36:	2b80      	cmp	r3, #128	@ 0x80
 800dd38:	d105      	bne.n	800dd46 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800dd3a:	4b33      	ldr	r3, [pc, #204]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dd3c:	689b      	ldr	r3, [r3, #8]
 800dd3e:	4a32      	ldr	r2, [pc, #200]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dd40:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dd44:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800dd46:	4b2f      	ldr	r3, [pc, #188]	@ (800de04 <HAL_RCC_ClockConfig+0x260>)
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	f003 030f 	and.w	r3, r3, #15
 800dd4e:	683a      	ldr	r2, [r7, #0]
 800dd50:	429a      	cmp	r2, r3
 800dd52:	d21d      	bcs.n	800dd90 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dd54:	4b2b      	ldr	r3, [pc, #172]	@ (800de04 <HAL_RCC_ClockConfig+0x260>)
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	f023 020f 	bic.w	r2, r3, #15
 800dd5c:	4929      	ldr	r1, [pc, #164]	@ (800de04 <HAL_RCC_ClockConfig+0x260>)
 800dd5e:	683b      	ldr	r3, [r7, #0]
 800dd60:	4313      	orrs	r3, r2
 800dd62:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800dd64:	f7fa fa40 	bl	80081e8 <HAL_GetTick>
 800dd68:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dd6a:	e00a      	b.n	800dd82 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dd6c:	f7fa fa3c 	bl	80081e8 <HAL_GetTick>
 800dd70:	4602      	mov	r2, r0
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	1ad3      	subs	r3, r2, r3
 800dd76:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dd7a:	4293      	cmp	r3, r2
 800dd7c:	d901      	bls.n	800dd82 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800dd7e:	2303      	movs	r3, #3
 800dd80:	e03b      	b.n	800ddfa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dd82:	4b20      	ldr	r3, [pc, #128]	@ (800de04 <HAL_RCC_ClockConfig+0x260>)
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	f003 030f 	and.w	r3, r3, #15
 800dd8a:	683a      	ldr	r2, [r7, #0]
 800dd8c:	429a      	cmp	r2, r3
 800dd8e:	d1ed      	bne.n	800dd6c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	f003 0304 	and.w	r3, r3, #4
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d008      	beq.n	800ddae <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800dd9c:	4b1a      	ldr	r3, [pc, #104]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800dd9e:	689b      	ldr	r3, [r3, #8]
 800dda0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	68db      	ldr	r3, [r3, #12]
 800dda8:	4917      	ldr	r1, [pc, #92]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800ddaa:	4313      	orrs	r3, r2
 800ddac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	f003 0308 	and.w	r3, r3, #8
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d009      	beq.n	800ddce <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800ddba:	4b13      	ldr	r3, [pc, #76]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800ddbc:	689b      	ldr	r3, [r3, #8]
 800ddbe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	691b      	ldr	r3, [r3, #16]
 800ddc6:	00db      	lsls	r3, r3, #3
 800ddc8:	490f      	ldr	r1, [pc, #60]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800ddca:	4313      	orrs	r3, r2
 800ddcc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800ddce:	f000 f825 	bl	800de1c <HAL_RCC_GetSysClockFreq>
 800ddd2:	4602      	mov	r2, r0
 800ddd4:	4b0c      	ldr	r3, [pc, #48]	@ (800de08 <HAL_RCC_ClockConfig+0x264>)
 800ddd6:	689b      	ldr	r3, [r3, #8]
 800ddd8:	091b      	lsrs	r3, r3, #4
 800ddda:	f003 030f 	and.w	r3, r3, #15
 800ddde:	490c      	ldr	r1, [pc, #48]	@ (800de10 <HAL_RCC_ClockConfig+0x26c>)
 800dde0:	5ccb      	ldrb	r3, [r1, r3]
 800dde2:	f003 031f 	and.w	r3, r3, #31
 800dde6:	fa22 f303 	lsr.w	r3, r2, r3
 800ddea:	4a0a      	ldr	r2, [pc, #40]	@ (800de14 <HAL_RCC_ClockConfig+0x270>)
 800ddec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800ddee:	4b0a      	ldr	r3, [pc, #40]	@ (800de18 <HAL_RCC_ClockConfig+0x274>)
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	f7fa f9ac 	bl	8008150 <HAL_InitTick>
 800ddf8:	4603      	mov	r3, r0
}
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	3718      	adds	r7, #24
 800ddfe:	46bd      	mov	sp, r7
 800de00:	bd80      	pop	{r7, pc}
 800de02:	bf00      	nop
 800de04:	40022000 	.word	0x40022000
 800de08:	40021000 	.word	0x40021000
 800de0c:	04c4b400 	.word	0x04c4b400
 800de10:	0801c6c8 	.word	0x0801c6c8
 800de14:	20000004 	.word	0x20000004
 800de18:	2000000c 	.word	0x2000000c

0800de1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800de1c:	b480      	push	{r7}
 800de1e:	b087      	sub	sp, #28
 800de20:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800de22:	4b2c      	ldr	r3, [pc, #176]	@ (800ded4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de24:	689b      	ldr	r3, [r3, #8]
 800de26:	f003 030c 	and.w	r3, r3, #12
 800de2a:	2b04      	cmp	r3, #4
 800de2c:	d102      	bne.n	800de34 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800de2e:	4b2a      	ldr	r3, [pc, #168]	@ (800ded8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800de30:	613b      	str	r3, [r7, #16]
 800de32:	e047      	b.n	800dec4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800de34:	4b27      	ldr	r3, [pc, #156]	@ (800ded4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de36:	689b      	ldr	r3, [r3, #8]
 800de38:	f003 030c 	and.w	r3, r3, #12
 800de3c:	2b08      	cmp	r3, #8
 800de3e:	d102      	bne.n	800de46 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800de40:	4b26      	ldr	r3, [pc, #152]	@ (800dedc <HAL_RCC_GetSysClockFreq+0xc0>)
 800de42:	613b      	str	r3, [r7, #16]
 800de44:	e03e      	b.n	800dec4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800de46:	4b23      	ldr	r3, [pc, #140]	@ (800ded4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de48:	689b      	ldr	r3, [r3, #8]
 800de4a:	f003 030c 	and.w	r3, r3, #12
 800de4e:	2b0c      	cmp	r3, #12
 800de50:	d136      	bne.n	800dec0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800de52:	4b20      	ldr	r3, [pc, #128]	@ (800ded4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de54:	68db      	ldr	r3, [r3, #12]
 800de56:	f003 0303 	and.w	r3, r3, #3
 800de5a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800de5c:	4b1d      	ldr	r3, [pc, #116]	@ (800ded4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de5e:	68db      	ldr	r3, [r3, #12]
 800de60:	091b      	lsrs	r3, r3, #4
 800de62:	f003 030f 	and.w	r3, r3, #15
 800de66:	3301      	adds	r3, #1
 800de68:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	2b03      	cmp	r3, #3
 800de6e:	d10c      	bne.n	800de8a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800de70:	4a1a      	ldr	r2, [pc, #104]	@ (800dedc <HAL_RCC_GetSysClockFreq+0xc0>)
 800de72:	68bb      	ldr	r3, [r7, #8]
 800de74:	fbb2 f3f3 	udiv	r3, r2, r3
 800de78:	4a16      	ldr	r2, [pc, #88]	@ (800ded4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de7a:	68d2      	ldr	r2, [r2, #12]
 800de7c:	0a12      	lsrs	r2, r2, #8
 800de7e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800de82:	fb02 f303 	mul.w	r3, r2, r3
 800de86:	617b      	str	r3, [r7, #20]
      break;
 800de88:	e00c      	b.n	800dea4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800de8a:	4a13      	ldr	r2, [pc, #76]	@ (800ded8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800de8c:	68bb      	ldr	r3, [r7, #8]
 800de8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800de92:	4a10      	ldr	r2, [pc, #64]	@ (800ded4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de94:	68d2      	ldr	r2, [r2, #12]
 800de96:	0a12      	lsrs	r2, r2, #8
 800de98:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800de9c:	fb02 f303 	mul.w	r3, r2, r3
 800dea0:	617b      	str	r3, [r7, #20]
      break;
 800dea2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800dea4:	4b0b      	ldr	r3, [pc, #44]	@ (800ded4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dea6:	68db      	ldr	r3, [r3, #12]
 800dea8:	0e5b      	lsrs	r3, r3, #25
 800deaa:	f003 0303 	and.w	r3, r3, #3
 800deae:	3301      	adds	r3, #1
 800deb0:	005b      	lsls	r3, r3, #1
 800deb2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800deb4:	697a      	ldr	r2, [r7, #20]
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	fbb2 f3f3 	udiv	r3, r2, r3
 800debc:	613b      	str	r3, [r7, #16]
 800debe:	e001      	b.n	800dec4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800dec0:	2300      	movs	r3, #0
 800dec2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800dec4:	693b      	ldr	r3, [r7, #16]
}
 800dec6:	4618      	mov	r0, r3
 800dec8:	371c      	adds	r7, #28
 800deca:	46bd      	mov	sp, r7
 800decc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded0:	4770      	bx	lr
 800ded2:	bf00      	nop
 800ded4:	40021000 	.word	0x40021000
 800ded8:	00f42400 	.word	0x00f42400
 800dedc:	007a1200 	.word	0x007a1200

0800dee0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800dee0:	b480      	push	{r7}
 800dee2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800dee4:	4b03      	ldr	r3, [pc, #12]	@ (800def4 <HAL_RCC_GetHCLKFreq+0x14>)
 800dee6:	681b      	ldr	r3, [r3, #0]
}
 800dee8:	4618      	mov	r0, r3
 800deea:	46bd      	mov	sp, r7
 800deec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def0:	4770      	bx	lr
 800def2:	bf00      	nop
 800def4:	20000004 	.word	0x20000004

0800def8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800def8:	b580      	push	{r7, lr}
 800defa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800defc:	f7ff fff0 	bl	800dee0 <HAL_RCC_GetHCLKFreq>
 800df00:	4602      	mov	r2, r0
 800df02:	4b06      	ldr	r3, [pc, #24]	@ (800df1c <HAL_RCC_GetPCLK1Freq+0x24>)
 800df04:	689b      	ldr	r3, [r3, #8]
 800df06:	0a1b      	lsrs	r3, r3, #8
 800df08:	f003 0307 	and.w	r3, r3, #7
 800df0c:	4904      	ldr	r1, [pc, #16]	@ (800df20 <HAL_RCC_GetPCLK1Freq+0x28>)
 800df0e:	5ccb      	ldrb	r3, [r1, r3]
 800df10:	f003 031f 	and.w	r3, r3, #31
 800df14:	fa22 f303 	lsr.w	r3, r2, r3
}
 800df18:	4618      	mov	r0, r3
 800df1a:	bd80      	pop	{r7, pc}
 800df1c:	40021000 	.word	0x40021000
 800df20:	0801c6d8 	.word	0x0801c6d8

0800df24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800df24:	b580      	push	{r7, lr}
 800df26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800df28:	f7ff ffda 	bl	800dee0 <HAL_RCC_GetHCLKFreq>
 800df2c:	4602      	mov	r2, r0
 800df2e:	4b06      	ldr	r3, [pc, #24]	@ (800df48 <HAL_RCC_GetPCLK2Freq+0x24>)
 800df30:	689b      	ldr	r3, [r3, #8]
 800df32:	0adb      	lsrs	r3, r3, #11
 800df34:	f003 0307 	and.w	r3, r3, #7
 800df38:	4904      	ldr	r1, [pc, #16]	@ (800df4c <HAL_RCC_GetPCLK2Freq+0x28>)
 800df3a:	5ccb      	ldrb	r3, [r1, r3]
 800df3c:	f003 031f 	and.w	r3, r3, #31
 800df40:	fa22 f303 	lsr.w	r3, r2, r3
}
 800df44:	4618      	mov	r0, r3
 800df46:	bd80      	pop	{r7, pc}
 800df48:	40021000 	.word	0x40021000
 800df4c:	0801c6d8 	.word	0x0801c6d8

0800df50 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800df50:	b480      	push	{r7}
 800df52:	b087      	sub	sp, #28
 800df54:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800df56:	4b1e      	ldr	r3, [pc, #120]	@ (800dfd0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800df58:	68db      	ldr	r3, [r3, #12]
 800df5a:	f003 0303 	and.w	r3, r3, #3
 800df5e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800df60:	4b1b      	ldr	r3, [pc, #108]	@ (800dfd0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800df62:	68db      	ldr	r3, [r3, #12]
 800df64:	091b      	lsrs	r3, r3, #4
 800df66:	f003 030f 	and.w	r3, r3, #15
 800df6a:	3301      	adds	r3, #1
 800df6c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800df6e:	693b      	ldr	r3, [r7, #16]
 800df70:	2b03      	cmp	r3, #3
 800df72:	d10c      	bne.n	800df8e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800df74:	4a17      	ldr	r2, [pc, #92]	@ (800dfd4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	fbb2 f3f3 	udiv	r3, r2, r3
 800df7c:	4a14      	ldr	r2, [pc, #80]	@ (800dfd0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800df7e:	68d2      	ldr	r2, [r2, #12]
 800df80:	0a12      	lsrs	r2, r2, #8
 800df82:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800df86:	fb02 f303 	mul.w	r3, r2, r3
 800df8a:	617b      	str	r3, [r7, #20]
    break;
 800df8c:	e00c      	b.n	800dfa8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800df8e:	4a12      	ldr	r2, [pc, #72]	@ (800dfd8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	fbb2 f3f3 	udiv	r3, r2, r3
 800df96:	4a0e      	ldr	r2, [pc, #56]	@ (800dfd0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800df98:	68d2      	ldr	r2, [r2, #12]
 800df9a:	0a12      	lsrs	r2, r2, #8
 800df9c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dfa0:	fb02 f303 	mul.w	r3, r2, r3
 800dfa4:	617b      	str	r3, [r7, #20]
    break;
 800dfa6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800dfa8:	4b09      	ldr	r3, [pc, #36]	@ (800dfd0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800dfaa:	68db      	ldr	r3, [r3, #12]
 800dfac:	0e5b      	lsrs	r3, r3, #25
 800dfae:	f003 0303 	and.w	r3, r3, #3
 800dfb2:	3301      	adds	r3, #1
 800dfb4:	005b      	lsls	r3, r3, #1
 800dfb6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800dfb8:	697a      	ldr	r2, [r7, #20]
 800dfba:	68bb      	ldr	r3, [r7, #8]
 800dfbc:	fbb2 f3f3 	udiv	r3, r2, r3
 800dfc0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800dfc2:	687b      	ldr	r3, [r7, #4]
}
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	371c      	adds	r7, #28
 800dfc8:	46bd      	mov	sp, r7
 800dfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfce:	4770      	bx	lr
 800dfd0:	40021000 	.word	0x40021000
 800dfd4:	007a1200 	.word	0x007a1200
 800dfd8:	00f42400 	.word	0x00f42400

0800dfdc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800dfdc:	b580      	push	{r7, lr}
 800dfde:	b086      	sub	sp, #24
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800dfe4:	2300      	movs	r3, #0
 800dfe6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800dfe8:	2300      	movs	r3, #0
 800dfea:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	f000 8098 	beq.w	800e12a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800dffa:	2300      	movs	r3, #0
 800dffc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800dffe:	4b43      	ldr	r3, [pc, #268]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e002:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e006:	2b00      	cmp	r3, #0
 800e008:	d10d      	bne.n	800e026 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e00a:	4b40      	ldr	r3, [pc, #256]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e00c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e00e:	4a3f      	ldr	r2, [pc, #252]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e010:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e014:	6593      	str	r3, [r2, #88]	@ 0x58
 800e016:	4b3d      	ldr	r3, [pc, #244]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e01a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e01e:	60bb      	str	r3, [r7, #8]
 800e020:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800e022:	2301      	movs	r3, #1
 800e024:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e026:	4b3a      	ldr	r3, [pc, #232]	@ (800e110 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	4a39      	ldr	r2, [pc, #228]	@ (800e110 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e02c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e030:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e032:	f7fa f8d9 	bl	80081e8 <HAL_GetTick>
 800e036:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e038:	e009      	b.n	800e04e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e03a:	f7fa f8d5 	bl	80081e8 <HAL_GetTick>
 800e03e:	4602      	mov	r2, r0
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	1ad3      	subs	r3, r2, r3
 800e044:	2b02      	cmp	r3, #2
 800e046:	d902      	bls.n	800e04e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800e048:	2303      	movs	r3, #3
 800e04a:	74fb      	strb	r3, [r7, #19]
        break;
 800e04c:	e005      	b.n	800e05a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e04e:	4b30      	ldr	r3, [pc, #192]	@ (800e110 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e056:	2b00      	cmp	r3, #0
 800e058:	d0ef      	beq.n	800e03a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800e05a:	7cfb      	ldrb	r3, [r7, #19]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d159      	bne.n	800e114 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800e060:	4b2a      	ldr	r3, [pc, #168]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e062:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e066:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e06a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800e06c:	697b      	ldr	r3, [r7, #20]
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d01e      	beq.n	800e0b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e076:	697a      	ldr	r2, [r7, #20]
 800e078:	429a      	cmp	r2, r3
 800e07a:	d019      	beq.n	800e0b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800e07c:	4b23      	ldr	r3, [pc, #140]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e07e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e082:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e086:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e088:	4b20      	ldr	r3, [pc, #128]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e08a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e08e:	4a1f      	ldr	r2, [pc, #124]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e090:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e094:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e098:	4b1c      	ldr	r3, [pc, #112]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e09a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e09e:	4a1b      	ldr	r2, [pc, #108]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e0a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e0a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800e0a8:	4a18      	ldr	r2, [pc, #96]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e0aa:	697b      	ldr	r3, [r7, #20]
 800e0ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800e0b0:	697b      	ldr	r3, [r7, #20]
 800e0b2:	f003 0301 	and.w	r3, r3, #1
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d016      	beq.n	800e0e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e0ba:	f7fa f895 	bl	80081e8 <HAL_GetTick>
 800e0be:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e0c0:	e00b      	b.n	800e0da <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e0c2:	f7fa f891 	bl	80081e8 <HAL_GetTick>
 800e0c6:	4602      	mov	r2, r0
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	1ad3      	subs	r3, r2, r3
 800e0cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e0d0:	4293      	cmp	r3, r2
 800e0d2:	d902      	bls.n	800e0da <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800e0d4:	2303      	movs	r3, #3
 800e0d6:	74fb      	strb	r3, [r7, #19]
            break;
 800e0d8:	e006      	b.n	800e0e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e0da:	4b0c      	ldr	r3, [pc, #48]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e0dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0e0:	f003 0302 	and.w	r3, r3, #2
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d0ec      	beq.n	800e0c2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800e0e8:	7cfb      	ldrb	r3, [r7, #19]
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d10b      	bne.n	800e106 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e0ee:	4b07      	ldr	r3, [pc, #28]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e0f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e0fc:	4903      	ldr	r1, [pc, #12]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e0fe:	4313      	orrs	r3, r2
 800e100:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800e104:	e008      	b.n	800e118 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e106:	7cfb      	ldrb	r3, [r7, #19]
 800e108:	74bb      	strb	r3, [r7, #18]
 800e10a:	e005      	b.n	800e118 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800e10c:	40021000 	.word	0x40021000
 800e110:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e114:	7cfb      	ldrb	r3, [r7, #19]
 800e116:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e118:	7c7b      	ldrb	r3, [r7, #17]
 800e11a:	2b01      	cmp	r3, #1
 800e11c:	d105      	bne.n	800e12a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e11e:	4ba6      	ldr	r3, [pc, #664]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e122:	4aa5      	ldr	r2, [pc, #660]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e124:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e128:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	f003 0301 	and.w	r3, r3, #1
 800e132:	2b00      	cmp	r3, #0
 800e134:	d00a      	beq.n	800e14c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e136:	4ba0      	ldr	r3, [pc, #640]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e138:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e13c:	f023 0203 	bic.w	r2, r3, #3
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	685b      	ldr	r3, [r3, #4]
 800e144:	499c      	ldr	r1, [pc, #624]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e146:	4313      	orrs	r3, r2
 800e148:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	f003 0302 	and.w	r3, r3, #2
 800e154:	2b00      	cmp	r3, #0
 800e156:	d00a      	beq.n	800e16e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e158:	4b97      	ldr	r3, [pc, #604]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e15a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e15e:	f023 020c 	bic.w	r2, r3, #12
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	689b      	ldr	r3, [r3, #8]
 800e166:	4994      	ldr	r1, [pc, #592]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e168:	4313      	orrs	r3, r2
 800e16a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	f003 0304 	and.w	r3, r3, #4
 800e176:	2b00      	cmp	r3, #0
 800e178:	d00a      	beq.n	800e190 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e17a:	4b8f      	ldr	r3, [pc, #572]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e17c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e180:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	68db      	ldr	r3, [r3, #12]
 800e188:	498b      	ldr	r1, [pc, #556]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e18a:	4313      	orrs	r3, r2
 800e18c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	f003 0308 	and.w	r3, r3, #8
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d00a      	beq.n	800e1b2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e19c:	4b86      	ldr	r3, [pc, #536]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e19e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1a2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	691b      	ldr	r3, [r3, #16]
 800e1aa:	4983      	ldr	r1, [pc, #524]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1ac:	4313      	orrs	r3, r2
 800e1ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	f003 0320 	and.w	r3, r3, #32
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d00a      	beq.n	800e1d4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e1be:	4b7e      	ldr	r3, [pc, #504]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1c4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	695b      	ldr	r3, [r3, #20]
 800e1cc:	497a      	ldr	r1, [pc, #488]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1ce:	4313      	orrs	r3, r2
 800e1d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d00a      	beq.n	800e1f6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e1e0:	4b75      	ldr	r3, [pc, #468]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1e6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	699b      	ldr	r3, [r3, #24]
 800e1ee:	4972      	ldr	r1, [pc, #456]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e1f0:	4313      	orrs	r3, r2
 800e1f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d00a      	beq.n	800e218 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e202:	4b6d      	ldr	r3, [pc, #436]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e208:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	69db      	ldr	r3, [r3, #28]
 800e210:	4969      	ldr	r1, [pc, #420]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e212:	4313      	orrs	r3, r2
 800e214:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e220:	2b00      	cmp	r3, #0
 800e222:	d00a      	beq.n	800e23a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e224:	4b64      	ldr	r3, [pc, #400]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e22a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	6a1b      	ldr	r3, [r3, #32]
 800e232:	4961      	ldr	r1, [pc, #388]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e234:	4313      	orrs	r3, r2
 800e236:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e242:	2b00      	cmp	r3, #0
 800e244:	d00a      	beq.n	800e25c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e246:	4b5c      	ldr	r3, [pc, #368]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e24c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e254:	4958      	ldr	r1, [pc, #352]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e256:	4313      	orrs	r3, r2
 800e258:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e264:	2b00      	cmp	r3, #0
 800e266:	d015      	beq.n	800e294 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e268:	4b53      	ldr	r3, [pc, #332]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e26a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e26e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e276:	4950      	ldr	r1, [pc, #320]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e278:	4313      	orrs	r3, r2
 800e27a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e282:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e286:	d105      	bne.n	800e294 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e288:	4b4b      	ldr	r3, [pc, #300]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e28a:	68db      	ldr	r3, [r3, #12]
 800e28c:	4a4a      	ldr	r2, [pc, #296]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e28e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e292:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d015      	beq.n	800e2cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e2a0:	4b45      	ldr	r3, [pc, #276]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2a6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2ae:	4942      	ldr	r1, [pc, #264]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2b0:	4313      	orrs	r3, r2
 800e2b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e2be:	d105      	bne.n	800e2cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e2c0:	4b3d      	ldr	r3, [pc, #244]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2c2:	68db      	ldr	r3, [r3, #12]
 800e2c4:	4a3c      	ldr	r2, [pc, #240]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e2ca:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d015      	beq.n	800e304 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e2d8:	4b37      	ldr	r3, [pc, #220]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2de:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2e6:	4934      	ldr	r1, [pc, #208]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2e8:	4313      	orrs	r3, r2
 800e2ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e2f6:	d105      	bne.n	800e304 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e2f8:	4b2f      	ldr	r3, [pc, #188]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2fa:	68db      	ldr	r3, [r3, #12]
 800e2fc:	4a2e      	ldr	r2, [pc, #184]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e2fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e302:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d015      	beq.n	800e33c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e310:	4b29      	ldr	r3, [pc, #164]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e316:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e31e:	4926      	ldr	r1, [pc, #152]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e320:	4313      	orrs	r3, r2
 800e322:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e32a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e32e:	d105      	bne.n	800e33c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e330:	4b21      	ldr	r3, [pc, #132]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e332:	68db      	ldr	r3, [r3, #12]
 800e334:	4a20      	ldr	r2, [pc, #128]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e336:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e33a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e344:	2b00      	cmp	r3, #0
 800e346:	d015      	beq.n	800e374 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e348:	4b1b      	ldr	r3, [pc, #108]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e34a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e34e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e356:	4918      	ldr	r1, [pc, #96]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e358:	4313      	orrs	r3, r2
 800e35a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e362:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e366:	d105      	bne.n	800e374 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e368:	4b13      	ldr	r3, [pc, #76]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e36a:	68db      	ldr	r3, [r3, #12]
 800e36c:	4a12      	ldr	r2, [pc, #72]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e36e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e372:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d015      	beq.n	800e3ac <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800e380:	4b0d      	ldr	r3, [pc, #52]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e386:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e38e:	490a      	ldr	r1, [pc, #40]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e390:	4313      	orrs	r3, r2
 800e392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e39a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e39e:	d105      	bne.n	800e3ac <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e3a0:	4b05      	ldr	r3, [pc, #20]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e3a2:	68db      	ldr	r3, [r3, #12]
 800e3a4:	4a04      	ldr	r2, [pc, #16]	@ (800e3b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e3a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e3aa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800e3ac:	7cbb      	ldrb	r3, [r7, #18]
}
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	3718      	adds	r7, #24
 800e3b2:	46bd      	mov	sp, r7
 800e3b4:	bd80      	pop	{r7, pc}
 800e3b6:	bf00      	nop
 800e3b8:	40021000 	.word	0x40021000

0800e3bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e3bc:	b580      	push	{r7, lr}
 800e3be:	b084      	sub	sp, #16
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d101      	bne.n	800e3ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e3ca:	2301      	movs	r3, #1
 800e3cc:	e09d      	b.n	800e50a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d108      	bne.n	800e3e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	685b      	ldr	r3, [r3, #4]
 800e3da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e3de:	d009      	beq.n	800e3f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	61da      	str	r2, [r3, #28]
 800e3e6:	e005      	b.n	800e3f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	2200      	movs	r2, #0
 800e3ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	2200      	movs	r2, #0
 800e3f2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2200      	movs	r2, #0
 800e3f8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e400:	b2db      	uxtb	r3, r3
 800e402:	2b00      	cmp	r3, #0
 800e404:	d106      	bne.n	800e414 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	2200      	movs	r2, #0
 800e40a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e40e:	6878      	ldr	r0, [r7, #4]
 800e410:	f7f6 fae8 	bl	80049e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	2202      	movs	r2, #2
 800e418:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	681a      	ldr	r2, [r3, #0]
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e42a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	68db      	ldr	r3, [r3, #12]
 800e430:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e434:	d902      	bls.n	800e43c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e436:	2300      	movs	r3, #0
 800e438:	60fb      	str	r3, [r7, #12]
 800e43a:	e002      	b.n	800e442 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e43c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e440:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	68db      	ldr	r3, [r3, #12]
 800e446:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800e44a:	d007      	beq.n	800e45c <HAL_SPI_Init+0xa0>
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	68db      	ldr	r3, [r3, #12]
 800e450:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e454:	d002      	beq.n	800e45c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	2200      	movs	r2, #0
 800e45a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	685b      	ldr	r3, [r3, #4]
 800e460:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	689b      	ldr	r3, [r3, #8]
 800e468:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800e46c:	431a      	orrs	r2, r3
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	691b      	ldr	r3, [r3, #16]
 800e472:	f003 0302 	and.w	r3, r3, #2
 800e476:	431a      	orrs	r2, r3
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	695b      	ldr	r3, [r3, #20]
 800e47c:	f003 0301 	and.w	r3, r3, #1
 800e480:	431a      	orrs	r2, r3
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	699b      	ldr	r3, [r3, #24]
 800e486:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e48a:	431a      	orrs	r2, r3
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	69db      	ldr	r3, [r3, #28]
 800e490:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e494:	431a      	orrs	r2, r3
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	6a1b      	ldr	r3, [r3, #32]
 800e49a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e49e:	ea42 0103 	orr.w	r1, r2, r3
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4a6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	430a      	orrs	r2, r1
 800e4b0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	699b      	ldr	r3, [r3, #24]
 800e4b6:	0c1b      	lsrs	r3, r3, #16
 800e4b8:	f003 0204 	and.w	r2, r3, #4
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e4c0:	f003 0310 	and.w	r3, r3, #16
 800e4c4:	431a      	orrs	r2, r3
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4ca:	f003 0308 	and.w	r3, r3, #8
 800e4ce:	431a      	orrs	r2, r3
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	68db      	ldr	r3, [r3, #12]
 800e4d4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800e4d8:	ea42 0103 	orr.w	r1, r2, r3
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	430a      	orrs	r2, r1
 800e4e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	69da      	ldr	r2, [r3, #28]
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e4f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	2200      	movs	r2, #0
 800e4fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	2201      	movs	r2, #1
 800e504:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800e508:	2300      	movs	r3, #0
}
 800e50a:	4618      	mov	r0, r3
 800e50c:	3710      	adds	r7, #16
 800e50e:	46bd      	mov	sp, r7
 800e510:	bd80      	pop	{r7, pc}

0800e512 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e512:	b580      	push	{r7, lr}
 800e514:	b088      	sub	sp, #32
 800e516:	af00      	add	r7, sp, #0
 800e518:	60f8      	str	r0, [r7, #12]
 800e51a:	60b9      	str	r1, [r7, #8]
 800e51c:	603b      	str	r3, [r7, #0]
 800e51e:	4613      	mov	r3, r2
 800e520:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e522:	f7f9 fe61 	bl	80081e8 <HAL_GetTick>
 800e526:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800e528:	88fb      	ldrh	r3, [r7, #6]
 800e52a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e532:	b2db      	uxtb	r3, r3
 800e534:	2b01      	cmp	r3, #1
 800e536:	d001      	beq.n	800e53c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800e538:	2302      	movs	r3, #2
 800e53a:	e15c      	b.n	800e7f6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800e53c:	68bb      	ldr	r3, [r7, #8]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d002      	beq.n	800e548 <HAL_SPI_Transmit+0x36>
 800e542:	88fb      	ldrh	r3, [r7, #6]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d101      	bne.n	800e54c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800e548:	2301      	movs	r3, #1
 800e54a:	e154      	b.n	800e7f6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e552:	2b01      	cmp	r3, #1
 800e554:	d101      	bne.n	800e55a <HAL_SPI_Transmit+0x48>
 800e556:	2302      	movs	r3, #2
 800e558:	e14d      	b.n	800e7f6 <HAL_SPI_Transmit+0x2e4>
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	2201      	movs	r2, #1
 800e55e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	2203      	movs	r2, #3
 800e566:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	2200      	movs	r2, #0
 800e56e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	68ba      	ldr	r2, [r7, #8]
 800e574:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	88fa      	ldrh	r2, [r7, #6]
 800e57a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	88fa      	ldrh	r2, [r7, #6]
 800e580:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	2200      	movs	r2, #0
 800e586:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	2200      	movs	r2, #0
 800e58c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	2200      	movs	r2, #0
 800e594:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	2200      	movs	r2, #0
 800e59c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	2200      	movs	r2, #0
 800e5a2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	689b      	ldr	r3, [r3, #8]
 800e5a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e5ac:	d10f      	bne.n	800e5ce <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	681a      	ldr	r2, [r3, #0]
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e5bc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	681a      	ldr	r2, [r3, #0]
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e5cc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5d8:	2b40      	cmp	r3, #64	@ 0x40
 800e5da:	d007      	beq.n	800e5ec <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	681a      	ldr	r2, [r3, #0]
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e5ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	68db      	ldr	r3, [r3, #12]
 800e5f0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e5f4:	d952      	bls.n	800e69c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	685b      	ldr	r3, [r3, #4]
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d002      	beq.n	800e604 <HAL_SPI_Transmit+0xf2>
 800e5fe:	8b7b      	ldrh	r3, [r7, #26]
 800e600:	2b01      	cmp	r3, #1
 800e602:	d145      	bne.n	800e690 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e608:	881a      	ldrh	r2, [r3, #0]
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e614:	1c9a      	adds	r2, r3, #2
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e61e:	b29b      	uxth	r3, r3
 800e620:	3b01      	subs	r3, #1
 800e622:	b29a      	uxth	r2, r3
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e628:	e032      	b.n	800e690 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	689b      	ldr	r3, [r3, #8]
 800e630:	f003 0302 	and.w	r3, r3, #2
 800e634:	2b02      	cmp	r3, #2
 800e636:	d112      	bne.n	800e65e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e63c:	881a      	ldrh	r2, [r3, #0]
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e648:	1c9a      	adds	r2, r3, #2
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e652:	b29b      	uxth	r3, r3
 800e654:	3b01      	subs	r3, #1
 800e656:	b29a      	uxth	r2, r3
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e65c:	e018      	b.n	800e690 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e65e:	f7f9 fdc3 	bl	80081e8 <HAL_GetTick>
 800e662:	4602      	mov	r2, r0
 800e664:	69fb      	ldr	r3, [r7, #28]
 800e666:	1ad3      	subs	r3, r2, r3
 800e668:	683a      	ldr	r2, [r7, #0]
 800e66a:	429a      	cmp	r2, r3
 800e66c:	d803      	bhi.n	800e676 <HAL_SPI_Transmit+0x164>
 800e66e:	683b      	ldr	r3, [r7, #0]
 800e670:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e674:	d102      	bne.n	800e67c <HAL_SPI_Transmit+0x16a>
 800e676:	683b      	ldr	r3, [r7, #0]
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d109      	bne.n	800e690 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	2201      	movs	r2, #1
 800e680:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	2200      	movs	r2, #0
 800e688:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e68c:	2303      	movs	r3, #3
 800e68e:	e0b2      	b.n	800e7f6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e694:	b29b      	uxth	r3, r3
 800e696:	2b00      	cmp	r3, #0
 800e698:	d1c7      	bne.n	800e62a <HAL_SPI_Transmit+0x118>
 800e69a:	e083      	b.n	800e7a4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	685b      	ldr	r3, [r3, #4]
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d002      	beq.n	800e6aa <HAL_SPI_Transmit+0x198>
 800e6a4:	8b7b      	ldrh	r3, [r7, #26]
 800e6a6:	2b01      	cmp	r3, #1
 800e6a8:	d177      	bne.n	800e79a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e6ae:	b29b      	uxth	r3, r3
 800e6b0:	2b01      	cmp	r3, #1
 800e6b2:	d912      	bls.n	800e6da <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6b8:	881a      	ldrh	r2, [r3, #0]
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6c4:	1c9a      	adds	r2, r3, #2
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e6ce:	b29b      	uxth	r3, r3
 800e6d0:	3b02      	subs	r3, #2
 800e6d2:	b29a      	uxth	r2, r3
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e6d8:	e05f      	b.n	800e79a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	330c      	adds	r3, #12
 800e6e4:	7812      	ldrb	r2, [r2, #0]
 800e6e6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6ec:	1c5a      	adds	r2, r3, #1
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e6f6:	b29b      	uxth	r3, r3
 800e6f8:	3b01      	subs	r3, #1
 800e6fa:	b29a      	uxth	r2, r3
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800e700:	e04b      	b.n	800e79a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	689b      	ldr	r3, [r3, #8]
 800e708:	f003 0302 	and.w	r3, r3, #2
 800e70c:	2b02      	cmp	r3, #2
 800e70e:	d12b      	bne.n	800e768 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e714:	b29b      	uxth	r3, r3
 800e716:	2b01      	cmp	r3, #1
 800e718:	d912      	bls.n	800e740 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e71e:	881a      	ldrh	r2, [r3, #0]
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e72a:	1c9a      	adds	r2, r3, #2
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e734:	b29b      	uxth	r3, r3
 800e736:	3b02      	subs	r3, #2
 800e738:	b29a      	uxth	r2, r3
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e73e:	e02c      	b.n	800e79a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	330c      	adds	r3, #12
 800e74a:	7812      	ldrb	r2, [r2, #0]
 800e74c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e752:	1c5a      	adds	r2, r3, #1
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e75c:	b29b      	uxth	r3, r3
 800e75e:	3b01      	subs	r3, #1
 800e760:	b29a      	uxth	r2, r3
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e766:	e018      	b.n	800e79a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e768:	f7f9 fd3e 	bl	80081e8 <HAL_GetTick>
 800e76c:	4602      	mov	r2, r0
 800e76e:	69fb      	ldr	r3, [r7, #28]
 800e770:	1ad3      	subs	r3, r2, r3
 800e772:	683a      	ldr	r2, [r7, #0]
 800e774:	429a      	cmp	r2, r3
 800e776:	d803      	bhi.n	800e780 <HAL_SPI_Transmit+0x26e>
 800e778:	683b      	ldr	r3, [r7, #0]
 800e77a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e77e:	d102      	bne.n	800e786 <HAL_SPI_Transmit+0x274>
 800e780:	683b      	ldr	r3, [r7, #0]
 800e782:	2b00      	cmp	r3, #0
 800e784:	d109      	bne.n	800e79a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	2201      	movs	r2, #1
 800e78a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	2200      	movs	r2, #0
 800e792:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e796:	2303      	movs	r3, #3
 800e798:	e02d      	b.n	800e7f6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e79e:	b29b      	uxth	r3, r3
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d1ae      	bne.n	800e702 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e7a4:	69fa      	ldr	r2, [r7, #28]
 800e7a6:	6839      	ldr	r1, [r7, #0]
 800e7a8:	68f8      	ldr	r0, [r7, #12]
 800e7aa:	f000 fb65 	bl	800ee78 <SPI_EndRxTxTransaction>
 800e7ae:	4603      	mov	r3, r0
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d002      	beq.n	800e7ba <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	2220      	movs	r2, #32
 800e7b8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	689b      	ldr	r3, [r3, #8]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d10a      	bne.n	800e7d8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	617b      	str	r3, [r7, #20]
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	68db      	ldr	r3, [r3, #12]
 800e7cc:	617b      	str	r3, [r7, #20]
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	689b      	ldr	r3, [r3, #8]
 800e7d4:	617b      	str	r3, [r7, #20]
 800e7d6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	2201      	movs	r2, #1
 800e7dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	2200      	movs	r2, #0
 800e7e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d001      	beq.n	800e7f4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800e7f0:	2301      	movs	r3, #1
 800e7f2:	e000      	b.n	800e7f6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800e7f4:	2300      	movs	r3, #0
  }
}
 800e7f6:	4618      	mov	r0, r3
 800e7f8:	3720      	adds	r7, #32
 800e7fa:	46bd      	mov	sp, r7
 800e7fc:	bd80      	pop	{r7, pc}

0800e7fe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e7fe:	b580      	push	{r7, lr}
 800e800:	b08a      	sub	sp, #40	@ 0x28
 800e802:	af00      	add	r7, sp, #0
 800e804:	60f8      	str	r0, [r7, #12]
 800e806:	60b9      	str	r1, [r7, #8]
 800e808:	607a      	str	r2, [r7, #4]
 800e80a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e80c:	2301      	movs	r3, #1
 800e80e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e810:	f7f9 fcea 	bl	80081e8 <HAL_GetTick>
 800e814:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e816:	68fb      	ldr	r3, [r7, #12]
 800e818:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e81c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	685b      	ldr	r3, [r3, #4]
 800e822:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800e824:	887b      	ldrh	r3, [r7, #2]
 800e826:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800e828:	887b      	ldrh	r3, [r7, #2]
 800e82a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e82c:	7ffb      	ldrb	r3, [r7, #31]
 800e82e:	2b01      	cmp	r3, #1
 800e830:	d00c      	beq.n	800e84c <HAL_SPI_TransmitReceive+0x4e>
 800e832:	69bb      	ldr	r3, [r7, #24]
 800e834:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e838:	d106      	bne.n	800e848 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	689b      	ldr	r3, [r3, #8]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d102      	bne.n	800e848 <HAL_SPI_TransmitReceive+0x4a>
 800e842:	7ffb      	ldrb	r3, [r7, #31]
 800e844:	2b04      	cmp	r3, #4
 800e846:	d001      	beq.n	800e84c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800e848:	2302      	movs	r3, #2
 800e84a:	e1f3      	b.n	800ec34 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e84c:	68bb      	ldr	r3, [r7, #8]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d005      	beq.n	800e85e <HAL_SPI_TransmitReceive+0x60>
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d002      	beq.n	800e85e <HAL_SPI_TransmitReceive+0x60>
 800e858:	887b      	ldrh	r3, [r7, #2]
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d101      	bne.n	800e862 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800e85e:	2301      	movs	r3, #1
 800e860:	e1e8      	b.n	800ec34 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e868:	2b01      	cmp	r3, #1
 800e86a:	d101      	bne.n	800e870 <HAL_SPI_TransmitReceive+0x72>
 800e86c:	2302      	movs	r3, #2
 800e86e:	e1e1      	b.n	800ec34 <HAL_SPI_TransmitReceive+0x436>
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	2201      	movs	r2, #1
 800e874:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e87e:	b2db      	uxtb	r3, r3
 800e880:	2b04      	cmp	r3, #4
 800e882:	d003      	beq.n	800e88c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	2205      	movs	r2, #5
 800e888:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e88c:	68fb      	ldr	r3, [r7, #12]
 800e88e:	2200      	movs	r2, #0
 800e890:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	687a      	ldr	r2, [r7, #4]
 800e896:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	887a      	ldrh	r2, [r7, #2]
 800e89c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	887a      	ldrh	r2, [r7, #2]
 800e8a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	68ba      	ldr	r2, [r7, #8]
 800e8ac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	887a      	ldrh	r2, [r7, #2]
 800e8b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	887a      	ldrh	r2, [r7, #2]
 800e8b8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	2200      	movs	r2, #0
 800e8be:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	68db      	ldr	r3, [r3, #12]
 800e8ca:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e8ce:	d802      	bhi.n	800e8d6 <HAL_SPI_TransmitReceive+0xd8>
 800e8d0:	8abb      	ldrh	r3, [r7, #20]
 800e8d2:	2b01      	cmp	r3, #1
 800e8d4:	d908      	bls.n	800e8e8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	685a      	ldr	r2, [r3, #4]
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e8e4:	605a      	str	r2, [r3, #4]
 800e8e6:	e007      	b.n	800e8f8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	685a      	ldr	r2, [r3, #4]
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e8f6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e902:	2b40      	cmp	r3, #64	@ 0x40
 800e904:	d007      	beq.n	800e916 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	681a      	ldr	r2, [r3, #0]
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e914:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	68db      	ldr	r3, [r3, #12]
 800e91a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e91e:	f240 8083 	bls.w	800ea28 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	685b      	ldr	r3, [r3, #4]
 800e926:	2b00      	cmp	r3, #0
 800e928:	d002      	beq.n	800e930 <HAL_SPI_TransmitReceive+0x132>
 800e92a:	8afb      	ldrh	r3, [r7, #22]
 800e92c:	2b01      	cmp	r3, #1
 800e92e:	d16f      	bne.n	800ea10 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e934:	881a      	ldrh	r2, [r3, #0]
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e940:	1c9a      	adds	r2, r3, #2
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e94a:	b29b      	uxth	r3, r3
 800e94c:	3b01      	subs	r3, #1
 800e94e:	b29a      	uxth	r2, r3
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e954:	e05c      	b.n	800ea10 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	689b      	ldr	r3, [r3, #8]
 800e95c:	f003 0302 	and.w	r3, r3, #2
 800e960:	2b02      	cmp	r3, #2
 800e962:	d11b      	bne.n	800e99c <HAL_SPI_TransmitReceive+0x19e>
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e968:	b29b      	uxth	r3, r3
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d016      	beq.n	800e99c <HAL_SPI_TransmitReceive+0x19e>
 800e96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e970:	2b01      	cmp	r3, #1
 800e972:	d113      	bne.n	800e99c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e978:	881a      	ldrh	r2, [r3, #0]
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e984:	1c9a      	adds	r2, r3, #2
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e98e:	b29b      	uxth	r3, r3
 800e990:	3b01      	subs	r3, #1
 800e992:	b29a      	uxth	r2, r3
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e998:	2300      	movs	r3, #0
 800e99a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	689b      	ldr	r3, [r3, #8]
 800e9a2:	f003 0301 	and.w	r3, r3, #1
 800e9a6:	2b01      	cmp	r3, #1
 800e9a8:	d11c      	bne.n	800e9e4 <HAL_SPI_TransmitReceive+0x1e6>
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e9b0:	b29b      	uxth	r3, r3
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d016      	beq.n	800e9e4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	68da      	ldr	r2, [r3, #12]
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e9c0:	b292      	uxth	r2, r2
 800e9c2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e9c8:	1c9a      	adds	r2, r3, #2
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e9d4:	b29b      	uxth	r3, r3
 800e9d6:	3b01      	subs	r3, #1
 800e9d8:	b29a      	uxth	r2, r3
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e9e0:	2301      	movs	r3, #1
 800e9e2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e9e4:	f7f9 fc00 	bl	80081e8 <HAL_GetTick>
 800e9e8:	4602      	mov	r2, r0
 800e9ea:	6a3b      	ldr	r3, [r7, #32]
 800e9ec:	1ad3      	subs	r3, r2, r3
 800e9ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e9f0:	429a      	cmp	r2, r3
 800e9f2:	d80d      	bhi.n	800ea10 <HAL_SPI_TransmitReceive+0x212>
 800e9f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9fa:	d009      	beq.n	800ea10 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	2201      	movs	r2, #1
 800ea00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	2200      	movs	r2, #0
 800ea08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800ea0c:	2303      	movs	r3, #3
 800ea0e:	e111      	b.n	800ec34 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ea14:	b29b      	uxth	r3, r3
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d19d      	bne.n	800e956 <HAL_SPI_TransmitReceive+0x158>
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ea20:	b29b      	uxth	r3, r3
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d197      	bne.n	800e956 <HAL_SPI_TransmitReceive+0x158>
 800ea26:	e0e5      	b.n	800ebf4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	685b      	ldr	r3, [r3, #4]
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d003      	beq.n	800ea38 <HAL_SPI_TransmitReceive+0x23a>
 800ea30:	8afb      	ldrh	r3, [r7, #22]
 800ea32:	2b01      	cmp	r3, #1
 800ea34:	f040 80d1 	bne.w	800ebda <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ea3c:	b29b      	uxth	r3, r3
 800ea3e:	2b01      	cmp	r3, #1
 800ea40:	d912      	bls.n	800ea68 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea46:	881a      	ldrh	r2, [r3, #0]
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea52:	1c9a      	adds	r2, r3, #2
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ea5c:	b29b      	uxth	r3, r3
 800ea5e:	3b02      	subs	r3, #2
 800ea60:	b29a      	uxth	r2, r3
 800ea62:	68fb      	ldr	r3, [r7, #12]
 800ea64:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ea66:	e0b8      	b.n	800ebda <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	330c      	adds	r3, #12
 800ea72:	7812      	ldrb	r2, [r2, #0]
 800ea74:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ea7a:	1c5a      	adds	r2, r3, #1
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ea84:	b29b      	uxth	r3, r3
 800ea86:	3b01      	subs	r3, #1
 800ea88:	b29a      	uxth	r2, r3
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ea8e:	e0a4      	b.n	800ebda <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	689b      	ldr	r3, [r3, #8]
 800ea96:	f003 0302 	and.w	r3, r3, #2
 800ea9a:	2b02      	cmp	r3, #2
 800ea9c:	d134      	bne.n	800eb08 <HAL_SPI_TransmitReceive+0x30a>
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eaa2:	b29b      	uxth	r3, r3
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d02f      	beq.n	800eb08 <HAL_SPI_TransmitReceive+0x30a>
 800eaa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaaa:	2b01      	cmp	r3, #1
 800eaac:	d12c      	bne.n	800eb08 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eab2:	b29b      	uxth	r3, r3
 800eab4:	2b01      	cmp	r3, #1
 800eab6:	d912      	bls.n	800eade <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eabc:	881a      	ldrh	r2, [r3, #0]
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eac8:	1c9a      	adds	r2, r3, #2
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ead2:	b29b      	uxth	r3, r3
 800ead4:	3b02      	subs	r3, #2
 800ead6:	b29a      	uxth	r2, r3
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800eadc:	e012      	b.n	800eb04 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	330c      	adds	r3, #12
 800eae8:	7812      	ldrb	r2, [r2, #0]
 800eaea:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eaf0:	1c5a      	adds	r2, r3, #1
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eafa:	b29b      	uxth	r3, r3
 800eafc:	3b01      	subs	r3, #1
 800eafe:	b29a      	uxth	r2, r3
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800eb04:	2300      	movs	r3, #0
 800eb06:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	689b      	ldr	r3, [r3, #8]
 800eb0e:	f003 0301 	and.w	r3, r3, #1
 800eb12:	2b01      	cmp	r3, #1
 800eb14:	d148      	bne.n	800eba8 <HAL_SPI_TransmitReceive+0x3aa>
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800eb1c:	b29b      	uxth	r3, r3
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d042      	beq.n	800eba8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800eb28:	b29b      	uxth	r3, r3
 800eb2a:	2b01      	cmp	r3, #1
 800eb2c:	d923      	bls.n	800eb76 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	68da      	ldr	r2, [r3, #12]
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb38:	b292      	uxth	r2, r2
 800eb3a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb40:	1c9a      	adds	r2, r3, #2
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800eb4c:	b29b      	uxth	r3, r3
 800eb4e:	3b02      	subs	r3, #2
 800eb50:	b29a      	uxth	r2, r3
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800eb5e:	b29b      	uxth	r3, r3
 800eb60:	2b01      	cmp	r3, #1
 800eb62:	d81f      	bhi.n	800eba4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	685a      	ldr	r2, [r3, #4]
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800eb72:	605a      	str	r2, [r3, #4]
 800eb74:	e016      	b.n	800eba4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	f103 020c 	add.w	r2, r3, #12
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb82:	7812      	ldrb	r2, [r2, #0]
 800eb84:	b2d2      	uxtb	r2, r2
 800eb86:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb8c:	1c5a      	adds	r2, r3, #1
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800eb98:	b29b      	uxth	r3, r3
 800eb9a:	3b01      	subs	r3, #1
 800eb9c:	b29a      	uxth	r2, r3
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800eba4:	2301      	movs	r3, #1
 800eba6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800eba8:	f7f9 fb1e 	bl	80081e8 <HAL_GetTick>
 800ebac:	4602      	mov	r2, r0
 800ebae:	6a3b      	ldr	r3, [r7, #32]
 800ebb0:	1ad3      	subs	r3, r2, r3
 800ebb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ebb4:	429a      	cmp	r2, r3
 800ebb6:	d803      	bhi.n	800ebc0 <HAL_SPI_TransmitReceive+0x3c2>
 800ebb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebbe:	d102      	bne.n	800ebc6 <HAL_SPI_TransmitReceive+0x3c8>
 800ebc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d109      	bne.n	800ebda <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	2201      	movs	r2, #1
 800ebca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	2200      	movs	r2, #0
 800ebd2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800ebd6:	2303      	movs	r3, #3
 800ebd8:	e02c      	b.n	800ec34 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ebde:	b29b      	uxth	r3, r3
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	f47f af55 	bne.w	800ea90 <HAL_SPI_TransmitReceive+0x292>
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ebec:	b29b      	uxth	r3, r3
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	f47f af4e 	bne.w	800ea90 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ebf4:	6a3a      	ldr	r2, [r7, #32]
 800ebf6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ebf8:	68f8      	ldr	r0, [r7, #12]
 800ebfa:	f000 f93d 	bl	800ee78 <SPI_EndRxTxTransaction>
 800ebfe:	4603      	mov	r3, r0
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d008      	beq.n	800ec16 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	2220      	movs	r2, #32
 800ec08:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	2200      	movs	r2, #0
 800ec0e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800ec12:	2301      	movs	r3, #1
 800ec14:	e00e      	b.n	800ec34 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	2201      	movs	r2, #1
 800ec1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	2200      	movs	r2, #0
 800ec22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d001      	beq.n	800ec32 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800ec2e:	2301      	movs	r3, #1
 800ec30:	e000      	b.n	800ec34 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800ec32:	2300      	movs	r3, #0
  }
}
 800ec34:	4618      	mov	r0, r3
 800ec36:	3728      	adds	r7, #40	@ 0x28
 800ec38:	46bd      	mov	sp, r7
 800ec3a:	bd80      	pop	{r7, pc}

0800ec3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b088      	sub	sp, #32
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	60f8      	str	r0, [r7, #12]
 800ec44:	60b9      	str	r1, [r7, #8]
 800ec46:	603b      	str	r3, [r7, #0]
 800ec48:	4613      	mov	r3, r2
 800ec4a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ec4c:	f7f9 facc 	bl	80081e8 <HAL_GetTick>
 800ec50:	4602      	mov	r2, r0
 800ec52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec54:	1a9b      	subs	r3, r3, r2
 800ec56:	683a      	ldr	r2, [r7, #0]
 800ec58:	4413      	add	r3, r2
 800ec5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ec5c:	f7f9 fac4 	bl	80081e8 <HAL_GetTick>
 800ec60:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ec62:	4b39      	ldr	r3, [pc, #228]	@ (800ed48 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	015b      	lsls	r3, r3, #5
 800ec68:	0d1b      	lsrs	r3, r3, #20
 800ec6a:	69fa      	ldr	r2, [r7, #28]
 800ec6c:	fb02 f303 	mul.w	r3, r2, r3
 800ec70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ec72:	e054      	b.n	800ed1e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ec74:	683b      	ldr	r3, [r7, #0]
 800ec76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec7a:	d050      	beq.n	800ed1e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ec7c:	f7f9 fab4 	bl	80081e8 <HAL_GetTick>
 800ec80:	4602      	mov	r2, r0
 800ec82:	69bb      	ldr	r3, [r7, #24]
 800ec84:	1ad3      	subs	r3, r2, r3
 800ec86:	69fa      	ldr	r2, [r7, #28]
 800ec88:	429a      	cmp	r2, r3
 800ec8a:	d902      	bls.n	800ec92 <SPI_WaitFlagStateUntilTimeout+0x56>
 800ec8c:	69fb      	ldr	r3, [r7, #28]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d13d      	bne.n	800ed0e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	685a      	ldr	r2, [r3, #4]
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800eca0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	685b      	ldr	r3, [r3, #4]
 800eca6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ecaa:	d111      	bne.n	800ecd0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	689b      	ldr	r3, [r3, #8]
 800ecb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ecb4:	d004      	beq.n	800ecc0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	689b      	ldr	r3, [r3, #8]
 800ecba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ecbe:	d107      	bne.n	800ecd0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	681a      	ldr	r2, [r3, #0]
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ecce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ecd8:	d10f      	bne.n	800ecfa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	681a      	ldr	r2, [r3, #0]
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ece8:	601a      	str	r2, [r3, #0]
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	681a      	ldr	r2, [r3, #0]
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ecf8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	2201      	movs	r2, #1
 800ecfe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ed02:	68fb      	ldr	r3, [r7, #12]
 800ed04:	2200      	movs	r2, #0
 800ed06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ed0a:	2303      	movs	r3, #3
 800ed0c:	e017      	b.n	800ed3e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ed0e:	697b      	ldr	r3, [r7, #20]
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d101      	bne.n	800ed18 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800ed14:	2300      	movs	r3, #0
 800ed16:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800ed18:	697b      	ldr	r3, [r7, #20]
 800ed1a:	3b01      	subs	r3, #1
 800ed1c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	689a      	ldr	r2, [r3, #8]
 800ed24:	68bb      	ldr	r3, [r7, #8]
 800ed26:	4013      	ands	r3, r2
 800ed28:	68ba      	ldr	r2, [r7, #8]
 800ed2a:	429a      	cmp	r2, r3
 800ed2c:	bf0c      	ite	eq
 800ed2e:	2301      	moveq	r3, #1
 800ed30:	2300      	movne	r3, #0
 800ed32:	b2db      	uxtb	r3, r3
 800ed34:	461a      	mov	r2, r3
 800ed36:	79fb      	ldrb	r3, [r7, #7]
 800ed38:	429a      	cmp	r2, r3
 800ed3a:	d19b      	bne.n	800ec74 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800ed3c:	2300      	movs	r3, #0
}
 800ed3e:	4618      	mov	r0, r3
 800ed40:	3720      	adds	r7, #32
 800ed42:	46bd      	mov	sp, r7
 800ed44:	bd80      	pop	{r7, pc}
 800ed46:	bf00      	nop
 800ed48:	20000004 	.word	0x20000004

0800ed4c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ed4c:	b580      	push	{r7, lr}
 800ed4e:	b08a      	sub	sp, #40	@ 0x28
 800ed50:	af00      	add	r7, sp, #0
 800ed52:	60f8      	str	r0, [r7, #12]
 800ed54:	60b9      	str	r1, [r7, #8]
 800ed56:	607a      	str	r2, [r7, #4]
 800ed58:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800ed5a:	2300      	movs	r3, #0
 800ed5c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800ed5e:	f7f9 fa43 	bl	80081e8 <HAL_GetTick>
 800ed62:	4602      	mov	r2, r0
 800ed64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed66:	1a9b      	subs	r3, r3, r2
 800ed68:	683a      	ldr	r2, [r7, #0]
 800ed6a:	4413      	add	r3, r2
 800ed6c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800ed6e:	f7f9 fa3b 	bl	80081e8 <HAL_GetTick>
 800ed72:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	330c      	adds	r3, #12
 800ed7a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800ed7c:	4b3d      	ldr	r3, [pc, #244]	@ (800ee74 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800ed7e:	681a      	ldr	r2, [r3, #0]
 800ed80:	4613      	mov	r3, r2
 800ed82:	009b      	lsls	r3, r3, #2
 800ed84:	4413      	add	r3, r2
 800ed86:	00da      	lsls	r2, r3, #3
 800ed88:	1ad3      	subs	r3, r2, r3
 800ed8a:	0d1b      	lsrs	r3, r3, #20
 800ed8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed8e:	fb02 f303 	mul.w	r3, r2, r3
 800ed92:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800ed94:	e060      	b.n	800ee58 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800ed96:	68bb      	ldr	r3, [r7, #8]
 800ed98:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ed9c:	d107      	bne.n	800edae <SPI_WaitFifoStateUntilTimeout+0x62>
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d104      	bne.n	800edae <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800eda4:	69fb      	ldr	r3, [r7, #28]
 800eda6:	781b      	ldrb	r3, [r3, #0]
 800eda8:	b2db      	uxtb	r3, r3
 800edaa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800edac:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800edae:	683b      	ldr	r3, [r7, #0]
 800edb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edb4:	d050      	beq.n	800ee58 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800edb6:	f7f9 fa17 	bl	80081e8 <HAL_GetTick>
 800edba:	4602      	mov	r2, r0
 800edbc:	6a3b      	ldr	r3, [r7, #32]
 800edbe:	1ad3      	subs	r3, r2, r3
 800edc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800edc2:	429a      	cmp	r2, r3
 800edc4:	d902      	bls.n	800edcc <SPI_WaitFifoStateUntilTimeout+0x80>
 800edc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d13d      	bne.n	800ee48 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	685a      	ldr	r2, [r3, #4]
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800edda:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	685b      	ldr	r3, [r3, #4]
 800ede0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ede4:	d111      	bne.n	800ee0a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	689b      	ldr	r3, [r3, #8]
 800edea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800edee:	d004      	beq.n	800edfa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	689b      	ldr	r3, [r3, #8]
 800edf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800edf8:	d107      	bne.n	800ee0a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	681a      	ldr	r2, [r3, #0]
 800ee00:	68fb      	ldr	r3, [r7, #12]
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ee08:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ee12:	d10f      	bne.n	800ee34 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	681a      	ldr	r2, [r3, #0]
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ee22:	601a      	str	r2, [r3, #0]
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	681a      	ldr	r2, [r3, #0]
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ee32:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	2201      	movs	r2, #1
 800ee38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ee3c:	68fb      	ldr	r3, [r7, #12]
 800ee3e:	2200      	movs	r2, #0
 800ee40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ee44:	2303      	movs	r3, #3
 800ee46:	e010      	b.n	800ee6a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ee48:	69bb      	ldr	r3, [r7, #24]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d101      	bne.n	800ee52 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800ee4e:	2300      	movs	r3, #0
 800ee50:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800ee52:	69bb      	ldr	r3, [r7, #24]
 800ee54:	3b01      	subs	r3, #1
 800ee56:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	689a      	ldr	r2, [r3, #8]
 800ee5e:	68bb      	ldr	r3, [r7, #8]
 800ee60:	4013      	ands	r3, r2
 800ee62:	687a      	ldr	r2, [r7, #4]
 800ee64:	429a      	cmp	r2, r3
 800ee66:	d196      	bne.n	800ed96 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800ee68:	2300      	movs	r3, #0
}
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	3728      	adds	r7, #40	@ 0x28
 800ee6e:	46bd      	mov	sp, r7
 800ee70:	bd80      	pop	{r7, pc}
 800ee72:	bf00      	nop
 800ee74:	20000004 	.word	0x20000004

0800ee78 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ee78:	b580      	push	{r7, lr}
 800ee7a:	b086      	sub	sp, #24
 800ee7c:	af02      	add	r7, sp, #8
 800ee7e:	60f8      	str	r0, [r7, #12]
 800ee80:	60b9      	str	r1, [r7, #8]
 800ee82:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	9300      	str	r3, [sp, #0]
 800ee88:	68bb      	ldr	r3, [r7, #8]
 800ee8a:	2200      	movs	r2, #0
 800ee8c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800ee90:	68f8      	ldr	r0, [r7, #12]
 800ee92:	f7ff ff5b 	bl	800ed4c <SPI_WaitFifoStateUntilTimeout>
 800ee96:	4603      	mov	r3, r0
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d007      	beq.n	800eeac <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eea0:	f043 0220 	orr.w	r2, r3, #32
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800eea8:	2303      	movs	r3, #3
 800eeaa:	e027      	b.n	800eefc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	9300      	str	r3, [sp, #0]
 800eeb0:	68bb      	ldr	r3, [r7, #8]
 800eeb2:	2200      	movs	r2, #0
 800eeb4:	2180      	movs	r1, #128	@ 0x80
 800eeb6:	68f8      	ldr	r0, [r7, #12]
 800eeb8:	f7ff fec0 	bl	800ec3c <SPI_WaitFlagStateUntilTimeout>
 800eebc:	4603      	mov	r3, r0
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d007      	beq.n	800eed2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eec6:	f043 0220 	orr.w	r2, r3, #32
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800eece:	2303      	movs	r3, #3
 800eed0:	e014      	b.n	800eefc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	9300      	str	r3, [sp, #0]
 800eed6:	68bb      	ldr	r3, [r7, #8]
 800eed8:	2200      	movs	r2, #0
 800eeda:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800eede:	68f8      	ldr	r0, [r7, #12]
 800eee0:	f7ff ff34 	bl	800ed4c <SPI_WaitFifoStateUntilTimeout>
 800eee4:	4603      	mov	r3, r0
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d007      	beq.n	800eefa <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eeee:	f043 0220 	orr.w	r2, r3, #32
 800eef2:	68fb      	ldr	r3, [r7, #12]
 800eef4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800eef6:	2303      	movs	r3, #3
 800eef8:	e000      	b.n	800eefc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800eefa:	2300      	movs	r3, #0
}
 800eefc:	4618      	mov	r0, r3
 800eefe:	3710      	adds	r7, #16
 800ef00:	46bd      	mov	sp, r7
 800ef02:	bd80      	pop	{r7, pc}

0800ef04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ef04:	b580      	push	{r7, lr}
 800ef06:	b082      	sub	sp, #8
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d101      	bne.n	800ef16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ef12:	2301      	movs	r3, #1
 800ef14:	e042      	b.n	800ef9c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d106      	bne.n	800ef2e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2200      	movs	r2, #0
 800ef24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ef28:	6878      	ldr	r0, [r7, #4]
 800ef2a:	f7f5 fdbb 	bl	8004aa4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	2224      	movs	r2, #36	@ 0x24
 800ef32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	681a      	ldr	r2, [r3, #0]
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	f022 0201 	bic.w	r2, r2, #1
 800ef44:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d002      	beq.n	800ef54 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ef4e:	6878      	ldr	r0, [r7, #4]
 800ef50:	f000 fede 	bl	800fd10 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ef54:	6878      	ldr	r0, [r7, #4]
 800ef56:	f000 fc0f 	bl	800f778 <UART_SetConfig>
 800ef5a:	4603      	mov	r3, r0
 800ef5c:	2b01      	cmp	r3, #1
 800ef5e:	d101      	bne.n	800ef64 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ef60:	2301      	movs	r3, #1
 800ef62:	e01b      	b.n	800ef9c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	685a      	ldr	r2, [r3, #4]
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ef72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	689a      	ldr	r2, [r3, #8]
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ef82:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	681a      	ldr	r2, [r3, #0]
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	f042 0201 	orr.w	r2, r2, #1
 800ef92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ef94:	6878      	ldr	r0, [r7, #4]
 800ef96:	f000 ff5d 	bl	800fe54 <UART_CheckIdleState>
 800ef9a:	4603      	mov	r3, r0
}
 800ef9c:	4618      	mov	r0, r3
 800ef9e:	3708      	adds	r7, #8
 800efa0:	46bd      	mov	sp, r7
 800efa2:	bd80      	pop	{r7, pc}

0800efa4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800efa4:	b580      	push	{r7, lr}
 800efa6:	b08a      	sub	sp, #40	@ 0x28
 800efa8:	af00      	add	r7, sp, #0
 800efaa:	60f8      	str	r0, [r7, #12]
 800efac:	60b9      	str	r1, [r7, #8]
 800efae:	4613      	mov	r3, r2
 800efb0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800efb8:	2b20      	cmp	r3, #32
 800efba:	d167      	bne.n	800f08c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800efbc:	68bb      	ldr	r3, [r7, #8]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d002      	beq.n	800efc8 <HAL_UART_Transmit_DMA+0x24>
 800efc2:	88fb      	ldrh	r3, [r7, #6]
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d101      	bne.n	800efcc <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800efc8:	2301      	movs	r3, #1
 800efca:	e060      	b.n	800f08e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	68ba      	ldr	r2, [r7, #8]
 800efd0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800efd2:	68fb      	ldr	r3, [r7, #12]
 800efd4:	88fa      	ldrh	r2, [r7, #6]
 800efd6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	88fa      	ldrh	r2, [r7, #6]
 800efde:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	2200      	movs	r2, #0
 800efe6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	2221      	movs	r2, #33	@ 0x21
 800efee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d028      	beq.n	800f04c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800effe:	4a26      	ldr	r2, [pc, #152]	@ (800f098 <HAL_UART_Transmit_DMA+0xf4>)
 800f000:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f006:	4a25      	ldr	r2, [pc, #148]	@ (800f09c <HAL_UART_Transmit_DMA+0xf8>)
 800f008:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f00e:	4a24      	ldr	r2, [pc, #144]	@ (800f0a0 <HAL_UART_Transmit_DMA+0xfc>)
 800f010:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f016:	2200      	movs	r2, #0
 800f018:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f022:	4619      	mov	r1, r3
 800f024:	68fb      	ldr	r3, [r7, #12]
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	3328      	adds	r3, #40	@ 0x28
 800f02a:	461a      	mov	r2, r3
 800f02c:	88fb      	ldrh	r3, [r7, #6]
 800f02e:	f7fb f967 	bl	800a300 <HAL_DMA_Start_IT>
 800f032:	4603      	mov	r3, r0
 800f034:	2b00      	cmp	r3, #0
 800f036:	d009      	beq.n	800f04c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	2210      	movs	r2, #16
 800f03c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	2220      	movs	r2, #32
 800f044:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800f048:	2301      	movs	r3, #1
 800f04a:	e020      	b.n	800f08e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	2240      	movs	r2, #64	@ 0x40
 800f052:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	681b      	ldr	r3, [r3, #0]
 800f058:	3308      	adds	r3, #8
 800f05a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f05c:	697b      	ldr	r3, [r7, #20]
 800f05e:	e853 3f00 	ldrex	r3, [r3]
 800f062:	613b      	str	r3, [r7, #16]
   return(result);
 800f064:	693b      	ldr	r3, [r7, #16]
 800f066:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f06a:	627b      	str	r3, [r7, #36]	@ 0x24
 800f06c:	68fb      	ldr	r3, [r7, #12]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	3308      	adds	r3, #8
 800f072:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f074:	623a      	str	r2, [r7, #32]
 800f076:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f078:	69f9      	ldr	r1, [r7, #28]
 800f07a:	6a3a      	ldr	r2, [r7, #32]
 800f07c:	e841 2300 	strex	r3, r2, [r1]
 800f080:	61bb      	str	r3, [r7, #24]
   return(result);
 800f082:	69bb      	ldr	r3, [r7, #24]
 800f084:	2b00      	cmp	r3, #0
 800f086:	d1e5      	bne.n	800f054 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800f088:	2300      	movs	r3, #0
 800f08a:	e000      	b.n	800f08e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800f08c:	2302      	movs	r3, #2
  }
}
 800f08e:	4618      	mov	r0, r3
 800f090:	3728      	adds	r7, #40	@ 0x28
 800f092:	46bd      	mov	sp, r7
 800f094:	bd80      	pop	{r7, pc}
 800f096:	bf00      	nop
 800f098:	0801031f 	.word	0x0801031f
 800f09c:	080103b9 	.word	0x080103b9
 800f0a0:	0801053f 	.word	0x0801053f

0800f0a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f0a4:	b580      	push	{r7, lr}
 800f0a6:	b0ba      	sub	sp, #232	@ 0xe8
 800f0a8:	af00      	add	r7, sp, #0
 800f0aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	69db      	ldr	r3, [r3, #28]
 800f0b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	689b      	ldr	r3, [r3, #8]
 800f0c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f0ca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f0ce:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f0d2:	4013      	ands	r3, r2
 800f0d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f0d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d11b      	bne.n	800f118 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f0e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f0e4:	f003 0320 	and.w	r3, r3, #32
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d015      	beq.n	800f118 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f0ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f0f0:	f003 0320 	and.w	r3, r3, #32
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d105      	bne.n	800f104 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f0f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f0fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f100:	2b00      	cmp	r3, #0
 800f102:	d009      	beq.n	800f118 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f108:	2b00      	cmp	r3, #0
 800f10a:	f000 8300 	beq.w	800f70e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f112:	6878      	ldr	r0, [r7, #4]
 800f114:	4798      	blx	r3
      }
      return;
 800f116:	e2fa      	b.n	800f70e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f118:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	f000 8123 	beq.w	800f368 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f122:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f126:	4b8d      	ldr	r3, [pc, #564]	@ (800f35c <HAL_UART_IRQHandler+0x2b8>)
 800f128:	4013      	ands	r3, r2
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d106      	bne.n	800f13c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f12e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f132:	4b8b      	ldr	r3, [pc, #556]	@ (800f360 <HAL_UART_IRQHandler+0x2bc>)
 800f134:	4013      	ands	r3, r2
 800f136:	2b00      	cmp	r3, #0
 800f138:	f000 8116 	beq.w	800f368 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f13c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f140:	f003 0301 	and.w	r3, r3, #1
 800f144:	2b00      	cmp	r3, #0
 800f146:	d011      	beq.n	800f16c <HAL_UART_IRQHandler+0xc8>
 800f148:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f14c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f150:	2b00      	cmp	r3, #0
 800f152:	d00b      	beq.n	800f16c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	2201      	movs	r2, #1
 800f15a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f162:	f043 0201 	orr.w	r2, r3, #1
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f16c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f170:	f003 0302 	and.w	r3, r3, #2
 800f174:	2b00      	cmp	r3, #0
 800f176:	d011      	beq.n	800f19c <HAL_UART_IRQHandler+0xf8>
 800f178:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f17c:	f003 0301 	and.w	r3, r3, #1
 800f180:	2b00      	cmp	r3, #0
 800f182:	d00b      	beq.n	800f19c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	2202      	movs	r2, #2
 800f18a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f192:	f043 0204 	orr.w	r2, r3, #4
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f19c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f1a0:	f003 0304 	and.w	r3, r3, #4
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d011      	beq.n	800f1cc <HAL_UART_IRQHandler+0x128>
 800f1a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f1ac:	f003 0301 	and.w	r3, r3, #1
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d00b      	beq.n	800f1cc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	2204      	movs	r2, #4
 800f1ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f1c2:	f043 0202 	orr.w	r2, r3, #2
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f1cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f1d0:	f003 0308 	and.w	r3, r3, #8
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d017      	beq.n	800f208 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f1d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f1dc:	f003 0320 	and.w	r3, r3, #32
 800f1e0:	2b00      	cmp	r3, #0
 800f1e2:	d105      	bne.n	800f1f0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f1e4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f1e8:	4b5c      	ldr	r3, [pc, #368]	@ (800f35c <HAL_UART_IRQHandler+0x2b8>)
 800f1ea:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d00b      	beq.n	800f208 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	2208      	movs	r2, #8
 800f1f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f1fe:	f043 0208 	orr.w	r2, r3, #8
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f208:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f20c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f210:	2b00      	cmp	r3, #0
 800f212:	d012      	beq.n	800f23a <HAL_UART_IRQHandler+0x196>
 800f214:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f218:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d00c      	beq.n	800f23a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f228:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f230:	f043 0220 	orr.w	r2, r3, #32
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f240:	2b00      	cmp	r3, #0
 800f242:	f000 8266 	beq.w	800f712 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f24a:	f003 0320 	and.w	r3, r3, #32
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d013      	beq.n	800f27a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f252:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f256:	f003 0320 	and.w	r3, r3, #32
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d105      	bne.n	800f26a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f25e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f262:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f266:	2b00      	cmp	r3, #0
 800f268:	d007      	beq.n	800f27a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d003      	beq.n	800f27a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f276:	6878      	ldr	r0, [r7, #4]
 800f278:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f280:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	689b      	ldr	r3, [r3, #8]
 800f28a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f28e:	2b40      	cmp	r3, #64	@ 0x40
 800f290:	d005      	beq.n	800f29e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f292:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f296:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d054      	beq.n	800f348 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f29e:	6878      	ldr	r0, [r7, #4]
 800f2a0:	f000 ffd7 	bl	8010252 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	689b      	ldr	r3, [r3, #8]
 800f2aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2ae:	2b40      	cmp	r3, #64	@ 0x40
 800f2b0:	d146      	bne.n	800f340 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	3308      	adds	r3, #8
 800f2b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f2c0:	e853 3f00 	ldrex	r3, [r3]
 800f2c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f2c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f2cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f2d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	3308      	adds	r3, #8
 800f2da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f2de:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f2e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2e6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f2ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f2ee:	e841 2300 	strex	r3, r2, [r1]
 800f2f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f2f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d1d9      	bne.n	800f2b2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f304:	2b00      	cmp	r3, #0
 800f306:	d017      	beq.n	800f338 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f30e:	4a15      	ldr	r2, [pc, #84]	@ (800f364 <HAL_UART_IRQHandler+0x2c0>)
 800f310:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f318:	4618      	mov	r0, r3
 800f31a:	f7fb f8c5 	bl	800a4a8 <HAL_DMA_Abort_IT>
 800f31e:	4603      	mov	r3, r0
 800f320:	2b00      	cmp	r3, #0
 800f322:	d019      	beq.n	800f358 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f32a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f32c:	687a      	ldr	r2, [r7, #4]
 800f32e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f332:	4610      	mov	r0, r2
 800f334:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f336:	e00f      	b.n	800f358 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f338:	6878      	ldr	r0, [r7, #4]
 800f33a:	f7f7 fff1 	bl	8007320 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f33e:	e00b      	b.n	800f358 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f340:	6878      	ldr	r0, [r7, #4]
 800f342:	f7f7 ffed 	bl	8007320 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f346:	e007      	b.n	800f358 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f348:	6878      	ldr	r0, [r7, #4]
 800f34a:	f7f7 ffe9 	bl	8007320 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	2200      	movs	r2, #0
 800f352:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f356:	e1dc      	b.n	800f712 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f358:	bf00      	nop
    return;
 800f35a:	e1da      	b.n	800f712 <HAL_UART_IRQHandler+0x66e>
 800f35c:	10000001 	.word	0x10000001
 800f360:	04000120 	.word	0x04000120
 800f364:	080105bf 	.word	0x080105bf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f36c:	2b01      	cmp	r3, #1
 800f36e:	f040 8170 	bne.w	800f652 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f376:	f003 0310 	and.w	r3, r3, #16
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	f000 8169 	beq.w	800f652 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f380:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f384:	f003 0310 	and.w	r3, r3, #16
 800f388:	2b00      	cmp	r3, #0
 800f38a:	f000 8162 	beq.w	800f652 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	2210      	movs	r2, #16
 800f394:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	681b      	ldr	r3, [r3, #0]
 800f39a:	689b      	ldr	r3, [r3, #8]
 800f39c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f3a0:	2b40      	cmp	r3, #64	@ 0x40
 800f3a2:	f040 80d8 	bne.w	800f556 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	685b      	ldr	r3, [r3, #4]
 800f3b0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f3b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	f000 80af 	beq.w	800f51c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f3c4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f3c8:	429a      	cmp	r2, r3
 800f3ca:	f080 80a7 	bcs.w	800f51c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f3d4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f3de:	681b      	ldr	r3, [r3, #0]
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	f003 0320 	and.w	r3, r3, #32
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	f040 8087 	bne.w	800f4fa <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f3f8:	e853 3f00 	ldrex	r3, [r3]
 800f3fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f400:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f404:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f408:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	461a      	mov	r2, r3
 800f412:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f416:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f41a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f41e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f422:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f426:	e841 2300 	strex	r3, r2, [r1]
 800f42a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f42e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f432:	2b00      	cmp	r3, #0
 800f434:	d1da      	bne.n	800f3ec <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	3308      	adds	r3, #8
 800f43c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f43e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f440:	e853 3f00 	ldrex	r3, [r3]
 800f444:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f446:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f448:	f023 0301 	bic.w	r3, r3, #1
 800f44c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	3308      	adds	r3, #8
 800f456:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f45a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f45e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f460:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f462:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f466:	e841 2300 	strex	r3, r2, [r1]
 800f46a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f46c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d1e1      	bne.n	800f436 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	681b      	ldr	r3, [r3, #0]
 800f476:	3308      	adds	r3, #8
 800f478:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f47a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f47c:	e853 3f00 	ldrex	r3, [r3]
 800f480:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f482:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f484:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f488:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	3308      	adds	r3, #8
 800f492:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f496:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f498:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f49a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f49c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f49e:	e841 2300 	strex	r3, r2, [r1]
 800f4a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f4a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d1e3      	bne.n	800f472 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	2220      	movs	r2, #32
 800f4ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	2200      	movs	r2, #0
 800f4b6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	681b      	ldr	r3, [r3, #0]
 800f4bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f4c0:	e853 3f00 	ldrex	r3, [r3]
 800f4c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f4c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f4c8:	f023 0310 	bic.w	r3, r3, #16
 800f4cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	461a      	mov	r2, r3
 800f4d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f4da:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f4dc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f4e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f4e2:	e841 2300 	strex	r3, r2, [r1]
 800f4e6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f4e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d1e4      	bne.n	800f4b8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4f4:	4618      	mov	r0, r3
 800f4f6:	f7fa ff7e 	bl	800a3f6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	2202      	movs	r2, #2
 800f4fe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f50c:	b29b      	uxth	r3, r3
 800f50e:	1ad3      	subs	r3, r2, r3
 800f510:	b29b      	uxth	r3, r3
 800f512:	4619      	mov	r1, r3
 800f514:	6878      	ldr	r0, [r7, #4]
 800f516:	f7f7 fdaf 	bl	8007078 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f51a:	e0fc      	b.n	800f716 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f522:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f526:	429a      	cmp	r2, r3
 800f528:	f040 80f5 	bne.w	800f716 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	f003 0320 	and.w	r3, r3, #32
 800f53a:	2b20      	cmp	r3, #32
 800f53c:	f040 80eb 	bne.w	800f716 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	2202      	movs	r2, #2
 800f544:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f54c:	4619      	mov	r1, r3
 800f54e:	6878      	ldr	r0, [r7, #4]
 800f550:	f7f7 fd92 	bl	8007078 <HAL_UARTEx_RxEventCallback>
      return;
 800f554:	e0df      	b.n	800f716 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f562:	b29b      	uxth	r3, r3
 800f564:	1ad3      	subs	r3, r2, r3
 800f566:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f570:	b29b      	uxth	r3, r3
 800f572:	2b00      	cmp	r3, #0
 800f574:	f000 80d1 	beq.w	800f71a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800f578:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	f000 80cc 	beq.w	800f71a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f58a:	e853 3f00 	ldrex	r3, [r3]
 800f58e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f590:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f592:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f596:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	461a      	mov	r2, r3
 800f5a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f5a4:	647b      	str	r3, [r7, #68]	@ 0x44
 800f5a6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f5aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f5ac:	e841 2300 	strex	r3, r2, [r1]
 800f5b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f5b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d1e4      	bne.n	800f582 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	681b      	ldr	r3, [r3, #0]
 800f5bc:	3308      	adds	r3, #8
 800f5be:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5c2:	e853 3f00 	ldrex	r3, [r3]
 800f5c6:	623b      	str	r3, [r7, #32]
   return(result);
 800f5c8:	6a3b      	ldr	r3, [r7, #32]
 800f5ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f5ce:	f023 0301 	bic.w	r3, r3, #1
 800f5d2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	3308      	adds	r3, #8
 800f5dc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f5e0:	633a      	str	r2, [r7, #48]	@ 0x30
 800f5e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f5e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f5e8:	e841 2300 	strex	r3, r2, [r1]
 800f5ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f5ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d1e1      	bne.n	800f5b8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	2220      	movs	r2, #32
 800f5f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	2200      	movs	r2, #0
 800f600:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	2200      	movs	r2, #0
 800f606:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	681b      	ldr	r3, [r3, #0]
 800f60c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f60e:	693b      	ldr	r3, [r7, #16]
 800f610:	e853 3f00 	ldrex	r3, [r3]
 800f614:	60fb      	str	r3, [r7, #12]
   return(result);
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	f023 0310 	bic.w	r3, r3, #16
 800f61c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	681b      	ldr	r3, [r3, #0]
 800f624:	461a      	mov	r2, r3
 800f626:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f62a:	61fb      	str	r3, [r7, #28]
 800f62c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f62e:	69b9      	ldr	r1, [r7, #24]
 800f630:	69fa      	ldr	r2, [r7, #28]
 800f632:	e841 2300 	strex	r3, r2, [r1]
 800f636:	617b      	str	r3, [r7, #20]
   return(result);
 800f638:	697b      	ldr	r3, [r7, #20]
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d1e4      	bne.n	800f608 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	2202      	movs	r2, #2
 800f642:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f644:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f648:	4619      	mov	r1, r3
 800f64a:	6878      	ldr	r0, [r7, #4]
 800f64c:	f7f7 fd14 	bl	8007078 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f650:	e063      	b.n	800f71a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f656:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d00e      	beq.n	800f67c <HAL_UART_IRQHandler+0x5d8>
 800f65e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f662:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f666:	2b00      	cmp	r3, #0
 800f668:	d008      	beq.n	800f67c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f672:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f674:	6878      	ldr	r0, [r7, #4]
 800f676:	f000 ffdf 	bl	8010638 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f67a:	e051      	b.n	800f720 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f67c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f680:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f684:	2b00      	cmp	r3, #0
 800f686:	d014      	beq.n	800f6b2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f688:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f68c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f690:	2b00      	cmp	r3, #0
 800f692:	d105      	bne.n	800f6a0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f694:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f698:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d008      	beq.n	800f6b2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d03a      	beq.n	800f71e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f6ac:	6878      	ldr	r0, [r7, #4]
 800f6ae:	4798      	blx	r3
    }
    return;
 800f6b0:	e035      	b.n	800f71e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f6b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f6b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d009      	beq.n	800f6d2 <HAL_UART_IRQHandler+0x62e>
 800f6be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f6c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d003      	beq.n	800f6d2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800f6ca:	6878      	ldr	r0, [r7, #4]
 800f6cc:	f000 ff89 	bl	80105e2 <UART_EndTransmit_IT>
    return;
 800f6d0:	e026      	b.n	800f720 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f6d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f6d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d009      	beq.n	800f6f2 <HAL_UART_IRQHandler+0x64e>
 800f6de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f6e2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d003      	beq.n	800f6f2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f6ea:	6878      	ldr	r0, [r7, #4]
 800f6ec:	f000 ffb8 	bl	8010660 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f6f0:	e016      	b.n	800f720 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f6f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f6f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d010      	beq.n	800f720 <HAL_UART_IRQHandler+0x67c>
 800f6fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f702:	2b00      	cmp	r3, #0
 800f704:	da0c      	bge.n	800f720 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f706:	6878      	ldr	r0, [r7, #4]
 800f708:	f000 ffa0 	bl	801064c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f70c:	e008      	b.n	800f720 <HAL_UART_IRQHandler+0x67c>
      return;
 800f70e:	bf00      	nop
 800f710:	e006      	b.n	800f720 <HAL_UART_IRQHandler+0x67c>
    return;
 800f712:	bf00      	nop
 800f714:	e004      	b.n	800f720 <HAL_UART_IRQHandler+0x67c>
      return;
 800f716:	bf00      	nop
 800f718:	e002      	b.n	800f720 <HAL_UART_IRQHandler+0x67c>
      return;
 800f71a:	bf00      	nop
 800f71c:	e000      	b.n	800f720 <HAL_UART_IRQHandler+0x67c>
    return;
 800f71e:	bf00      	nop
  }
}
 800f720:	37e8      	adds	r7, #232	@ 0xe8
 800f722:	46bd      	mov	sp, r7
 800f724:	bd80      	pop	{r7, pc}
 800f726:	bf00      	nop

0800f728 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f728:	b480      	push	{r7}
 800f72a:	b083      	sub	sp, #12
 800f72c:	af00      	add	r7, sp, #0
 800f72e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800f730:	bf00      	nop
 800f732:	370c      	adds	r7, #12
 800f734:	46bd      	mov	sp, r7
 800f736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f73a:	4770      	bx	lr

0800f73c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f73c:	b480      	push	{r7}
 800f73e:	b083      	sub	sp, #12
 800f740:	af00      	add	r7, sp, #0
 800f742:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800f744:	bf00      	nop
 800f746:	370c      	adds	r7, #12
 800f748:	46bd      	mov	sp, r7
 800f74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f74e:	4770      	bx	lr

0800f750 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800f750:	b480      	push	{r7}
 800f752:	b083      	sub	sp, #12
 800f754:	af00      	add	r7, sp, #0
 800f756:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800f758:	bf00      	nop
 800f75a:	370c      	adds	r7, #12
 800f75c:	46bd      	mov	sp, r7
 800f75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f762:	4770      	bx	lr

0800f764 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f764:	b480      	push	{r7}
 800f766:	b083      	sub	sp, #12
 800f768:	af00      	add	r7, sp, #0
 800f76a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800f76c:	bf00      	nop
 800f76e:	370c      	adds	r7, #12
 800f770:	46bd      	mov	sp, r7
 800f772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f776:	4770      	bx	lr

0800f778 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f778:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f77c:	b08c      	sub	sp, #48	@ 0x30
 800f77e:	af00      	add	r7, sp, #0
 800f780:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f782:	2300      	movs	r3, #0
 800f784:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f788:	697b      	ldr	r3, [r7, #20]
 800f78a:	689a      	ldr	r2, [r3, #8]
 800f78c:	697b      	ldr	r3, [r7, #20]
 800f78e:	691b      	ldr	r3, [r3, #16]
 800f790:	431a      	orrs	r2, r3
 800f792:	697b      	ldr	r3, [r7, #20]
 800f794:	695b      	ldr	r3, [r3, #20]
 800f796:	431a      	orrs	r2, r3
 800f798:	697b      	ldr	r3, [r7, #20]
 800f79a:	69db      	ldr	r3, [r3, #28]
 800f79c:	4313      	orrs	r3, r2
 800f79e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f7a0:	697b      	ldr	r3, [r7, #20]
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	681a      	ldr	r2, [r3, #0]
 800f7a6:	4bab      	ldr	r3, [pc, #684]	@ (800fa54 <UART_SetConfig+0x2dc>)
 800f7a8:	4013      	ands	r3, r2
 800f7aa:	697a      	ldr	r2, [r7, #20]
 800f7ac:	6812      	ldr	r2, [r2, #0]
 800f7ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f7b0:	430b      	orrs	r3, r1
 800f7b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f7b4:	697b      	ldr	r3, [r7, #20]
 800f7b6:	681b      	ldr	r3, [r3, #0]
 800f7b8:	685b      	ldr	r3, [r3, #4]
 800f7ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f7be:	697b      	ldr	r3, [r7, #20]
 800f7c0:	68da      	ldr	r2, [r3, #12]
 800f7c2:	697b      	ldr	r3, [r7, #20]
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	430a      	orrs	r2, r1
 800f7c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f7ca:	697b      	ldr	r3, [r7, #20]
 800f7cc:	699b      	ldr	r3, [r3, #24]
 800f7ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f7d0:	697b      	ldr	r3, [r7, #20]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	4aa0      	ldr	r2, [pc, #640]	@ (800fa58 <UART_SetConfig+0x2e0>)
 800f7d6:	4293      	cmp	r3, r2
 800f7d8:	d004      	beq.n	800f7e4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f7da:	697b      	ldr	r3, [r7, #20]
 800f7dc:	6a1b      	ldr	r3, [r3, #32]
 800f7de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f7e0:	4313      	orrs	r3, r2
 800f7e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f7e4:	697b      	ldr	r3, [r7, #20]
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	689b      	ldr	r3, [r3, #8]
 800f7ea:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800f7ee:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800f7f2:	697a      	ldr	r2, [r7, #20]
 800f7f4:	6812      	ldr	r2, [r2, #0]
 800f7f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f7f8:	430b      	orrs	r3, r1
 800f7fa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f7fc:	697b      	ldr	r3, [r7, #20]
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f802:	f023 010f 	bic.w	r1, r3, #15
 800f806:	697b      	ldr	r3, [r7, #20]
 800f808:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f80a:	697b      	ldr	r3, [r7, #20]
 800f80c:	681b      	ldr	r3, [r3, #0]
 800f80e:	430a      	orrs	r2, r1
 800f810:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f812:	697b      	ldr	r3, [r7, #20]
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	4a91      	ldr	r2, [pc, #580]	@ (800fa5c <UART_SetConfig+0x2e4>)
 800f818:	4293      	cmp	r3, r2
 800f81a:	d125      	bne.n	800f868 <UART_SetConfig+0xf0>
 800f81c:	4b90      	ldr	r3, [pc, #576]	@ (800fa60 <UART_SetConfig+0x2e8>)
 800f81e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f822:	f003 0303 	and.w	r3, r3, #3
 800f826:	2b03      	cmp	r3, #3
 800f828:	d81a      	bhi.n	800f860 <UART_SetConfig+0xe8>
 800f82a:	a201      	add	r2, pc, #4	@ (adr r2, 800f830 <UART_SetConfig+0xb8>)
 800f82c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f830:	0800f841 	.word	0x0800f841
 800f834:	0800f851 	.word	0x0800f851
 800f838:	0800f849 	.word	0x0800f849
 800f83c:	0800f859 	.word	0x0800f859
 800f840:	2301      	movs	r3, #1
 800f842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f846:	e0d6      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f848:	2302      	movs	r3, #2
 800f84a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f84e:	e0d2      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f850:	2304      	movs	r3, #4
 800f852:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f856:	e0ce      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f858:	2308      	movs	r3, #8
 800f85a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f85e:	e0ca      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f860:	2310      	movs	r3, #16
 800f862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f866:	e0c6      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f868:	697b      	ldr	r3, [r7, #20]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	4a7d      	ldr	r2, [pc, #500]	@ (800fa64 <UART_SetConfig+0x2ec>)
 800f86e:	4293      	cmp	r3, r2
 800f870:	d138      	bne.n	800f8e4 <UART_SetConfig+0x16c>
 800f872:	4b7b      	ldr	r3, [pc, #492]	@ (800fa60 <UART_SetConfig+0x2e8>)
 800f874:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f878:	f003 030c 	and.w	r3, r3, #12
 800f87c:	2b0c      	cmp	r3, #12
 800f87e:	d82d      	bhi.n	800f8dc <UART_SetConfig+0x164>
 800f880:	a201      	add	r2, pc, #4	@ (adr r2, 800f888 <UART_SetConfig+0x110>)
 800f882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f886:	bf00      	nop
 800f888:	0800f8bd 	.word	0x0800f8bd
 800f88c:	0800f8dd 	.word	0x0800f8dd
 800f890:	0800f8dd 	.word	0x0800f8dd
 800f894:	0800f8dd 	.word	0x0800f8dd
 800f898:	0800f8cd 	.word	0x0800f8cd
 800f89c:	0800f8dd 	.word	0x0800f8dd
 800f8a0:	0800f8dd 	.word	0x0800f8dd
 800f8a4:	0800f8dd 	.word	0x0800f8dd
 800f8a8:	0800f8c5 	.word	0x0800f8c5
 800f8ac:	0800f8dd 	.word	0x0800f8dd
 800f8b0:	0800f8dd 	.word	0x0800f8dd
 800f8b4:	0800f8dd 	.word	0x0800f8dd
 800f8b8:	0800f8d5 	.word	0x0800f8d5
 800f8bc:	2300      	movs	r3, #0
 800f8be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8c2:	e098      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f8c4:	2302      	movs	r3, #2
 800f8c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8ca:	e094      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f8cc:	2304      	movs	r3, #4
 800f8ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8d2:	e090      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f8d4:	2308      	movs	r3, #8
 800f8d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8da:	e08c      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f8dc:	2310      	movs	r3, #16
 800f8de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8e2:	e088      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f8e4:	697b      	ldr	r3, [r7, #20]
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	4a5f      	ldr	r2, [pc, #380]	@ (800fa68 <UART_SetConfig+0x2f0>)
 800f8ea:	4293      	cmp	r3, r2
 800f8ec:	d125      	bne.n	800f93a <UART_SetConfig+0x1c2>
 800f8ee:	4b5c      	ldr	r3, [pc, #368]	@ (800fa60 <UART_SetConfig+0x2e8>)
 800f8f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f8f4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f8f8:	2b30      	cmp	r3, #48	@ 0x30
 800f8fa:	d016      	beq.n	800f92a <UART_SetConfig+0x1b2>
 800f8fc:	2b30      	cmp	r3, #48	@ 0x30
 800f8fe:	d818      	bhi.n	800f932 <UART_SetConfig+0x1ba>
 800f900:	2b20      	cmp	r3, #32
 800f902:	d00a      	beq.n	800f91a <UART_SetConfig+0x1a2>
 800f904:	2b20      	cmp	r3, #32
 800f906:	d814      	bhi.n	800f932 <UART_SetConfig+0x1ba>
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d002      	beq.n	800f912 <UART_SetConfig+0x19a>
 800f90c:	2b10      	cmp	r3, #16
 800f90e:	d008      	beq.n	800f922 <UART_SetConfig+0x1aa>
 800f910:	e00f      	b.n	800f932 <UART_SetConfig+0x1ba>
 800f912:	2300      	movs	r3, #0
 800f914:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f918:	e06d      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f91a:	2302      	movs	r3, #2
 800f91c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f920:	e069      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f922:	2304      	movs	r3, #4
 800f924:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f928:	e065      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f92a:	2308      	movs	r3, #8
 800f92c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f930:	e061      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f932:	2310      	movs	r3, #16
 800f934:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f938:	e05d      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f93a:	697b      	ldr	r3, [r7, #20]
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	4a4b      	ldr	r2, [pc, #300]	@ (800fa6c <UART_SetConfig+0x2f4>)
 800f940:	4293      	cmp	r3, r2
 800f942:	d125      	bne.n	800f990 <UART_SetConfig+0x218>
 800f944:	4b46      	ldr	r3, [pc, #280]	@ (800fa60 <UART_SetConfig+0x2e8>)
 800f946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f94a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800f94e:	2bc0      	cmp	r3, #192	@ 0xc0
 800f950:	d016      	beq.n	800f980 <UART_SetConfig+0x208>
 800f952:	2bc0      	cmp	r3, #192	@ 0xc0
 800f954:	d818      	bhi.n	800f988 <UART_SetConfig+0x210>
 800f956:	2b80      	cmp	r3, #128	@ 0x80
 800f958:	d00a      	beq.n	800f970 <UART_SetConfig+0x1f8>
 800f95a:	2b80      	cmp	r3, #128	@ 0x80
 800f95c:	d814      	bhi.n	800f988 <UART_SetConfig+0x210>
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d002      	beq.n	800f968 <UART_SetConfig+0x1f0>
 800f962:	2b40      	cmp	r3, #64	@ 0x40
 800f964:	d008      	beq.n	800f978 <UART_SetConfig+0x200>
 800f966:	e00f      	b.n	800f988 <UART_SetConfig+0x210>
 800f968:	2300      	movs	r3, #0
 800f96a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f96e:	e042      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f970:	2302      	movs	r3, #2
 800f972:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f976:	e03e      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f978:	2304      	movs	r3, #4
 800f97a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f97e:	e03a      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f980:	2308      	movs	r3, #8
 800f982:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f986:	e036      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f988:	2310      	movs	r3, #16
 800f98a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f98e:	e032      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f990:	697b      	ldr	r3, [r7, #20]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	4a30      	ldr	r2, [pc, #192]	@ (800fa58 <UART_SetConfig+0x2e0>)
 800f996:	4293      	cmp	r3, r2
 800f998:	d12a      	bne.n	800f9f0 <UART_SetConfig+0x278>
 800f99a:	4b31      	ldr	r3, [pc, #196]	@ (800fa60 <UART_SetConfig+0x2e8>)
 800f99c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f9a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800f9a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f9a8:	d01a      	beq.n	800f9e0 <UART_SetConfig+0x268>
 800f9aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f9ae:	d81b      	bhi.n	800f9e8 <UART_SetConfig+0x270>
 800f9b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f9b4:	d00c      	beq.n	800f9d0 <UART_SetConfig+0x258>
 800f9b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f9ba:	d815      	bhi.n	800f9e8 <UART_SetConfig+0x270>
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d003      	beq.n	800f9c8 <UART_SetConfig+0x250>
 800f9c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f9c4:	d008      	beq.n	800f9d8 <UART_SetConfig+0x260>
 800f9c6:	e00f      	b.n	800f9e8 <UART_SetConfig+0x270>
 800f9c8:	2300      	movs	r3, #0
 800f9ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9ce:	e012      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f9d0:	2302      	movs	r3, #2
 800f9d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9d6:	e00e      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f9d8:	2304      	movs	r3, #4
 800f9da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9de:	e00a      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f9e0:	2308      	movs	r3, #8
 800f9e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9e6:	e006      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f9e8:	2310      	movs	r3, #16
 800f9ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9ee:	e002      	b.n	800f9f6 <UART_SetConfig+0x27e>
 800f9f0:	2310      	movs	r3, #16
 800f9f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f9f6:	697b      	ldr	r3, [r7, #20]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	4a17      	ldr	r2, [pc, #92]	@ (800fa58 <UART_SetConfig+0x2e0>)
 800f9fc:	4293      	cmp	r3, r2
 800f9fe:	f040 80a8 	bne.w	800fb52 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800fa02:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fa06:	2b08      	cmp	r3, #8
 800fa08:	d834      	bhi.n	800fa74 <UART_SetConfig+0x2fc>
 800fa0a:	a201      	add	r2, pc, #4	@ (adr r2, 800fa10 <UART_SetConfig+0x298>)
 800fa0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa10:	0800fa35 	.word	0x0800fa35
 800fa14:	0800fa75 	.word	0x0800fa75
 800fa18:	0800fa3d 	.word	0x0800fa3d
 800fa1c:	0800fa75 	.word	0x0800fa75
 800fa20:	0800fa43 	.word	0x0800fa43
 800fa24:	0800fa75 	.word	0x0800fa75
 800fa28:	0800fa75 	.word	0x0800fa75
 800fa2c:	0800fa75 	.word	0x0800fa75
 800fa30:	0800fa4b 	.word	0x0800fa4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fa34:	f7fe fa60 	bl	800def8 <HAL_RCC_GetPCLK1Freq>
 800fa38:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fa3a:	e021      	b.n	800fa80 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fa3c:	4b0c      	ldr	r3, [pc, #48]	@ (800fa70 <UART_SetConfig+0x2f8>)
 800fa3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fa40:	e01e      	b.n	800fa80 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fa42:	f7fe f9eb 	bl	800de1c <HAL_RCC_GetSysClockFreq>
 800fa46:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fa48:	e01a      	b.n	800fa80 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fa4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fa4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fa50:	e016      	b.n	800fa80 <UART_SetConfig+0x308>
 800fa52:	bf00      	nop
 800fa54:	cfff69f3 	.word	0xcfff69f3
 800fa58:	40008000 	.word	0x40008000
 800fa5c:	40013800 	.word	0x40013800
 800fa60:	40021000 	.word	0x40021000
 800fa64:	40004400 	.word	0x40004400
 800fa68:	40004800 	.word	0x40004800
 800fa6c:	40004c00 	.word	0x40004c00
 800fa70:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800fa74:	2300      	movs	r3, #0
 800fa76:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fa78:	2301      	movs	r3, #1
 800fa7a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fa7e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800fa80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	f000 812a 	beq.w	800fcdc <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800fa88:	697b      	ldr	r3, [r7, #20]
 800fa8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa8c:	4a9e      	ldr	r2, [pc, #632]	@ (800fd08 <UART_SetConfig+0x590>)
 800fa8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fa92:	461a      	mov	r2, r3
 800fa94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa96:	fbb3 f3f2 	udiv	r3, r3, r2
 800fa9a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fa9c:	697b      	ldr	r3, [r7, #20]
 800fa9e:	685a      	ldr	r2, [r3, #4]
 800faa0:	4613      	mov	r3, r2
 800faa2:	005b      	lsls	r3, r3, #1
 800faa4:	4413      	add	r3, r2
 800faa6:	69ba      	ldr	r2, [r7, #24]
 800faa8:	429a      	cmp	r2, r3
 800faaa:	d305      	bcc.n	800fab8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800faac:	697b      	ldr	r3, [r7, #20]
 800faae:	685b      	ldr	r3, [r3, #4]
 800fab0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fab2:	69ba      	ldr	r2, [r7, #24]
 800fab4:	429a      	cmp	r2, r3
 800fab6:	d903      	bls.n	800fac0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800fab8:	2301      	movs	r3, #1
 800faba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fabe:	e10d      	b.n	800fcdc <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fac2:	2200      	movs	r2, #0
 800fac4:	60bb      	str	r3, [r7, #8]
 800fac6:	60fa      	str	r2, [r7, #12]
 800fac8:	697b      	ldr	r3, [r7, #20]
 800faca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800facc:	4a8e      	ldr	r2, [pc, #568]	@ (800fd08 <UART_SetConfig+0x590>)
 800face:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fad2:	b29b      	uxth	r3, r3
 800fad4:	2200      	movs	r2, #0
 800fad6:	603b      	str	r3, [r7, #0]
 800fad8:	607a      	str	r2, [r7, #4]
 800fada:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fade:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800fae2:	f7f1 f889 	bl	8000bf8 <__aeabi_uldivmod>
 800fae6:	4602      	mov	r2, r0
 800fae8:	460b      	mov	r3, r1
 800faea:	4610      	mov	r0, r2
 800faec:	4619      	mov	r1, r3
 800faee:	f04f 0200 	mov.w	r2, #0
 800faf2:	f04f 0300 	mov.w	r3, #0
 800faf6:	020b      	lsls	r3, r1, #8
 800faf8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fafc:	0202      	lsls	r2, r0, #8
 800fafe:	6979      	ldr	r1, [r7, #20]
 800fb00:	6849      	ldr	r1, [r1, #4]
 800fb02:	0849      	lsrs	r1, r1, #1
 800fb04:	2000      	movs	r0, #0
 800fb06:	460c      	mov	r4, r1
 800fb08:	4605      	mov	r5, r0
 800fb0a:	eb12 0804 	adds.w	r8, r2, r4
 800fb0e:	eb43 0905 	adc.w	r9, r3, r5
 800fb12:	697b      	ldr	r3, [r7, #20]
 800fb14:	685b      	ldr	r3, [r3, #4]
 800fb16:	2200      	movs	r2, #0
 800fb18:	469a      	mov	sl, r3
 800fb1a:	4693      	mov	fp, r2
 800fb1c:	4652      	mov	r2, sl
 800fb1e:	465b      	mov	r3, fp
 800fb20:	4640      	mov	r0, r8
 800fb22:	4649      	mov	r1, r9
 800fb24:	f7f1 f868 	bl	8000bf8 <__aeabi_uldivmod>
 800fb28:	4602      	mov	r2, r0
 800fb2a:	460b      	mov	r3, r1
 800fb2c:	4613      	mov	r3, r2
 800fb2e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fb30:	6a3b      	ldr	r3, [r7, #32]
 800fb32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fb36:	d308      	bcc.n	800fb4a <UART_SetConfig+0x3d2>
 800fb38:	6a3b      	ldr	r3, [r7, #32]
 800fb3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fb3e:	d204      	bcs.n	800fb4a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800fb40:	697b      	ldr	r3, [r7, #20]
 800fb42:	681b      	ldr	r3, [r3, #0]
 800fb44:	6a3a      	ldr	r2, [r7, #32]
 800fb46:	60da      	str	r2, [r3, #12]
 800fb48:	e0c8      	b.n	800fcdc <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800fb4a:	2301      	movs	r3, #1
 800fb4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fb50:	e0c4      	b.n	800fcdc <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fb52:	697b      	ldr	r3, [r7, #20]
 800fb54:	69db      	ldr	r3, [r3, #28]
 800fb56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fb5a:	d167      	bne.n	800fc2c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800fb5c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fb60:	2b08      	cmp	r3, #8
 800fb62:	d828      	bhi.n	800fbb6 <UART_SetConfig+0x43e>
 800fb64:	a201      	add	r2, pc, #4	@ (adr r2, 800fb6c <UART_SetConfig+0x3f4>)
 800fb66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb6a:	bf00      	nop
 800fb6c:	0800fb91 	.word	0x0800fb91
 800fb70:	0800fb99 	.word	0x0800fb99
 800fb74:	0800fba1 	.word	0x0800fba1
 800fb78:	0800fbb7 	.word	0x0800fbb7
 800fb7c:	0800fba7 	.word	0x0800fba7
 800fb80:	0800fbb7 	.word	0x0800fbb7
 800fb84:	0800fbb7 	.word	0x0800fbb7
 800fb88:	0800fbb7 	.word	0x0800fbb7
 800fb8c:	0800fbaf 	.word	0x0800fbaf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fb90:	f7fe f9b2 	bl	800def8 <HAL_RCC_GetPCLK1Freq>
 800fb94:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fb96:	e014      	b.n	800fbc2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fb98:	f7fe f9c4 	bl	800df24 <HAL_RCC_GetPCLK2Freq>
 800fb9c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fb9e:	e010      	b.n	800fbc2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fba0:	4b5a      	ldr	r3, [pc, #360]	@ (800fd0c <UART_SetConfig+0x594>)
 800fba2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fba4:	e00d      	b.n	800fbc2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fba6:	f7fe f939 	bl	800de1c <HAL_RCC_GetSysClockFreq>
 800fbaa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fbac:	e009      	b.n	800fbc2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fbae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fbb2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fbb4:	e005      	b.n	800fbc2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800fbb6:	2300      	movs	r3, #0
 800fbb8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fbba:	2301      	movs	r3, #1
 800fbbc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fbc0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fbc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	f000 8089 	beq.w	800fcdc <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fbca:	697b      	ldr	r3, [r7, #20]
 800fbcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fbce:	4a4e      	ldr	r2, [pc, #312]	@ (800fd08 <UART_SetConfig+0x590>)
 800fbd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fbd4:	461a      	mov	r2, r3
 800fbd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbd8:	fbb3 f3f2 	udiv	r3, r3, r2
 800fbdc:	005a      	lsls	r2, r3, #1
 800fbde:	697b      	ldr	r3, [r7, #20]
 800fbe0:	685b      	ldr	r3, [r3, #4]
 800fbe2:	085b      	lsrs	r3, r3, #1
 800fbe4:	441a      	add	r2, r3
 800fbe6:	697b      	ldr	r3, [r7, #20]
 800fbe8:	685b      	ldr	r3, [r3, #4]
 800fbea:	fbb2 f3f3 	udiv	r3, r2, r3
 800fbee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fbf0:	6a3b      	ldr	r3, [r7, #32]
 800fbf2:	2b0f      	cmp	r3, #15
 800fbf4:	d916      	bls.n	800fc24 <UART_SetConfig+0x4ac>
 800fbf6:	6a3b      	ldr	r3, [r7, #32]
 800fbf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fbfc:	d212      	bcs.n	800fc24 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fbfe:	6a3b      	ldr	r3, [r7, #32]
 800fc00:	b29b      	uxth	r3, r3
 800fc02:	f023 030f 	bic.w	r3, r3, #15
 800fc06:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fc08:	6a3b      	ldr	r3, [r7, #32]
 800fc0a:	085b      	lsrs	r3, r3, #1
 800fc0c:	b29b      	uxth	r3, r3
 800fc0e:	f003 0307 	and.w	r3, r3, #7
 800fc12:	b29a      	uxth	r2, r3
 800fc14:	8bfb      	ldrh	r3, [r7, #30]
 800fc16:	4313      	orrs	r3, r2
 800fc18:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800fc1a:	697b      	ldr	r3, [r7, #20]
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	8bfa      	ldrh	r2, [r7, #30]
 800fc20:	60da      	str	r2, [r3, #12]
 800fc22:	e05b      	b.n	800fcdc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800fc24:	2301      	movs	r3, #1
 800fc26:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fc2a:	e057      	b.n	800fcdc <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800fc2c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fc30:	2b08      	cmp	r3, #8
 800fc32:	d828      	bhi.n	800fc86 <UART_SetConfig+0x50e>
 800fc34:	a201      	add	r2, pc, #4	@ (adr r2, 800fc3c <UART_SetConfig+0x4c4>)
 800fc36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc3a:	bf00      	nop
 800fc3c:	0800fc61 	.word	0x0800fc61
 800fc40:	0800fc69 	.word	0x0800fc69
 800fc44:	0800fc71 	.word	0x0800fc71
 800fc48:	0800fc87 	.word	0x0800fc87
 800fc4c:	0800fc77 	.word	0x0800fc77
 800fc50:	0800fc87 	.word	0x0800fc87
 800fc54:	0800fc87 	.word	0x0800fc87
 800fc58:	0800fc87 	.word	0x0800fc87
 800fc5c:	0800fc7f 	.word	0x0800fc7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fc60:	f7fe f94a 	bl	800def8 <HAL_RCC_GetPCLK1Freq>
 800fc64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fc66:	e014      	b.n	800fc92 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fc68:	f7fe f95c 	bl	800df24 <HAL_RCC_GetPCLK2Freq>
 800fc6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fc6e:	e010      	b.n	800fc92 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fc70:	4b26      	ldr	r3, [pc, #152]	@ (800fd0c <UART_SetConfig+0x594>)
 800fc72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fc74:	e00d      	b.n	800fc92 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fc76:	f7fe f8d1 	bl	800de1c <HAL_RCC_GetSysClockFreq>
 800fc7a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fc7c:	e009      	b.n	800fc92 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fc7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fc82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fc84:	e005      	b.n	800fc92 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800fc86:	2300      	movs	r3, #0
 800fc88:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fc8a:	2301      	movs	r3, #1
 800fc8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fc90:	bf00      	nop
    }

    if (pclk != 0U)
 800fc92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d021      	beq.n	800fcdc <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fc98:	697b      	ldr	r3, [r7, #20]
 800fc9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc9c:	4a1a      	ldr	r2, [pc, #104]	@ (800fd08 <UART_SetConfig+0x590>)
 800fc9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fca2:	461a      	mov	r2, r3
 800fca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fca6:	fbb3 f2f2 	udiv	r2, r3, r2
 800fcaa:	697b      	ldr	r3, [r7, #20]
 800fcac:	685b      	ldr	r3, [r3, #4]
 800fcae:	085b      	lsrs	r3, r3, #1
 800fcb0:	441a      	add	r2, r3
 800fcb2:	697b      	ldr	r3, [r7, #20]
 800fcb4:	685b      	ldr	r3, [r3, #4]
 800fcb6:	fbb2 f3f3 	udiv	r3, r2, r3
 800fcba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fcbc:	6a3b      	ldr	r3, [r7, #32]
 800fcbe:	2b0f      	cmp	r3, #15
 800fcc0:	d909      	bls.n	800fcd6 <UART_SetConfig+0x55e>
 800fcc2:	6a3b      	ldr	r3, [r7, #32]
 800fcc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fcc8:	d205      	bcs.n	800fcd6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800fcca:	6a3b      	ldr	r3, [r7, #32]
 800fccc:	b29a      	uxth	r2, r3
 800fcce:	697b      	ldr	r3, [r7, #20]
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	60da      	str	r2, [r3, #12]
 800fcd4:	e002      	b.n	800fcdc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800fcd6:	2301      	movs	r3, #1
 800fcd8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800fcdc:	697b      	ldr	r3, [r7, #20]
 800fcde:	2201      	movs	r2, #1
 800fce0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800fce4:	697b      	ldr	r3, [r7, #20]
 800fce6:	2201      	movs	r2, #1
 800fce8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fcec:	697b      	ldr	r3, [r7, #20]
 800fcee:	2200      	movs	r2, #0
 800fcf0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800fcf2:	697b      	ldr	r3, [r7, #20]
 800fcf4:	2200      	movs	r2, #0
 800fcf6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800fcf8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800fcfc:	4618      	mov	r0, r3
 800fcfe:	3730      	adds	r7, #48	@ 0x30
 800fd00:	46bd      	mov	sp, r7
 800fd02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fd06:	bf00      	nop
 800fd08:	0801c6e0 	.word	0x0801c6e0
 800fd0c:	00f42400 	.word	0x00f42400

0800fd10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800fd10:	b480      	push	{r7}
 800fd12:	b083      	sub	sp, #12
 800fd14:	af00      	add	r7, sp, #0
 800fd16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd1c:	f003 0308 	and.w	r3, r3, #8
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d00a      	beq.n	800fd3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	685b      	ldr	r3, [r3, #4]
 800fd2a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	430a      	orrs	r2, r1
 800fd38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd3e:	f003 0301 	and.w	r3, r3, #1
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d00a      	beq.n	800fd5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	685b      	ldr	r3, [r3, #4]
 800fd4c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	430a      	orrs	r2, r1
 800fd5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd60:	f003 0302 	and.w	r3, r3, #2
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d00a      	beq.n	800fd7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	685b      	ldr	r3, [r3, #4]
 800fd6e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	430a      	orrs	r2, r1
 800fd7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd82:	f003 0304 	and.w	r3, r3, #4
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d00a      	beq.n	800fda0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	681b      	ldr	r3, [r3, #0]
 800fd8e:	685b      	ldr	r3, [r3, #4]
 800fd90:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	430a      	orrs	r2, r1
 800fd9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fda4:	f003 0310 	and.w	r3, r3, #16
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d00a      	beq.n	800fdc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	689b      	ldr	r3, [r3, #8]
 800fdb2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	681b      	ldr	r3, [r3, #0]
 800fdbe:	430a      	orrs	r2, r1
 800fdc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fdc6:	f003 0320 	and.w	r3, r3, #32
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d00a      	beq.n	800fde4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	689b      	ldr	r3, [r3, #8]
 800fdd4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	430a      	orrs	r2, r1
 800fde2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fde8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d01a      	beq.n	800fe26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	681b      	ldr	r3, [r3, #0]
 800fdf4:	685b      	ldr	r3, [r3, #4]
 800fdf6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	430a      	orrs	r2, r1
 800fe04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fe0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fe0e:	d10a      	bne.n	800fe26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	681b      	ldr	r3, [r3, #0]
 800fe14:	685b      	ldr	r3, [r3, #4]
 800fe16:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	430a      	orrs	r2, r1
 800fe24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d00a      	beq.n	800fe48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	685b      	ldr	r3, [r3, #4]
 800fe38:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	430a      	orrs	r2, r1
 800fe46:	605a      	str	r2, [r3, #4]
  }
}
 800fe48:	bf00      	nop
 800fe4a:	370c      	adds	r7, #12
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe52:	4770      	bx	lr

0800fe54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800fe54:	b580      	push	{r7, lr}
 800fe56:	b098      	sub	sp, #96	@ 0x60
 800fe58:	af02      	add	r7, sp, #8
 800fe5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	2200      	movs	r2, #0
 800fe60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800fe64:	f7f8 f9c0 	bl	80081e8 <HAL_GetTick>
 800fe68:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	f003 0308 	and.w	r3, r3, #8
 800fe74:	2b08      	cmp	r3, #8
 800fe76:	d12f      	bne.n	800fed8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fe78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fe7c:	9300      	str	r3, [sp, #0]
 800fe7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fe80:	2200      	movs	r2, #0
 800fe82:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800fe86:	6878      	ldr	r0, [r7, #4]
 800fe88:	f000 f88e 	bl	800ffa8 <UART_WaitOnFlagUntilTimeout>
 800fe8c:	4603      	mov	r3, r0
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d022      	beq.n	800fed8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	681b      	ldr	r3, [r3, #0]
 800fe96:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe9a:	e853 3f00 	ldrex	r3, [r3]
 800fe9e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fea0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fea2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fea6:	653b      	str	r3, [r7, #80]	@ 0x50
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	461a      	mov	r2, r3
 800feae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800feb0:	647b      	str	r3, [r7, #68]	@ 0x44
 800feb2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800feb4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800feb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800feb8:	e841 2300 	strex	r3, r2, [r1]
 800febc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800febe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d1e6      	bne.n	800fe92 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	2220      	movs	r2, #32
 800fec8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	2200      	movs	r2, #0
 800fed0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fed4:	2303      	movs	r3, #3
 800fed6:	e063      	b.n	800ffa0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	f003 0304 	and.w	r3, r3, #4
 800fee2:	2b04      	cmp	r3, #4
 800fee4:	d149      	bne.n	800ff7a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fee6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800feea:	9300      	str	r3, [sp, #0]
 800feec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800feee:	2200      	movs	r2, #0
 800fef0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800fef4:	6878      	ldr	r0, [r7, #4]
 800fef6:	f000 f857 	bl	800ffa8 <UART_WaitOnFlagUntilTimeout>
 800fefa:	4603      	mov	r3, r0
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d03c      	beq.n	800ff7a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff08:	e853 3f00 	ldrex	r3, [r3]
 800ff0c:	623b      	str	r3, [r7, #32]
   return(result);
 800ff0e:	6a3b      	ldr	r3, [r7, #32]
 800ff10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ff14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	461a      	mov	r2, r3
 800ff1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ff1e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ff20:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ff24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ff26:	e841 2300 	strex	r3, r2, [r1]
 800ff2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ff2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	d1e6      	bne.n	800ff00 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	681b      	ldr	r3, [r3, #0]
 800ff36:	3308      	adds	r3, #8
 800ff38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff3a:	693b      	ldr	r3, [r7, #16]
 800ff3c:	e853 3f00 	ldrex	r3, [r3]
 800ff40:	60fb      	str	r3, [r7, #12]
   return(result);
 800ff42:	68fb      	ldr	r3, [r7, #12]
 800ff44:	f023 0301 	bic.w	r3, r3, #1
 800ff48:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	681b      	ldr	r3, [r3, #0]
 800ff4e:	3308      	adds	r3, #8
 800ff50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ff52:	61fa      	str	r2, [r7, #28]
 800ff54:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff56:	69b9      	ldr	r1, [r7, #24]
 800ff58:	69fa      	ldr	r2, [r7, #28]
 800ff5a:	e841 2300 	strex	r3, r2, [r1]
 800ff5e:	617b      	str	r3, [r7, #20]
   return(result);
 800ff60:	697b      	ldr	r3, [r7, #20]
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d1e5      	bne.n	800ff32 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	2220      	movs	r2, #32
 800ff6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	2200      	movs	r2, #0
 800ff72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ff76:	2303      	movs	r3, #3
 800ff78:	e012      	b.n	800ffa0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	2220      	movs	r2, #32
 800ff7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	2220      	movs	r2, #32
 800ff86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	2200      	movs	r2, #0
 800ff8e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	2200      	movs	r2, #0
 800ff94:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	2200      	movs	r2, #0
 800ff9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ff9e:	2300      	movs	r3, #0
}
 800ffa0:	4618      	mov	r0, r3
 800ffa2:	3758      	adds	r7, #88	@ 0x58
 800ffa4:	46bd      	mov	sp, r7
 800ffa6:	bd80      	pop	{r7, pc}

0800ffa8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ffa8:	b580      	push	{r7, lr}
 800ffaa:	b084      	sub	sp, #16
 800ffac:	af00      	add	r7, sp, #0
 800ffae:	60f8      	str	r0, [r7, #12]
 800ffb0:	60b9      	str	r1, [r7, #8]
 800ffb2:	603b      	str	r3, [r7, #0]
 800ffb4:	4613      	mov	r3, r2
 800ffb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ffb8:	e04f      	b.n	801005a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ffba:	69bb      	ldr	r3, [r7, #24]
 800ffbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffc0:	d04b      	beq.n	801005a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ffc2:	f7f8 f911 	bl	80081e8 <HAL_GetTick>
 800ffc6:	4602      	mov	r2, r0
 800ffc8:	683b      	ldr	r3, [r7, #0]
 800ffca:	1ad3      	subs	r3, r2, r3
 800ffcc:	69ba      	ldr	r2, [r7, #24]
 800ffce:	429a      	cmp	r2, r3
 800ffd0:	d302      	bcc.n	800ffd8 <UART_WaitOnFlagUntilTimeout+0x30>
 800ffd2:	69bb      	ldr	r3, [r7, #24]
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d101      	bne.n	800ffdc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ffd8:	2303      	movs	r3, #3
 800ffda:	e04e      	b.n	801007a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	681b      	ldr	r3, [r3, #0]
 800ffe2:	f003 0304 	and.w	r3, r3, #4
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d037      	beq.n	801005a <UART_WaitOnFlagUntilTimeout+0xb2>
 800ffea:	68bb      	ldr	r3, [r7, #8]
 800ffec:	2b80      	cmp	r3, #128	@ 0x80
 800ffee:	d034      	beq.n	801005a <UART_WaitOnFlagUntilTimeout+0xb2>
 800fff0:	68bb      	ldr	r3, [r7, #8]
 800fff2:	2b40      	cmp	r3, #64	@ 0x40
 800fff4:	d031      	beq.n	801005a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800fff6:	68fb      	ldr	r3, [r7, #12]
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	69db      	ldr	r3, [r3, #28]
 800fffc:	f003 0308 	and.w	r3, r3, #8
 8010000:	2b08      	cmp	r3, #8
 8010002:	d110      	bne.n	8010026 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	2208      	movs	r2, #8
 801000a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801000c:	68f8      	ldr	r0, [r7, #12]
 801000e:	f000 f920 	bl	8010252 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	2208      	movs	r2, #8
 8010016:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	2200      	movs	r2, #0
 801001e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010022:	2301      	movs	r3, #1
 8010024:	e029      	b.n	801007a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010026:	68fb      	ldr	r3, [r7, #12]
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	69db      	ldr	r3, [r3, #28]
 801002c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010030:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010034:	d111      	bne.n	801005a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801003e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010040:	68f8      	ldr	r0, [r7, #12]
 8010042:	f000 f906 	bl	8010252 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	2220      	movs	r2, #32
 801004a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	2200      	movs	r2, #0
 8010052:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010056:	2303      	movs	r3, #3
 8010058:	e00f      	b.n	801007a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	69da      	ldr	r2, [r3, #28]
 8010060:	68bb      	ldr	r3, [r7, #8]
 8010062:	4013      	ands	r3, r2
 8010064:	68ba      	ldr	r2, [r7, #8]
 8010066:	429a      	cmp	r2, r3
 8010068:	bf0c      	ite	eq
 801006a:	2301      	moveq	r3, #1
 801006c:	2300      	movne	r3, #0
 801006e:	b2db      	uxtb	r3, r3
 8010070:	461a      	mov	r2, r3
 8010072:	79fb      	ldrb	r3, [r7, #7]
 8010074:	429a      	cmp	r2, r3
 8010076:	d0a0      	beq.n	800ffba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010078:	2300      	movs	r3, #0
}
 801007a:	4618      	mov	r0, r3
 801007c:	3710      	adds	r7, #16
 801007e:	46bd      	mov	sp, r7
 8010080:	bd80      	pop	{r7, pc}
	...

08010084 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010084:	b580      	push	{r7, lr}
 8010086:	b096      	sub	sp, #88	@ 0x58
 8010088:	af00      	add	r7, sp, #0
 801008a:	60f8      	str	r0, [r7, #12]
 801008c:	60b9      	str	r1, [r7, #8]
 801008e:	4613      	mov	r3, r2
 8010090:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	68ba      	ldr	r2, [r7, #8]
 8010096:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8010098:	68fb      	ldr	r3, [r7, #12]
 801009a:	88fa      	ldrh	r2, [r7, #6]
 801009c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	2200      	movs	r2, #0
 80100a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80100a8:	68fb      	ldr	r3, [r7, #12]
 80100aa:	2222      	movs	r2, #34	@ 0x22
 80100ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80100b0:	68fb      	ldr	r3, [r7, #12]
 80100b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d02d      	beq.n	8010116 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80100ba:	68fb      	ldr	r3, [r7, #12]
 80100bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100c0:	4a40      	ldr	r2, [pc, #256]	@ (80101c4 <UART_Start_Receive_DMA+0x140>)
 80100c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100ca:	4a3f      	ldr	r2, [pc, #252]	@ (80101c8 <UART_Start_Receive_DMA+0x144>)
 80100cc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100d4:	4a3d      	ldr	r2, [pc, #244]	@ (80101cc <UART_Start_Receive_DMA+0x148>)
 80100d6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100de:	2200      	movs	r2, #0
 80100e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	3324      	adds	r3, #36	@ 0x24
 80100ee:	4619      	mov	r1, r3
 80100f0:	68fb      	ldr	r3, [r7, #12]
 80100f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80100f4:	461a      	mov	r2, r3
 80100f6:	88fb      	ldrh	r3, [r7, #6]
 80100f8:	f7fa f902 	bl	800a300 <HAL_DMA_Start_IT>
 80100fc:	4603      	mov	r3, r0
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d009      	beq.n	8010116 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	2210      	movs	r2, #16
 8010106:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	2220      	movs	r2, #32
 801010e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8010112:	2301      	movs	r3, #1
 8010114:	e051      	b.n	80101ba <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	691b      	ldr	r3, [r3, #16]
 801011a:	2b00      	cmp	r3, #0
 801011c:	d018      	beq.n	8010150 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010124:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010126:	e853 3f00 	ldrex	r3, [r3]
 801012a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801012c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801012e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010132:	657b      	str	r3, [r7, #84]	@ 0x54
 8010134:	68fb      	ldr	r3, [r7, #12]
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	461a      	mov	r2, r3
 801013a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801013c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801013e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010140:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010142:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010144:	e841 2300 	strex	r3, r2, [r1]
 8010148:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801014a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801014c:	2b00      	cmp	r3, #0
 801014e:	d1e6      	bne.n	801011e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	3308      	adds	r3, #8
 8010156:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801015a:	e853 3f00 	ldrex	r3, [r3]
 801015e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010162:	f043 0301 	orr.w	r3, r3, #1
 8010166:	653b      	str	r3, [r7, #80]	@ 0x50
 8010168:	68fb      	ldr	r3, [r7, #12]
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	3308      	adds	r3, #8
 801016e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010170:	637a      	str	r2, [r7, #52]	@ 0x34
 8010172:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010174:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010176:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010178:	e841 2300 	strex	r3, r2, [r1]
 801017c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801017e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010180:	2b00      	cmp	r3, #0
 8010182:	d1e5      	bne.n	8010150 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	3308      	adds	r3, #8
 801018a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801018c:	697b      	ldr	r3, [r7, #20]
 801018e:	e853 3f00 	ldrex	r3, [r3]
 8010192:	613b      	str	r3, [r7, #16]
   return(result);
 8010194:	693b      	ldr	r3, [r7, #16]
 8010196:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801019a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	3308      	adds	r3, #8
 80101a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80101a4:	623a      	str	r2, [r7, #32]
 80101a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101a8:	69f9      	ldr	r1, [r7, #28]
 80101aa:	6a3a      	ldr	r2, [r7, #32]
 80101ac:	e841 2300 	strex	r3, r2, [r1]
 80101b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80101b2:	69bb      	ldr	r3, [r7, #24]
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d1e5      	bne.n	8010184 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80101b8:	2300      	movs	r3, #0
}
 80101ba:	4618      	mov	r0, r3
 80101bc:	3758      	adds	r7, #88	@ 0x58
 80101be:	46bd      	mov	sp, r7
 80101c0:	bd80      	pop	{r7, pc}
 80101c2:	bf00      	nop
 80101c4:	080103d5 	.word	0x080103d5
 80101c8:	08010501 	.word	0x08010501
 80101cc:	0801053f 	.word	0x0801053f

080101d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80101d0:	b480      	push	{r7}
 80101d2:	b08f      	sub	sp, #60	@ 0x3c
 80101d4:	af00      	add	r7, sp, #0
 80101d6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101de:	6a3b      	ldr	r3, [r7, #32]
 80101e0:	e853 3f00 	ldrex	r3, [r3]
 80101e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80101e6:	69fb      	ldr	r3, [r7, #28]
 80101e8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80101ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	461a      	mov	r2, r3
 80101f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80101f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80101f8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80101fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80101fe:	e841 2300 	strex	r3, r2, [r1]
 8010202:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010206:	2b00      	cmp	r3, #0
 8010208:	d1e6      	bne.n	80101d8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	3308      	adds	r3, #8
 8010210:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	e853 3f00 	ldrex	r3, [r3]
 8010218:	60bb      	str	r3, [r7, #8]
   return(result);
 801021a:	68bb      	ldr	r3, [r7, #8]
 801021c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010220:	633b      	str	r3, [r7, #48]	@ 0x30
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	681b      	ldr	r3, [r3, #0]
 8010226:	3308      	adds	r3, #8
 8010228:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801022a:	61ba      	str	r2, [r7, #24]
 801022c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801022e:	6979      	ldr	r1, [r7, #20]
 8010230:	69ba      	ldr	r2, [r7, #24]
 8010232:	e841 2300 	strex	r3, r2, [r1]
 8010236:	613b      	str	r3, [r7, #16]
   return(result);
 8010238:	693b      	ldr	r3, [r7, #16]
 801023a:	2b00      	cmp	r3, #0
 801023c:	d1e5      	bne.n	801020a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	2220      	movs	r2, #32
 8010242:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8010246:	bf00      	nop
 8010248:	373c      	adds	r7, #60	@ 0x3c
 801024a:	46bd      	mov	sp, r7
 801024c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010250:	4770      	bx	lr

08010252 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010252:	b480      	push	{r7}
 8010254:	b095      	sub	sp, #84	@ 0x54
 8010256:	af00      	add	r7, sp, #0
 8010258:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010260:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010262:	e853 3f00 	ldrex	r3, [r3]
 8010266:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801026a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801026e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	461a      	mov	r2, r3
 8010276:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010278:	643b      	str	r3, [r7, #64]	@ 0x40
 801027a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801027c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801027e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010280:	e841 2300 	strex	r3, r2, [r1]
 8010284:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010288:	2b00      	cmp	r3, #0
 801028a:	d1e6      	bne.n	801025a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	3308      	adds	r3, #8
 8010292:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010294:	6a3b      	ldr	r3, [r7, #32]
 8010296:	e853 3f00 	ldrex	r3, [r3]
 801029a:	61fb      	str	r3, [r7, #28]
   return(result);
 801029c:	69fb      	ldr	r3, [r7, #28]
 801029e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80102a2:	f023 0301 	bic.w	r3, r3, #1
 80102a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	681b      	ldr	r3, [r3, #0]
 80102ac:	3308      	adds	r3, #8
 80102ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80102b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80102b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80102b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80102b8:	e841 2300 	strex	r3, r2, [r1]
 80102bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80102be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d1e3      	bne.n	801028c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80102c8:	2b01      	cmp	r3, #1
 80102ca:	d118      	bne.n	80102fe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	681b      	ldr	r3, [r3, #0]
 80102d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102d2:	68fb      	ldr	r3, [r7, #12]
 80102d4:	e853 3f00 	ldrex	r3, [r3]
 80102d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80102da:	68bb      	ldr	r3, [r7, #8]
 80102dc:	f023 0310 	bic.w	r3, r3, #16
 80102e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	461a      	mov	r2, r3
 80102e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80102ea:	61bb      	str	r3, [r7, #24]
 80102ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102ee:	6979      	ldr	r1, [r7, #20]
 80102f0:	69ba      	ldr	r2, [r7, #24]
 80102f2:	e841 2300 	strex	r3, r2, [r1]
 80102f6:	613b      	str	r3, [r7, #16]
   return(result);
 80102f8:	693b      	ldr	r3, [r7, #16]
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d1e6      	bne.n	80102cc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	2220      	movs	r2, #32
 8010302:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	2200      	movs	r2, #0
 801030a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	2200      	movs	r2, #0
 8010310:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8010312:	bf00      	nop
 8010314:	3754      	adds	r7, #84	@ 0x54
 8010316:	46bd      	mov	sp, r7
 8010318:	f85d 7b04 	ldr.w	r7, [sp], #4
 801031c:	4770      	bx	lr

0801031e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 801031e:	b580      	push	{r7, lr}
 8010320:	b090      	sub	sp, #64	@ 0x40
 8010322:	af00      	add	r7, sp, #0
 8010324:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801032a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	f003 0320 	and.w	r3, r3, #32
 8010336:	2b00      	cmp	r3, #0
 8010338:	d137      	bne.n	80103aa <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 801033a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801033c:	2200      	movs	r2, #0
 801033e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010342:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010344:	681b      	ldr	r3, [r3, #0]
 8010346:	3308      	adds	r3, #8
 8010348:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801034a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801034c:	e853 3f00 	ldrex	r3, [r3]
 8010350:	623b      	str	r3, [r7, #32]
   return(result);
 8010352:	6a3b      	ldr	r3, [r7, #32]
 8010354:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010358:	63bb      	str	r3, [r7, #56]	@ 0x38
 801035a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	3308      	adds	r3, #8
 8010360:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010362:	633a      	str	r2, [r7, #48]	@ 0x30
 8010364:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010366:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010368:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801036a:	e841 2300 	strex	r3, r2, [r1]
 801036e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010372:	2b00      	cmp	r3, #0
 8010374:	d1e5      	bne.n	8010342 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010376:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010378:	681b      	ldr	r3, [r3, #0]
 801037a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801037c:	693b      	ldr	r3, [r7, #16]
 801037e:	e853 3f00 	ldrex	r3, [r3]
 8010382:	60fb      	str	r3, [r7, #12]
   return(result);
 8010384:	68fb      	ldr	r3, [r7, #12]
 8010386:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801038a:	637b      	str	r3, [r7, #52]	@ 0x34
 801038c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801038e:	681b      	ldr	r3, [r3, #0]
 8010390:	461a      	mov	r2, r3
 8010392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010394:	61fb      	str	r3, [r7, #28]
 8010396:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010398:	69b9      	ldr	r1, [r7, #24]
 801039a:	69fa      	ldr	r2, [r7, #28]
 801039c:	e841 2300 	strex	r3, r2, [r1]
 80103a0:	617b      	str	r3, [r7, #20]
   return(result);
 80103a2:	697b      	ldr	r3, [r7, #20]
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d1e6      	bne.n	8010376 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80103a8:	e002      	b.n	80103b0 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80103aa:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80103ac:	f7ff f9bc 	bl	800f728 <HAL_UART_TxCpltCallback>
}
 80103b0:	bf00      	nop
 80103b2:	3740      	adds	r7, #64	@ 0x40
 80103b4:	46bd      	mov	sp, r7
 80103b6:	bd80      	pop	{r7, pc}

080103b8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80103b8:	b580      	push	{r7, lr}
 80103ba:	b084      	sub	sp, #16
 80103bc:	af00      	add	r7, sp, #0
 80103be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103c4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80103c6:	68f8      	ldr	r0, [r7, #12]
 80103c8:	f7ff f9b8 	bl	800f73c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80103cc:	bf00      	nop
 80103ce:	3710      	adds	r7, #16
 80103d0:	46bd      	mov	sp, r7
 80103d2:	bd80      	pop	{r7, pc}

080103d4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80103d4:	b580      	push	{r7, lr}
 80103d6:	b09c      	sub	sp, #112	@ 0x70
 80103d8:	af00      	add	r7, sp, #0
 80103da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103e0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	f003 0320 	and.w	r3, r3, #32
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d171      	bne.n	80104d4 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80103f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80103f2:	2200      	movs	r2, #0
 80103f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80103f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010400:	e853 3f00 	ldrex	r3, [r3]
 8010404:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010406:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010408:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801040c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801040e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	461a      	mov	r2, r3
 8010414:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010416:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010418:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801041a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801041c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801041e:	e841 2300 	strex	r3, r2, [r1]
 8010422:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010424:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010426:	2b00      	cmp	r3, #0
 8010428:	d1e6      	bne.n	80103f8 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801042a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801042c:	681b      	ldr	r3, [r3, #0]
 801042e:	3308      	adds	r3, #8
 8010430:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010434:	e853 3f00 	ldrex	r3, [r3]
 8010438:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801043a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801043c:	f023 0301 	bic.w	r3, r3, #1
 8010440:	667b      	str	r3, [r7, #100]	@ 0x64
 8010442:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010444:	681b      	ldr	r3, [r3, #0]
 8010446:	3308      	adds	r3, #8
 8010448:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801044a:	647a      	str	r2, [r7, #68]	@ 0x44
 801044c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801044e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010450:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010452:	e841 2300 	strex	r3, r2, [r1]
 8010456:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010458:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801045a:	2b00      	cmp	r3, #0
 801045c:	d1e5      	bne.n	801042a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801045e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010460:	681b      	ldr	r3, [r3, #0]
 8010462:	3308      	adds	r3, #8
 8010464:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010468:	e853 3f00 	ldrex	r3, [r3]
 801046c:	623b      	str	r3, [r7, #32]
   return(result);
 801046e:	6a3b      	ldr	r3, [r7, #32]
 8010470:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010474:	663b      	str	r3, [r7, #96]	@ 0x60
 8010476:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010478:	681b      	ldr	r3, [r3, #0]
 801047a:	3308      	adds	r3, #8
 801047c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801047e:	633a      	str	r2, [r7, #48]	@ 0x30
 8010480:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010482:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010484:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010486:	e841 2300 	strex	r3, r2, [r1]
 801048a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801048c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801048e:	2b00      	cmp	r3, #0
 8010490:	d1e5      	bne.n	801045e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010492:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010494:	2220      	movs	r2, #32
 8010496:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801049a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801049c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801049e:	2b01      	cmp	r3, #1
 80104a0:	d118      	bne.n	80104d4 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80104a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104a8:	693b      	ldr	r3, [r7, #16]
 80104aa:	e853 3f00 	ldrex	r3, [r3]
 80104ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	f023 0310 	bic.w	r3, r3, #16
 80104b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80104b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	461a      	mov	r2, r3
 80104be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80104c0:	61fb      	str	r3, [r7, #28]
 80104c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104c4:	69b9      	ldr	r1, [r7, #24]
 80104c6:	69fa      	ldr	r2, [r7, #28]
 80104c8:	e841 2300 	strex	r3, r2, [r1]
 80104cc:	617b      	str	r3, [r7, #20]
   return(result);
 80104ce:	697b      	ldr	r3, [r7, #20]
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d1e6      	bne.n	80104a2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80104d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80104d6:	2200      	movs	r2, #0
 80104d8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80104da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80104dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80104de:	2b01      	cmp	r3, #1
 80104e0:	d107      	bne.n	80104f2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80104e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80104e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80104e8:	4619      	mov	r1, r3
 80104ea:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80104ec:	f7f6 fdc4 	bl	8007078 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80104f0:	e002      	b.n	80104f8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80104f2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80104f4:	f7ff f92c 	bl	800f750 <HAL_UART_RxCpltCallback>
}
 80104f8:	bf00      	nop
 80104fa:	3770      	adds	r7, #112	@ 0x70
 80104fc:	46bd      	mov	sp, r7
 80104fe:	bd80      	pop	{r7, pc}

08010500 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010500:	b580      	push	{r7, lr}
 8010502:	b084      	sub	sp, #16
 8010504:	af00      	add	r7, sp, #0
 8010506:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801050c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	2201      	movs	r2, #1
 8010512:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010518:	2b01      	cmp	r3, #1
 801051a:	d109      	bne.n	8010530 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010522:	085b      	lsrs	r3, r3, #1
 8010524:	b29b      	uxth	r3, r3
 8010526:	4619      	mov	r1, r3
 8010528:	68f8      	ldr	r0, [r7, #12]
 801052a:	f7f6 fda5 	bl	8007078 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801052e:	e002      	b.n	8010536 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8010530:	68f8      	ldr	r0, [r7, #12]
 8010532:	f7ff f917 	bl	800f764 <HAL_UART_RxHalfCpltCallback>
}
 8010536:	bf00      	nop
 8010538:	3710      	adds	r7, #16
 801053a:	46bd      	mov	sp, r7
 801053c:	bd80      	pop	{r7, pc}

0801053e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 801053e:	b580      	push	{r7, lr}
 8010540:	b086      	sub	sp, #24
 8010542:	af00      	add	r7, sp, #0
 8010544:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801054a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801054c:	697b      	ldr	r3, [r7, #20]
 801054e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010552:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010554:	697b      	ldr	r3, [r7, #20]
 8010556:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801055a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801055c:	697b      	ldr	r3, [r7, #20]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	689b      	ldr	r3, [r3, #8]
 8010562:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010566:	2b80      	cmp	r3, #128	@ 0x80
 8010568:	d109      	bne.n	801057e <UART_DMAError+0x40>
 801056a:	693b      	ldr	r3, [r7, #16]
 801056c:	2b21      	cmp	r3, #33	@ 0x21
 801056e:	d106      	bne.n	801057e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010570:	697b      	ldr	r3, [r7, #20]
 8010572:	2200      	movs	r2, #0
 8010574:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010578:	6978      	ldr	r0, [r7, #20]
 801057a:	f7ff fe29 	bl	80101d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 801057e:	697b      	ldr	r3, [r7, #20]
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	689b      	ldr	r3, [r3, #8]
 8010584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010588:	2b40      	cmp	r3, #64	@ 0x40
 801058a:	d109      	bne.n	80105a0 <UART_DMAError+0x62>
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	2b22      	cmp	r3, #34	@ 0x22
 8010590:	d106      	bne.n	80105a0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8010592:	697b      	ldr	r3, [r7, #20]
 8010594:	2200      	movs	r2, #0
 8010596:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 801059a:	6978      	ldr	r0, [r7, #20]
 801059c:	f7ff fe59 	bl	8010252 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80105a0:	697b      	ldr	r3, [r7, #20]
 80105a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80105a6:	f043 0210 	orr.w	r2, r3, #16
 80105aa:	697b      	ldr	r3, [r7, #20]
 80105ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80105b0:	6978      	ldr	r0, [r7, #20]
 80105b2:	f7f6 feb5 	bl	8007320 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80105b6:	bf00      	nop
 80105b8:	3718      	adds	r7, #24
 80105ba:	46bd      	mov	sp, r7
 80105bc:	bd80      	pop	{r7, pc}

080105be <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80105be:	b580      	push	{r7, lr}
 80105c0:	b084      	sub	sp, #16
 80105c2:	af00      	add	r7, sp, #0
 80105c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80105cc:	68fb      	ldr	r3, [r7, #12]
 80105ce:	2200      	movs	r2, #0
 80105d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80105d4:	68f8      	ldr	r0, [r7, #12]
 80105d6:	f7f6 fea3 	bl	8007320 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80105da:	bf00      	nop
 80105dc:	3710      	adds	r7, #16
 80105de:	46bd      	mov	sp, r7
 80105e0:	bd80      	pop	{r7, pc}

080105e2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80105e2:	b580      	push	{r7, lr}
 80105e4:	b088      	sub	sp, #32
 80105e6:	af00      	add	r7, sp, #0
 80105e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	681b      	ldr	r3, [r3, #0]
 80105ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105f0:	68fb      	ldr	r3, [r7, #12]
 80105f2:	e853 3f00 	ldrex	r3, [r3]
 80105f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80105f8:	68bb      	ldr	r3, [r7, #8]
 80105fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80105fe:	61fb      	str	r3, [r7, #28]
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	461a      	mov	r2, r3
 8010606:	69fb      	ldr	r3, [r7, #28]
 8010608:	61bb      	str	r3, [r7, #24]
 801060a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801060c:	6979      	ldr	r1, [r7, #20]
 801060e:	69ba      	ldr	r2, [r7, #24]
 8010610:	e841 2300 	strex	r3, r2, [r1]
 8010614:	613b      	str	r3, [r7, #16]
   return(result);
 8010616:	693b      	ldr	r3, [r7, #16]
 8010618:	2b00      	cmp	r3, #0
 801061a:	d1e6      	bne.n	80105ea <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	2220      	movs	r2, #32
 8010620:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	2200      	movs	r2, #0
 8010628:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801062a:	6878      	ldr	r0, [r7, #4]
 801062c:	f7ff f87c 	bl	800f728 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010630:	bf00      	nop
 8010632:	3720      	adds	r7, #32
 8010634:	46bd      	mov	sp, r7
 8010636:	bd80      	pop	{r7, pc}

08010638 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010638:	b480      	push	{r7}
 801063a:	b083      	sub	sp, #12
 801063c:	af00      	add	r7, sp, #0
 801063e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010640:	bf00      	nop
 8010642:	370c      	adds	r7, #12
 8010644:	46bd      	mov	sp, r7
 8010646:	f85d 7b04 	ldr.w	r7, [sp], #4
 801064a:	4770      	bx	lr

0801064c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801064c:	b480      	push	{r7}
 801064e:	b083      	sub	sp, #12
 8010650:	af00      	add	r7, sp, #0
 8010652:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010654:	bf00      	nop
 8010656:	370c      	adds	r7, #12
 8010658:	46bd      	mov	sp, r7
 801065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801065e:	4770      	bx	lr

08010660 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010660:	b480      	push	{r7}
 8010662:	b083      	sub	sp, #12
 8010664:	af00      	add	r7, sp, #0
 8010666:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010668:	bf00      	nop
 801066a:	370c      	adds	r7, #12
 801066c:	46bd      	mov	sp, r7
 801066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010672:	4770      	bx	lr

08010674 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010674:	b480      	push	{r7}
 8010676:	b085      	sub	sp, #20
 8010678:	af00      	add	r7, sp, #0
 801067a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010682:	2b01      	cmp	r3, #1
 8010684:	d101      	bne.n	801068a <HAL_UARTEx_DisableFifoMode+0x16>
 8010686:	2302      	movs	r3, #2
 8010688:	e027      	b.n	80106da <HAL_UARTEx_DisableFifoMode+0x66>
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	2201      	movs	r2, #1
 801068e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	2224      	movs	r2, #36	@ 0x24
 8010696:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	681a      	ldr	r2, [r3, #0]
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	f022 0201 	bic.w	r2, r2, #1
 80106b0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80106b8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	2200      	movs	r2, #0
 80106be:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	68fa      	ldr	r2, [r7, #12]
 80106c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	2220      	movs	r2, #32
 80106cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	2200      	movs	r2, #0
 80106d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80106d8:	2300      	movs	r3, #0
}
 80106da:	4618      	mov	r0, r3
 80106dc:	3714      	adds	r7, #20
 80106de:	46bd      	mov	sp, r7
 80106e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106e4:	4770      	bx	lr

080106e6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80106e6:	b580      	push	{r7, lr}
 80106e8:	b084      	sub	sp, #16
 80106ea:	af00      	add	r7, sp, #0
 80106ec:	6078      	str	r0, [r7, #4]
 80106ee:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80106f6:	2b01      	cmp	r3, #1
 80106f8:	d101      	bne.n	80106fe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80106fa:	2302      	movs	r3, #2
 80106fc:	e02d      	b.n	801075a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	2201      	movs	r2, #1
 8010702:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	2224      	movs	r2, #36	@ 0x24
 801070a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	681a      	ldr	r2, [r3, #0]
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	f022 0201 	bic.w	r2, r2, #1
 8010724:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	681b      	ldr	r3, [r3, #0]
 801072a:	689b      	ldr	r3, [r3, #8]
 801072c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	683a      	ldr	r2, [r7, #0]
 8010736:	430a      	orrs	r2, r1
 8010738:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801073a:	6878      	ldr	r0, [r7, #4]
 801073c:	f000 f8a4 	bl	8010888 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	68fa      	ldr	r2, [r7, #12]
 8010746:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	2220      	movs	r2, #32
 801074c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	2200      	movs	r2, #0
 8010754:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010758:	2300      	movs	r3, #0
}
 801075a:	4618      	mov	r0, r3
 801075c:	3710      	adds	r7, #16
 801075e:	46bd      	mov	sp, r7
 8010760:	bd80      	pop	{r7, pc}

08010762 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010762:	b580      	push	{r7, lr}
 8010764:	b084      	sub	sp, #16
 8010766:	af00      	add	r7, sp, #0
 8010768:	6078      	str	r0, [r7, #4]
 801076a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010772:	2b01      	cmp	r3, #1
 8010774:	d101      	bne.n	801077a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010776:	2302      	movs	r3, #2
 8010778:	e02d      	b.n	80107d6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	2201      	movs	r2, #1
 801077e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	2224      	movs	r2, #36	@ 0x24
 8010786:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	681b      	ldr	r3, [r3, #0]
 801078e:	681b      	ldr	r3, [r3, #0]
 8010790:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	681a      	ldr	r2, [r3, #0]
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	f022 0201 	bic.w	r2, r2, #1
 80107a0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	689b      	ldr	r3, [r3, #8]
 80107a8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	683a      	ldr	r2, [r7, #0]
 80107b2:	430a      	orrs	r2, r1
 80107b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80107b6:	6878      	ldr	r0, [r7, #4]
 80107b8:	f000 f866 	bl	8010888 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	68fa      	ldr	r2, [r7, #12]
 80107c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	2220      	movs	r2, #32
 80107c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	2200      	movs	r2, #0
 80107d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80107d4:	2300      	movs	r3, #0
}
 80107d6:	4618      	mov	r0, r3
 80107d8:	3710      	adds	r7, #16
 80107da:	46bd      	mov	sp, r7
 80107dc:	bd80      	pop	{r7, pc}

080107de <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80107de:	b580      	push	{r7, lr}
 80107e0:	b08c      	sub	sp, #48	@ 0x30
 80107e2:	af00      	add	r7, sp, #0
 80107e4:	60f8      	str	r0, [r7, #12]
 80107e6:	60b9      	str	r1, [r7, #8]
 80107e8:	4613      	mov	r3, r2
 80107ea:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80107f2:	2b20      	cmp	r3, #32
 80107f4:	d142      	bne.n	801087c <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80107f6:	68bb      	ldr	r3, [r7, #8]
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d002      	beq.n	8010802 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 80107fc:	88fb      	ldrh	r3, [r7, #6]
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d101      	bne.n	8010806 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8010802:	2301      	movs	r3, #1
 8010804:	e03b      	b.n	801087e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8010806:	68fb      	ldr	r3, [r7, #12]
 8010808:	2201      	movs	r2, #1
 801080a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 801080c:	68fb      	ldr	r3, [r7, #12]
 801080e:	2200      	movs	r2, #0
 8010810:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8010812:	88fb      	ldrh	r3, [r7, #6]
 8010814:	461a      	mov	r2, r3
 8010816:	68b9      	ldr	r1, [r7, #8]
 8010818:	68f8      	ldr	r0, [r7, #12]
 801081a:	f7ff fc33 	bl	8010084 <UART_Start_Receive_DMA>
 801081e:	4603      	mov	r3, r0
 8010820:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8010824:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010828:	2b00      	cmp	r3, #0
 801082a:	d124      	bne.n	8010876 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801082c:	68fb      	ldr	r3, [r7, #12]
 801082e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010830:	2b01      	cmp	r3, #1
 8010832:	d11d      	bne.n	8010870 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010834:	68fb      	ldr	r3, [r7, #12]
 8010836:	681b      	ldr	r3, [r3, #0]
 8010838:	2210      	movs	r2, #16
 801083a:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801083c:	68fb      	ldr	r3, [r7, #12]
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010842:	69bb      	ldr	r3, [r7, #24]
 8010844:	e853 3f00 	ldrex	r3, [r3]
 8010848:	617b      	str	r3, [r7, #20]
   return(result);
 801084a:	697b      	ldr	r3, [r7, #20]
 801084c:	f043 0310 	orr.w	r3, r3, #16
 8010850:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	461a      	mov	r2, r3
 8010858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801085a:	627b      	str	r3, [r7, #36]	@ 0x24
 801085c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801085e:	6a39      	ldr	r1, [r7, #32]
 8010860:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010862:	e841 2300 	strex	r3, r2, [r1]
 8010866:	61fb      	str	r3, [r7, #28]
   return(result);
 8010868:	69fb      	ldr	r3, [r7, #28]
 801086a:	2b00      	cmp	r3, #0
 801086c:	d1e6      	bne.n	801083c <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 801086e:	e002      	b.n	8010876 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8010870:	2301      	movs	r3, #1
 8010872:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8010876:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801087a:	e000      	b.n	801087e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 801087c:	2302      	movs	r3, #2
  }
}
 801087e:	4618      	mov	r0, r3
 8010880:	3730      	adds	r7, #48	@ 0x30
 8010882:	46bd      	mov	sp, r7
 8010884:	bd80      	pop	{r7, pc}
	...

08010888 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010888:	b480      	push	{r7}
 801088a:	b085      	sub	sp, #20
 801088c:	af00      	add	r7, sp, #0
 801088e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010894:	2b00      	cmp	r3, #0
 8010896:	d108      	bne.n	80108aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	2201      	movs	r2, #1
 801089c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	2201      	movs	r2, #1
 80108a4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80108a8:	e031      	b.n	801090e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80108aa:	2308      	movs	r3, #8
 80108ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80108ae:	2308      	movs	r3, #8
 80108b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	681b      	ldr	r3, [r3, #0]
 80108b6:	689b      	ldr	r3, [r3, #8]
 80108b8:	0e5b      	lsrs	r3, r3, #25
 80108ba:	b2db      	uxtb	r3, r3
 80108bc:	f003 0307 	and.w	r3, r3, #7
 80108c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	689b      	ldr	r3, [r3, #8]
 80108c8:	0f5b      	lsrs	r3, r3, #29
 80108ca:	b2db      	uxtb	r3, r3
 80108cc:	f003 0307 	and.w	r3, r3, #7
 80108d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80108d2:	7bbb      	ldrb	r3, [r7, #14]
 80108d4:	7b3a      	ldrb	r2, [r7, #12]
 80108d6:	4911      	ldr	r1, [pc, #68]	@ (801091c <UARTEx_SetNbDataToProcess+0x94>)
 80108d8:	5c8a      	ldrb	r2, [r1, r2]
 80108da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80108de:	7b3a      	ldrb	r2, [r7, #12]
 80108e0:	490f      	ldr	r1, [pc, #60]	@ (8010920 <UARTEx_SetNbDataToProcess+0x98>)
 80108e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80108e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80108e8:	b29a      	uxth	r2, r3
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80108f0:	7bfb      	ldrb	r3, [r7, #15]
 80108f2:	7b7a      	ldrb	r2, [r7, #13]
 80108f4:	4909      	ldr	r1, [pc, #36]	@ (801091c <UARTEx_SetNbDataToProcess+0x94>)
 80108f6:	5c8a      	ldrb	r2, [r1, r2]
 80108f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80108fc:	7b7a      	ldrb	r2, [r7, #13]
 80108fe:	4908      	ldr	r1, [pc, #32]	@ (8010920 <UARTEx_SetNbDataToProcess+0x98>)
 8010900:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010902:	fb93 f3f2 	sdiv	r3, r3, r2
 8010906:	b29a      	uxth	r2, r3
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801090e:	bf00      	nop
 8010910:	3714      	adds	r7, #20
 8010912:	46bd      	mov	sp, r7
 8010914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010918:	4770      	bx	lr
 801091a:	bf00      	nop
 801091c:	0801c6f8 	.word	0x0801c6f8
 8010920:	0801c700 	.word	0x0801c700

08010924 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8010924:	b480      	push	{r7}
 8010926:	b085      	sub	sp, #20
 8010928:	af00      	add	r7, sp, #0
 801092a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	2200      	movs	r2, #0
 8010930:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8010934:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8010938:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 801093a:	68fb      	ldr	r3, [r7, #12]
 801093c:	b29a      	uxth	r2, r3
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8010944:	2300      	movs	r3, #0
}
 8010946:	4618      	mov	r0, r3
 8010948:	3714      	adds	r7, #20
 801094a:	46bd      	mov	sp, r7
 801094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010950:	4770      	bx	lr

08010952 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8010952:	b480      	push	{r7}
 8010954:	b085      	sub	sp, #20
 8010956:	af00      	add	r7, sp, #0
 8010958:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 801095a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 801095e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8010966:	b29a      	uxth	r2, r3
 8010968:	68fb      	ldr	r3, [r7, #12]
 801096a:	b29b      	uxth	r3, r3
 801096c:	43db      	mvns	r3, r3
 801096e:	b29b      	uxth	r3, r3
 8010970:	4013      	ands	r3, r2
 8010972:	b29a      	uxth	r2, r3
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801097a:	2300      	movs	r3, #0
}
 801097c:	4618      	mov	r0, r3
 801097e:	3714      	adds	r7, #20
 8010980:	46bd      	mov	sp, r7
 8010982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010986:	4770      	bx	lr

08010988 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8010988:	b480      	push	{r7}
 801098a:	b085      	sub	sp, #20
 801098c:	af00      	add	r7, sp, #0
 801098e:	60f8      	str	r0, [r7, #12]
 8010990:	1d3b      	adds	r3, r7, #4
 8010992:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	2201      	movs	r2, #1
 801099a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	2200      	movs	r2, #0
 80109a2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	2200      	movs	r2, #0
 80109aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80109ae:	68fb      	ldr	r3, [r7, #12]
 80109b0:	2200      	movs	r2, #0
 80109b2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80109b6:	2300      	movs	r3, #0
}
 80109b8:	4618      	mov	r0, r3
 80109ba:	3714      	adds	r7, #20
 80109bc:	46bd      	mov	sp, r7
 80109be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c2:	4770      	bx	lr

080109c4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80109c4:	b480      	push	{r7}
 80109c6:	b0a7      	sub	sp, #156	@ 0x9c
 80109c8:	af00      	add	r7, sp, #0
 80109ca:	6078      	str	r0, [r7, #4]
 80109cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80109ce:	2300      	movs	r3, #0
 80109d0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80109d4:	687a      	ldr	r2, [r7, #4]
 80109d6:	683b      	ldr	r3, [r7, #0]
 80109d8:	781b      	ldrb	r3, [r3, #0]
 80109da:	009b      	lsls	r3, r3, #2
 80109dc:	4413      	add	r3, r2
 80109de:	881b      	ldrh	r3, [r3, #0]
 80109e0:	b29b      	uxth	r3, r3
 80109e2:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80109e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80109ea:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 80109ee:	683b      	ldr	r3, [r7, #0]
 80109f0:	78db      	ldrb	r3, [r3, #3]
 80109f2:	2b03      	cmp	r3, #3
 80109f4:	d81f      	bhi.n	8010a36 <USB_ActivateEndpoint+0x72>
 80109f6:	a201      	add	r2, pc, #4	@ (adr r2, 80109fc <USB_ActivateEndpoint+0x38>)
 80109f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109fc:	08010a0d 	.word	0x08010a0d
 8010a00:	08010a29 	.word	0x08010a29
 8010a04:	08010a3f 	.word	0x08010a3f
 8010a08:	08010a1b 	.word	0x08010a1b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8010a0c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010a10:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8010a14:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8010a18:	e012      	b.n	8010a40 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8010a1a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010a1e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8010a22:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8010a26:	e00b      	b.n	8010a40 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8010a28:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010a2c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8010a30:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8010a34:	e004      	b.n	8010a40 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8010a36:	2301      	movs	r3, #1
 8010a38:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8010a3c:	e000      	b.n	8010a40 <USB_ActivateEndpoint+0x7c>
      break;
 8010a3e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8010a40:	687a      	ldr	r2, [r7, #4]
 8010a42:	683b      	ldr	r3, [r7, #0]
 8010a44:	781b      	ldrb	r3, [r3, #0]
 8010a46:	009b      	lsls	r3, r3, #2
 8010a48:	441a      	add	r2, r3
 8010a4a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010a4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010a52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010a56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010a5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010a5e:	b29b      	uxth	r3, r3
 8010a60:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8010a62:	687a      	ldr	r2, [r7, #4]
 8010a64:	683b      	ldr	r3, [r7, #0]
 8010a66:	781b      	ldrb	r3, [r3, #0]
 8010a68:	009b      	lsls	r3, r3, #2
 8010a6a:	4413      	add	r3, r2
 8010a6c:	881b      	ldrh	r3, [r3, #0]
 8010a6e:	b29b      	uxth	r3, r3
 8010a70:	b21b      	sxth	r3, r3
 8010a72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010a7a:	b21a      	sxth	r2, r3
 8010a7c:	683b      	ldr	r3, [r7, #0]
 8010a7e:	781b      	ldrb	r3, [r3, #0]
 8010a80:	b21b      	sxth	r3, r3
 8010a82:	4313      	orrs	r3, r2
 8010a84:	b21b      	sxth	r3, r3
 8010a86:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8010a8a:	687a      	ldr	r2, [r7, #4]
 8010a8c:	683b      	ldr	r3, [r7, #0]
 8010a8e:	781b      	ldrb	r3, [r3, #0]
 8010a90:	009b      	lsls	r3, r3, #2
 8010a92:	441a      	add	r2, r3
 8010a94:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8010a98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010a9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010aa0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010aa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010aa8:	b29b      	uxth	r3, r3
 8010aaa:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8010aac:	683b      	ldr	r3, [r7, #0]
 8010aae:	7b1b      	ldrb	r3, [r3, #12]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	f040 8180 	bne.w	8010db6 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8010ab6:	683b      	ldr	r3, [r7, #0]
 8010ab8:	785b      	ldrb	r3, [r3, #1]
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	f000 8084 	beq.w	8010bc8 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	61bb      	str	r3, [r7, #24]
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010aca:	b29b      	uxth	r3, r3
 8010acc:	461a      	mov	r2, r3
 8010ace:	69bb      	ldr	r3, [r7, #24]
 8010ad0:	4413      	add	r3, r2
 8010ad2:	61bb      	str	r3, [r7, #24]
 8010ad4:	683b      	ldr	r3, [r7, #0]
 8010ad6:	781b      	ldrb	r3, [r3, #0]
 8010ad8:	00da      	lsls	r2, r3, #3
 8010ada:	69bb      	ldr	r3, [r7, #24]
 8010adc:	4413      	add	r3, r2
 8010ade:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010ae2:	617b      	str	r3, [r7, #20]
 8010ae4:	683b      	ldr	r3, [r7, #0]
 8010ae6:	88db      	ldrh	r3, [r3, #6]
 8010ae8:	085b      	lsrs	r3, r3, #1
 8010aea:	b29b      	uxth	r3, r3
 8010aec:	005b      	lsls	r3, r3, #1
 8010aee:	b29a      	uxth	r2, r3
 8010af0:	697b      	ldr	r3, [r7, #20]
 8010af2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010af4:	687a      	ldr	r2, [r7, #4]
 8010af6:	683b      	ldr	r3, [r7, #0]
 8010af8:	781b      	ldrb	r3, [r3, #0]
 8010afa:	009b      	lsls	r3, r3, #2
 8010afc:	4413      	add	r3, r2
 8010afe:	881b      	ldrh	r3, [r3, #0]
 8010b00:	827b      	strh	r3, [r7, #18]
 8010b02:	8a7b      	ldrh	r3, [r7, #18]
 8010b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d01b      	beq.n	8010b44 <USB_ActivateEndpoint+0x180>
 8010b0c:	687a      	ldr	r2, [r7, #4]
 8010b0e:	683b      	ldr	r3, [r7, #0]
 8010b10:	781b      	ldrb	r3, [r3, #0]
 8010b12:	009b      	lsls	r3, r3, #2
 8010b14:	4413      	add	r3, r2
 8010b16:	881b      	ldrh	r3, [r3, #0]
 8010b18:	b29b      	uxth	r3, r3
 8010b1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010b1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010b22:	823b      	strh	r3, [r7, #16]
 8010b24:	687a      	ldr	r2, [r7, #4]
 8010b26:	683b      	ldr	r3, [r7, #0]
 8010b28:	781b      	ldrb	r3, [r3, #0]
 8010b2a:	009b      	lsls	r3, r3, #2
 8010b2c:	441a      	add	r2, r3
 8010b2e:	8a3b      	ldrh	r3, [r7, #16]
 8010b30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010b34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010b38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010b3c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010b40:	b29b      	uxth	r3, r3
 8010b42:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010b44:	683b      	ldr	r3, [r7, #0]
 8010b46:	78db      	ldrb	r3, [r3, #3]
 8010b48:	2b01      	cmp	r3, #1
 8010b4a:	d020      	beq.n	8010b8e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8010b4c:	687a      	ldr	r2, [r7, #4]
 8010b4e:	683b      	ldr	r3, [r7, #0]
 8010b50:	781b      	ldrb	r3, [r3, #0]
 8010b52:	009b      	lsls	r3, r3, #2
 8010b54:	4413      	add	r3, r2
 8010b56:	881b      	ldrh	r3, [r3, #0]
 8010b58:	b29b      	uxth	r3, r3
 8010b5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010b5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010b62:	81bb      	strh	r3, [r7, #12]
 8010b64:	89bb      	ldrh	r3, [r7, #12]
 8010b66:	f083 0320 	eor.w	r3, r3, #32
 8010b6a:	81bb      	strh	r3, [r7, #12]
 8010b6c:	687a      	ldr	r2, [r7, #4]
 8010b6e:	683b      	ldr	r3, [r7, #0]
 8010b70:	781b      	ldrb	r3, [r3, #0]
 8010b72:	009b      	lsls	r3, r3, #2
 8010b74:	441a      	add	r2, r3
 8010b76:	89bb      	ldrh	r3, [r7, #12]
 8010b78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010b7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010b80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010b84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010b88:	b29b      	uxth	r3, r3
 8010b8a:	8013      	strh	r3, [r2, #0]
 8010b8c:	e3f9      	b.n	8011382 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010b8e:	687a      	ldr	r2, [r7, #4]
 8010b90:	683b      	ldr	r3, [r7, #0]
 8010b92:	781b      	ldrb	r3, [r3, #0]
 8010b94:	009b      	lsls	r3, r3, #2
 8010b96:	4413      	add	r3, r2
 8010b98:	881b      	ldrh	r3, [r3, #0]
 8010b9a:	b29b      	uxth	r3, r3
 8010b9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010ba0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010ba4:	81fb      	strh	r3, [r7, #14]
 8010ba6:	687a      	ldr	r2, [r7, #4]
 8010ba8:	683b      	ldr	r3, [r7, #0]
 8010baa:	781b      	ldrb	r3, [r3, #0]
 8010bac:	009b      	lsls	r3, r3, #2
 8010bae:	441a      	add	r2, r3
 8010bb0:	89fb      	ldrh	r3, [r7, #14]
 8010bb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010bb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010bba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010bbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010bc2:	b29b      	uxth	r3, r3
 8010bc4:	8013      	strh	r3, [r2, #0]
 8010bc6:	e3dc      	b.n	8011382 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	633b      	str	r3, [r7, #48]	@ 0x30
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010bd2:	b29b      	uxth	r3, r3
 8010bd4:	461a      	mov	r2, r3
 8010bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bd8:	4413      	add	r3, r2
 8010bda:	633b      	str	r3, [r7, #48]	@ 0x30
 8010bdc:	683b      	ldr	r3, [r7, #0]
 8010bde:	781b      	ldrb	r3, [r3, #0]
 8010be0:	00da      	lsls	r2, r3, #3
 8010be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010be4:	4413      	add	r3, r2
 8010be6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8010bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010bec:	683b      	ldr	r3, [r7, #0]
 8010bee:	88db      	ldrh	r3, [r3, #6]
 8010bf0:	085b      	lsrs	r3, r3, #1
 8010bf2:	b29b      	uxth	r3, r3
 8010bf4:	005b      	lsls	r3, r3, #1
 8010bf6:	b29a      	uxth	r2, r3
 8010bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bfa:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010c06:	b29b      	uxth	r3, r3
 8010c08:	461a      	mov	r2, r3
 8010c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c0c:	4413      	add	r3, r2
 8010c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010c10:	683b      	ldr	r3, [r7, #0]
 8010c12:	781b      	ldrb	r3, [r3, #0]
 8010c14:	00da      	lsls	r2, r3, #3
 8010c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c18:	4413      	add	r3, r2
 8010c1a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010c1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8010c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c22:	881b      	ldrh	r3, [r3, #0]
 8010c24:	b29b      	uxth	r3, r3
 8010c26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010c2a:	b29a      	uxth	r2, r3
 8010c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c2e:	801a      	strh	r2, [r3, #0]
 8010c30:	683b      	ldr	r3, [r7, #0]
 8010c32:	691b      	ldr	r3, [r3, #16]
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	d10a      	bne.n	8010c4e <USB_ActivateEndpoint+0x28a>
 8010c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c3a:	881b      	ldrh	r3, [r3, #0]
 8010c3c:	b29b      	uxth	r3, r3
 8010c3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010c42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010c46:	b29a      	uxth	r2, r3
 8010c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c4a:	801a      	strh	r2, [r3, #0]
 8010c4c:	e041      	b.n	8010cd2 <USB_ActivateEndpoint+0x30e>
 8010c4e:	683b      	ldr	r3, [r7, #0]
 8010c50:	691b      	ldr	r3, [r3, #16]
 8010c52:	2b3e      	cmp	r3, #62	@ 0x3e
 8010c54:	d81c      	bhi.n	8010c90 <USB_ActivateEndpoint+0x2cc>
 8010c56:	683b      	ldr	r3, [r7, #0]
 8010c58:	691b      	ldr	r3, [r3, #16]
 8010c5a:	085b      	lsrs	r3, r3, #1
 8010c5c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010c60:	683b      	ldr	r3, [r7, #0]
 8010c62:	691b      	ldr	r3, [r3, #16]
 8010c64:	f003 0301 	and.w	r3, r3, #1
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d004      	beq.n	8010c76 <USB_ActivateEndpoint+0x2b2>
 8010c6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010c70:	3301      	adds	r3, #1
 8010c72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c78:	881b      	ldrh	r3, [r3, #0]
 8010c7a:	b29a      	uxth	r2, r3
 8010c7c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010c80:	b29b      	uxth	r3, r3
 8010c82:	029b      	lsls	r3, r3, #10
 8010c84:	b29b      	uxth	r3, r3
 8010c86:	4313      	orrs	r3, r2
 8010c88:	b29a      	uxth	r2, r3
 8010c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c8c:	801a      	strh	r2, [r3, #0]
 8010c8e:	e020      	b.n	8010cd2 <USB_ActivateEndpoint+0x30e>
 8010c90:	683b      	ldr	r3, [r7, #0]
 8010c92:	691b      	ldr	r3, [r3, #16]
 8010c94:	095b      	lsrs	r3, r3, #5
 8010c96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010c9a:	683b      	ldr	r3, [r7, #0]
 8010c9c:	691b      	ldr	r3, [r3, #16]
 8010c9e:	f003 031f 	and.w	r3, r3, #31
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d104      	bne.n	8010cb0 <USB_ActivateEndpoint+0x2ec>
 8010ca6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010caa:	3b01      	subs	r3, #1
 8010cac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cb2:	881b      	ldrh	r3, [r3, #0]
 8010cb4:	b29a      	uxth	r2, r3
 8010cb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010cba:	b29b      	uxth	r3, r3
 8010cbc:	029b      	lsls	r3, r3, #10
 8010cbe:	b29b      	uxth	r3, r3
 8010cc0:	4313      	orrs	r3, r2
 8010cc2:	b29b      	uxth	r3, r3
 8010cc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010cc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010ccc:	b29a      	uxth	r2, r3
 8010cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cd0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010cd2:	687a      	ldr	r2, [r7, #4]
 8010cd4:	683b      	ldr	r3, [r7, #0]
 8010cd6:	781b      	ldrb	r3, [r3, #0]
 8010cd8:	009b      	lsls	r3, r3, #2
 8010cda:	4413      	add	r3, r2
 8010cdc:	881b      	ldrh	r3, [r3, #0]
 8010cde:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010ce0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010ce2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d01b      	beq.n	8010d22 <USB_ActivateEndpoint+0x35e>
 8010cea:	687a      	ldr	r2, [r7, #4]
 8010cec:	683b      	ldr	r3, [r7, #0]
 8010cee:	781b      	ldrb	r3, [r3, #0]
 8010cf0:	009b      	lsls	r3, r3, #2
 8010cf2:	4413      	add	r3, r2
 8010cf4:	881b      	ldrh	r3, [r3, #0]
 8010cf6:	b29b      	uxth	r3, r3
 8010cf8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010cfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010d00:	843b      	strh	r3, [r7, #32]
 8010d02:	687a      	ldr	r2, [r7, #4]
 8010d04:	683b      	ldr	r3, [r7, #0]
 8010d06:	781b      	ldrb	r3, [r3, #0]
 8010d08:	009b      	lsls	r3, r3, #2
 8010d0a:	441a      	add	r2, r3
 8010d0c:	8c3b      	ldrh	r3, [r7, #32]
 8010d0e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010d12:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010d16:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010d1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d1e:	b29b      	uxth	r3, r3
 8010d20:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8010d22:	683b      	ldr	r3, [r7, #0]
 8010d24:	781b      	ldrb	r3, [r3, #0]
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d124      	bne.n	8010d74 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8010d2a:	687a      	ldr	r2, [r7, #4]
 8010d2c:	683b      	ldr	r3, [r7, #0]
 8010d2e:	781b      	ldrb	r3, [r3, #0]
 8010d30:	009b      	lsls	r3, r3, #2
 8010d32:	4413      	add	r3, r2
 8010d34:	881b      	ldrh	r3, [r3, #0]
 8010d36:	b29b      	uxth	r3, r3
 8010d38:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010d3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010d40:	83bb      	strh	r3, [r7, #28]
 8010d42:	8bbb      	ldrh	r3, [r7, #28]
 8010d44:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8010d48:	83bb      	strh	r3, [r7, #28]
 8010d4a:	8bbb      	ldrh	r3, [r7, #28]
 8010d4c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010d50:	83bb      	strh	r3, [r7, #28]
 8010d52:	687a      	ldr	r2, [r7, #4]
 8010d54:	683b      	ldr	r3, [r7, #0]
 8010d56:	781b      	ldrb	r3, [r3, #0]
 8010d58:	009b      	lsls	r3, r3, #2
 8010d5a:	441a      	add	r2, r3
 8010d5c:	8bbb      	ldrh	r3, [r7, #28]
 8010d5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010d62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010d66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010d6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d6e:	b29b      	uxth	r3, r3
 8010d70:	8013      	strh	r3, [r2, #0]
 8010d72:	e306      	b.n	8011382 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8010d74:	687a      	ldr	r2, [r7, #4]
 8010d76:	683b      	ldr	r3, [r7, #0]
 8010d78:	781b      	ldrb	r3, [r3, #0]
 8010d7a:	009b      	lsls	r3, r3, #2
 8010d7c:	4413      	add	r3, r2
 8010d7e:	881b      	ldrh	r3, [r3, #0]
 8010d80:	b29b      	uxth	r3, r3
 8010d82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010d86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010d8a:	83fb      	strh	r3, [r7, #30]
 8010d8c:	8bfb      	ldrh	r3, [r7, #30]
 8010d8e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010d92:	83fb      	strh	r3, [r7, #30]
 8010d94:	687a      	ldr	r2, [r7, #4]
 8010d96:	683b      	ldr	r3, [r7, #0]
 8010d98:	781b      	ldrb	r3, [r3, #0]
 8010d9a:	009b      	lsls	r3, r3, #2
 8010d9c:	441a      	add	r2, r3
 8010d9e:	8bfb      	ldrh	r3, [r7, #30]
 8010da0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010da4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010da8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010dac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010db0:	b29b      	uxth	r3, r3
 8010db2:	8013      	strh	r3, [r2, #0]
 8010db4:	e2e5      	b.n	8011382 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8010db6:	683b      	ldr	r3, [r7, #0]
 8010db8:	78db      	ldrb	r3, [r3, #3]
 8010dba:	2b02      	cmp	r3, #2
 8010dbc:	d11e      	bne.n	8010dfc <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8010dbe:	687a      	ldr	r2, [r7, #4]
 8010dc0:	683b      	ldr	r3, [r7, #0]
 8010dc2:	781b      	ldrb	r3, [r3, #0]
 8010dc4:	009b      	lsls	r3, r3, #2
 8010dc6:	4413      	add	r3, r2
 8010dc8:	881b      	ldrh	r3, [r3, #0]
 8010dca:	b29b      	uxth	r3, r3
 8010dcc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010dd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010dd4:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8010dd8:	687a      	ldr	r2, [r7, #4]
 8010dda:	683b      	ldr	r3, [r7, #0]
 8010ddc:	781b      	ldrb	r3, [r3, #0]
 8010dde:	009b      	lsls	r3, r3, #2
 8010de0:	441a      	add	r2, r3
 8010de2:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8010de6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010dea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010dee:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8010df2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010df6:	b29b      	uxth	r3, r3
 8010df8:	8013      	strh	r3, [r2, #0]
 8010dfa:	e01d      	b.n	8010e38 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8010dfc:	687a      	ldr	r2, [r7, #4]
 8010dfe:	683b      	ldr	r3, [r7, #0]
 8010e00:	781b      	ldrb	r3, [r3, #0]
 8010e02:	009b      	lsls	r3, r3, #2
 8010e04:	4413      	add	r3, r2
 8010e06:	881b      	ldrh	r3, [r3, #0]
 8010e08:	b29b      	uxth	r3, r3
 8010e0a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8010e0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010e12:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8010e16:	687a      	ldr	r2, [r7, #4]
 8010e18:	683b      	ldr	r3, [r7, #0]
 8010e1a:	781b      	ldrb	r3, [r3, #0]
 8010e1c:	009b      	lsls	r3, r3, #2
 8010e1e:	441a      	add	r2, r3
 8010e20:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8010e24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010e28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010e2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010e30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e34:	b29b      	uxth	r3, r3
 8010e36:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010e42:	b29b      	uxth	r3, r3
 8010e44:	461a      	mov	r2, r3
 8010e46:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010e48:	4413      	add	r3, r2
 8010e4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010e4c:	683b      	ldr	r3, [r7, #0]
 8010e4e:	781b      	ldrb	r3, [r3, #0]
 8010e50:	00da      	lsls	r2, r3, #3
 8010e52:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010e54:	4413      	add	r3, r2
 8010e56:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010e5a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010e5c:	683b      	ldr	r3, [r7, #0]
 8010e5e:	891b      	ldrh	r3, [r3, #8]
 8010e60:	085b      	lsrs	r3, r3, #1
 8010e62:	b29b      	uxth	r3, r3
 8010e64:	005b      	lsls	r3, r3, #1
 8010e66:	b29a      	uxth	r2, r3
 8010e68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010e6a:	801a      	strh	r2, [r3, #0]
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	677b      	str	r3, [r7, #116]	@ 0x74
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010e76:	b29b      	uxth	r3, r3
 8010e78:	461a      	mov	r2, r3
 8010e7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010e7c:	4413      	add	r3, r2
 8010e7e:	677b      	str	r3, [r7, #116]	@ 0x74
 8010e80:	683b      	ldr	r3, [r7, #0]
 8010e82:	781b      	ldrb	r3, [r3, #0]
 8010e84:	00da      	lsls	r2, r3, #3
 8010e86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010e88:	4413      	add	r3, r2
 8010e8a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8010e8e:	673b      	str	r3, [r7, #112]	@ 0x70
 8010e90:	683b      	ldr	r3, [r7, #0]
 8010e92:	895b      	ldrh	r3, [r3, #10]
 8010e94:	085b      	lsrs	r3, r3, #1
 8010e96:	b29b      	uxth	r3, r3
 8010e98:	005b      	lsls	r3, r3, #1
 8010e9a:	b29a      	uxth	r2, r3
 8010e9c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010e9e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8010ea0:	683b      	ldr	r3, [r7, #0]
 8010ea2:	785b      	ldrb	r3, [r3, #1]
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	f040 81af 	bne.w	8011208 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010eaa:	687a      	ldr	r2, [r7, #4]
 8010eac:	683b      	ldr	r3, [r7, #0]
 8010eae:	781b      	ldrb	r3, [r3, #0]
 8010eb0:	009b      	lsls	r3, r3, #2
 8010eb2:	4413      	add	r3, r2
 8010eb4:	881b      	ldrh	r3, [r3, #0]
 8010eb6:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8010eba:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8010ebe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d01d      	beq.n	8010f02 <USB_ActivateEndpoint+0x53e>
 8010ec6:	687a      	ldr	r2, [r7, #4]
 8010ec8:	683b      	ldr	r3, [r7, #0]
 8010eca:	781b      	ldrb	r3, [r3, #0]
 8010ecc:	009b      	lsls	r3, r3, #2
 8010ece:	4413      	add	r3, r2
 8010ed0:	881b      	ldrh	r3, [r3, #0]
 8010ed2:	b29b      	uxth	r3, r3
 8010ed4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010ed8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010edc:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8010ee0:	687a      	ldr	r2, [r7, #4]
 8010ee2:	683b      	ldr	r3, [r7, #0]
 8010ee4:	781b      	ldrb	r3, [r3, #0]
 8010ee6:	009b      	lsls	r3, r3, #2
 8010ee8:	441a      	add	r2, r3
 8010eea:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8010eee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010ef2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010ef6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010efa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010efe:	b29b      	uxth	r3, r3
 8010f00:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010f02:	687a      	ldr	r2, [r7, #4]
 8010f04:	683b      	ldr	r3, [r7, #0]
 8010f06:	781b      	ldrb	r3, [r3, #0]
 8010f08:	009b      	lsls	r3, r3, #2
 8010f0a:	4413      	add	r3, r2
 8010f0c:	881b      	ldrh	r3, [r3, #0]
 8010f0e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8010f12:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8010f16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d01d      	beq.n	8010f5a <USB_ActivateEndpoint+0x596>
 8010f1e:	687a      	ldr	r2, [r7, #4]
 8010f20:	683b      	ldr	r3, [r7, #0]
 8010f22:	781b      	ldrb	r3, [r3, #0]
 8010f24:	009b      	lsls	r3, r3, #2
 8010f26:	4413      	add	r3, r2
 8010f28:	881b      	ldrh	r3, [r3, #0]
 8010f2a:	b29b      	uxth	r3, r3
 8010f2c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010f30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010f34:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8010f38:	687a      	ldr	r2, [r7, #4]
 8010f3a:	683b      	ldr	r3, [r7, #0]
 8010f3c:	781b      	ldrb	r3, [r3, #0]
 8010f3e:	009b      	lsls	r3, r3, #2
 8010f40:	441a      	add	r2, r3
 8010f42:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8010f46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010f4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010f4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010f52:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010f56:	b29b      	uxth	r3, r3
 8010f58:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8010f5a:	683b      	ldr	r3, [r7, #0]
 8010f5c:	785b      	ldrb	r3, [r3, #1]
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	d16b      	bne.n	801103a <USB_ActivateEndpoint+0x676>
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010f6c:	b29b      	uxth	r3, r3
 8010f6e:	461a      	mov	r2, r3
 8010f70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f72:	4413      	add	r3, r2
 8010f74:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010f76:	683b      	ldr	r3, [r7, #0]
 8010f78:	781b      	ldrb	r3, [r3, #0]
 8010f7a:	00da      	lsls	r2, r3, #3
 8010f7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f7e:	4413      	add	r3, r2
 8010f80:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010f84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010f86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f88:	881b      	ldrh	r3, [r3, #0]
 8010f8a:	b29b      	uxth	r3, r3
 8010f8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010f90:	b29a      	uxth	r2, r3
 8010f92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f94:	801a      	strh	r2, [r3, #0]
 8010f96:	683b      	ldr	r3, [r7, #0]
 8010f98:	691b      	ldr	r3, [r3, #16]
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	d10a      	bne.n	8010fb4 <USB_ActivateEndpoint+0x5f0>
 8010f9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010fa0:	881b      	ldrh	r3, [r3, #0]
 8010fa2:	b29b      	uxth	r3, r3
 8010fa4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010fa8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010fac:	b29a      	uxth	r2, r3
 8010fae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010fb0:	801a      	strh	r2, [r3, #0]
 8010fb2:	e05d      	b.n	8011070 <USB_ActivateEndpoint+0x6ac>
 8010fb4:	683b      	ldr	r3, [r7, #0]
 8010fb6:	691b      	ldr	r3, [r3, #16]
 8010fb8:	2b3e      	cmp	r3, #62	@ 0x3e
 8010fba:	d81c      	bhi.n	8010ff6 <USB_ActivateEndpoint+0x632>
 8010fbc:	683b      	ldr	r3, [r7, #0]
 8010fbe:	691b      	ldr	r3, [r3, #16]
 8010fc0:	085b      	lsrs	r3, r3, #1
 8010fc2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010fc6:	683b      	ldr	r3, [r7, #0]
 8010fc8:	691b      	ldr	r3, [r3, #16]
 8010fca:	f003 0301 	and.w	r3, r3, #1
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d004      	beq.n	8010fdc <USB_ActivateEndpoint+0x618>
 8010fd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010fd6:	3301      	adds	r3, #1
 8010fd8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010fdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010fde:	881b      	ldrh	r3, [r3, #0]
 8010fe0:	b29a      	uxth	r2, r3
 8010fe2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010fe6:	b29b      	uxth	r3, r3
 8010fe8:	029b      	lsls	r3, r3, #10
 8010fea:	b29b      	uxth	r3, r3
 8010fec:	4313      	orrs	r3, r2
 8010fee:	b29a      	uxth	r2, r3
 8010ff0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010ff2:	801a      	strh	r2, [r3, #0]
 8010ff4:	e03c      	b.n	8011070 <USB_ActivateEndpoint+0x6ac>
 8010ff6:	683b      	ldr	r3, [r7, #0]
 8010ff8:	691b      	ldr	r3, [r3, #16]
 8010ffa:	095b      	lsrs	r3, r3, #5
 8010ffc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011000:	683b      	ldr	r3, [r7, #0]
 8011002:	691b      	ldr	r3, [r3, #16]
 8011004:	f003 031f 	and.w	r3, r3, #31
 8011008:	2b00      	cmp	r3, #0
 801100a:	d104      	bne.n	8011016 <USB_ActivateEndpoint+0x652>
 801100c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011010:	3b01      	subs	r3, #1
 8011012:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011016:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011018:	881b      	ldrh	r3, [r3, #0]
 801101a:	b29a      	uxth	r2, r3
 801101c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011020:	b29b      	uxth	r3, r3
 8011022:	029b      	lsls	r3, r3, #10
 8011024:	b29b      	uxth	r3, r3
 8011026:	4313      	orrs	r3, r2
 8011028:	b29b      	uxth	r3, r3
 801102a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801102e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011032:	b29a      	uxth	r2, r3
 8011034:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011036:	801a      	strh	r2, [r3, #0]
 8011038:	e01a      	b.n	8011070 <USB_ActivateEndpoint+0x6ac>
 801103a:	683b      	ldr	r3, [r7, #0]
 801103c:	785b      	ldrb	r3, [r3, #1]
 801103e:	2b01      	cmp	r3, #1
 8011040:	d116      	bne.n	8011070 <USB_ActivateEndpoint+0x6ac>
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	657b      	str	r3, [r7, #84]	@ 0x54
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801104c:	b29b      	uxth	r3, r3
 801104e:	461a      	mov	r2, r3
 8011050:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011052:	4413      	add	r3, r2
 8011054:	657b      	str	r3, [r7, #84]	@ 0x54
 8011056:	683b      	ldr	r3, [r7, #0]
 8011058:	781b      	ldrb	r3, [r3, #0]
 801105a:	00da      	lsls	r2, r3, #3
 801105c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801105e:	4413      	add	r3, r2
 8011060:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011064:	653b      	str	r3, [r7, #80]	@ 0x50
 8011066:	683b      	ldr	r3, [r7, #0]
 8011068:	691b      	ldr	r3, [r3, #16]
 801106a:	b29a      	uxth	r2, r3
 801106c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801106e:	801a      	strh	r2, [r3, #0]
 8011070:	687b      	ldr	r3, [r7, #4]
 8011072:	647b      	str	r3, [r7, #68]	@ 0x44
 8011074:	683b      	ldr	r3, [r7, #0]
 8011076:	785b      	ldrb	r3, [r3, #1]
 8011078:	2b00      	cmp	r3, #0
 801107a:	d16b      	bne.n	8011154 <USB_ActivateEndpoint+0x790>
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011086:	b29b      	uxth	r3, r3
 8011088:	461a      	mov	r2, r3
 801108a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801108c:	4413      	add	r3, r2
 801108e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011090:	683b      	ldr	r3, [r7, #0]
 8011092:	781b      	ldrb	r3, [r3, #0]
 8011094:	00da      	lsls	r2, r3, #3
 8011096:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011098:	4413      	add	r3, r2
 801109a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801109e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80110a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110a2:	881b      	ldrh	r3, [r3, #0]
 80110a4:	b29b      	uxth	r3, r3
 80110a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80110aa:	b29a      	uxth	r2, r3
 80110ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110ae:	801a      	strh	r2, [r3, #0]
 80110b0:	683b      	ldr	r3, [r7, #0]
 80110b2:	691b      	ldr	r3, [r3, #16]
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d10a      	bne.n	80110ce <USB_ActivateEndpoint+0x70a>
 80110b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110ba:	881b      	ldrh	r3, [r3, #0]
 80110bc:	b29b      	uxth	r3, r3
 80110be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80110c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80110c6:	b29a      	uxth	r2, r3
 80110c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110ca:	801a      	strh	r2, [r3, #0]
 80110cc:	e05b      	b.n	8011186 <USB_ActivateEndpoint+0x7c2>
 80110ce:	683b      	ldr	r3, [r7, #0]
 80110d0:	691b      	ldr	r3, [r3, #16]
 80110d2:	2b3e      	cmp	r3, #62	@ 0x3e
 80110d4:	d81c      	bhi.n	8011110 <USB_ActivateEndpoint+0x74c>
 80110d6:	683b      	ldr	r3, [r7, #0]
 80110d8:	691b      	ldr	r3, [r3, #16]
 80110da:	085b      	lsrs	r3, r3, #1
 80110dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80110e0:	683b      	ldr	r3, [r7, #0]
 80110e2:	691b      	ldr	r3, [r3, #16]
 80110e4:	f003 0301 	and.w	r3, r3, #1
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d004      	beq.n	80110f6 <USB_ActivateEndpoint+0x732>
 80110ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80110f0:	3301      	adds	r3, #1
 80110f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80110f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110f8:	881b      	ldrh	r3, [r3, #0]
 80110fa:	b29a      	uxth	r2, r3
 80110fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011100:	b29b      	uxth	r3, r3
 8011102:	029b      	lsls	r3, r3, #10
 8011104:	b29b      	uxth	r3, r3
 8011106:	4313      	orrs	r3, r2
 8011108:	b29a      	uxth	r2, r3
 801110a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801110c:	801a      	strh	r2, [r3, #0]
 801110e:	e03a      	b.n	8011186 <USB_ActivateEndpoint+0x7c2>
 8011110:	683b      	ldr	r3, [r7, #0]
 8011112:	691b      	ldr	r3, [r3, #16]
 8011114:	095b      	lsrs	r3, r3, #5
 8011116:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801111a:	683b      	ldr	r3, [r7, #0]
 801111c:	691b      	ldr	r3, [r3, #16]
 801111e:	f003 031f 	and.w	r3, r3, #31
 8011122:	2b00      	cmp	r3, #0
 8011124:	d104      	bne.n	8011130 <USB_ActivateEndpoint+0x76c>
 8011126:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801112a:	3b01      	subs	r3, #1
 801112c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011132:	881b      	ldrh	r3, [r3, #0]
 8011134:	b29a      	uxth	r2, r3
 8011136:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801113a:	b29b      	uxth	r3, r3
 801113c:	029b      	lsls	r3, r3, #10
 801113e:	b29b      	uxth	r3, r3
 8011140:	4313      	orrs	r3, r2
 8011142:	b29b      	uxth	r3, r3
 8011144:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011148:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801114c:	b29a      	uxth	r2, r3
 801114e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011150:	801a      	strh	r2, [r3, #0]
 8011152:	e018      	b.n	8011186 <USB_ActivateEndpoint+0x7c2>
 8011154:	683b      	ldr	r3, [r7, #0]
 8011156:	785b      	ldrb	r3, [r3, #1]
 8011158:	2b01      	cmp	r3, #1
 801115a:	d114      	bne.n	8011186 <USB_ActivateEndpoint+0x7c2>
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011162:	b29b      	uxth	r3, r3
 8011164:	461a      	mov	r2, r3
 8011166:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011168:	4413      	add	r3, r2
 801116a:	647b      	str	r3, [r7, #68]	@ 0x44
 801116c:	683b      	ldr	r3, [r7, #0]
 801116e:	781b      	ldrb	r3, [r3, #0]
 8011170:	00da      	lsls	r2, r3, #3
 8011172:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011174:	4413      	add	r3, r2
 8011176:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801117a:	643b      	str	r3, [r7, #64]	@ 0x40
 801117c:	683b      	ldr	r3, [r7, #0]
 801117e:	691b      	ldr	r3, [r3, #16]
 8011180:	b29a      	uxth	r2, r3
 8011182:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011184:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011186:	687a      	ldr	r2, [r7, #4]
 8011188:	683b      	ldr	r3, [r7, #0]
 801118a:	781b      	ldrb	r3, [r3, #0]
 801118c:	009b      	lsls	r3, r3, #2
 801118e:	4413      	add	r3, r2
 8011190:	881b      	ldrh	r3, [r3, #0]
 8011192:	b29b      	uxth	r3, r3
 8011194:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011198:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801119c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801119e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80111a0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80111a4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80111a6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80111a8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80111ac:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80111ae:	687a      	ldr	r2, [r7, #4]
 80111b0:	683b      	ldr	r3, [r7, #0]
 80111b2:	781b      	ldrb	r3, [r3, #0]
 80111b4:	009b      	lsls	r3, r3, #2
 80111b6:	441a      	add	r2, r3
 80111b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80111ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80111be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80111c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80111c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80111ca:	b29b      	uxth	r3, r3
 80111cc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80111ce:	687a      	ldr	r2, [r7, #4]
 80111d0:	683b      	ldr	r3, [r7, #0]
 80111d2:	781b      	ldrb	r3, [r3, #0]
 80111d4:	009b      	lsls	r3, r3, #2
 80111d6:	4413      	add	r3, r2
 80111d8:	881b      	ldrh	r3, [r3, #0]
 80111da:	b29b      	uxth	r3, r3
 80111dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80111e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80111e4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80111e6:	687a      	ldr	r2, [r7, #4]
 80111e8:	683b      	ldr	r3, [r7, #0]
 80111ea:	781b      	ldrb	r3, [r3, #0]
 80111ec:	009b      	lsls	r3, r3, #2
 80111ee:	441a      	add	r2, r3
 80111f0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80111f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80111f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80111fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80111fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011202:	b29b      	uxth	r3, r3
 8011204:	8013      	strh	r3, [r2, #0]
 8011206:	e0bc      	b.n	8011382 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011208:	687a      	ldr	r2, [r7, #4]
 801120a:	683b      	ldr	r3, [r7, #0]
 801120c:	781b      	ldrb	r3, [r3, #0]
 801120e:	009b      	lsls	r3, r3, #2
 8011210:	4413      	add	r3, r2
 8011212:	881b      	ldrh	r3, [r3, #0]
 8011214:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8011218:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801121c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011220:	2b00      	cmp	r3, #0
 8011222:	d01d      	beq.n	8011260 <USB_ActivateEndpoint+0x89c>
 8011224:	687a      	ldr	r2, [r7, #4]
 8011226:	683b      	ldr	r3, [r7, #0]
 8011228:	781b      	ldrb	r3, [r3, #0]
 801122a:	009b      	lsls	r3, r3, #2
 801122c:	4413      	add	r3, r2
 801122e:	881b      	ldrh	r3, [r3, #0]
 8011230:	b29b      	uxth	r3, r3
 8011232:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011236:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801123a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 801123e:	687a      	ldr	r2, [r7, #4]
 8011240:	683b      	ldr	r3, [r7, #0]
 8011242:	781b      	ldrb	r3, [r3, #0]
 8011244:	009b      	lsls	r3, r3, #2
 8011246:	441a      	add	r2, r3
 8011248:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 801124c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011250:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011254:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011258:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801125c:	b29b      	uxth	r3, r3
 801125e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011260:	687a      	ldr	r2, [r7, #4]
 8011262:	683b      	ldr	r3, [r7, #0]
 8011264:	781b      	ldrb	r3, [r3, #0]
 8011266:	009b      	lsls	r3, r3, #2
 8011268:	4413      	add	r3, r2
 801126a:	881b      	ldrh	r3, [r3, #0]
 801126c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8011270:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8011274:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011278:	2b00      	cmp	r3, #0
 801127a:	d01d      	beq.n	80112b8 <USB_ActivateEndpoint+0x8f4>
 801127c:	687a      	ldr	r2, [r7, #4]
 801127e:	683b      	ldr	r3, [r7, #0]
 8011280:	781b      	ldrb	r3, [r3, #0]
 8011282:	009b      	lsls	r3, r3, #2
 8011284:	4413      	add	r3, r2
 8011286:	881b      	ldrh	r3, [r3, #0]
 8011288:	b29b      	uxth	r3, r3
 801128a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801128e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011292:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8011296:	687a      	ldr	r2, [r7, #4]
 8011298:	683b      	ldr	r3, [r7, #0]
 801129a:	781b      	ldrb	r3, [r3, #0]
 801129c:	009b      	lsls	r3, r3, #2
 801129e:	441a      	add	r2, r3
 80112a0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80112a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80112a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80112ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80112b0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80112b4:	b29b      	uxth	r3, r3
 80112b6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80112b8:	683b      	ldr	r3, [r7, #0]
 80112ba:	78db      	ldrb	r3, [r3, #3]
 80112bc:	2b01      	cmp	r3, #1
 80112be:	d024      	beq.n	801130a <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80112c0:	687a      	ldr	r2, [r7, #4]
 80112c2:	683b      	ldr	r3, [r7, #0]
 80112c4:	781b      	ldrb	r3, [r3, #0]
 80112c6:	009b      	lsls	r3, r3, #2
 80112c8:	4413      	add	r3, r2
 80112ca:	881b      	ldrh	r3, [r3, #0]
 80112cc:	b29b      	uxth	r3, r3
 80112ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80112d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80112d6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80112da:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80112de:	f083 0320 	eor.w	r3, r3, #32
 80112e2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80112e6:	687a      	ldr	r2, [r7, #4]
 80112e8:	683b      	ldr	r3, [r7, #0]
 80112ea:	781b      	ldrb	r3, [r3, #0]
 80112ec:	009b      	lsls	r3, r3, #2
 80112ee:	441a      	add	r2, r3
 80112f0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80112f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80112f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80112fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011300:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011304:	b29b      	uxth	r3, r3
 8011306:	8013      	strh	r3, [r2, #0]
 8011308:	e01d      	b.n	8011346 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801130a:	687a      	ldr	r2, [r7, #4]
 801130c:	683b      	ldr	r3, [r7, #0]
 801130e:	781b      	ldrb	r3, [r3, #0]
 8011310:	009b      	lsls	r3, r3, #2
 8011312:	4413      	add	r3, r2
 8011314:	881b      	ldrh	r3, [r3, #0]
 8011316:	b29b      	uxth	r3, r3
 8011318:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801131c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011320:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8011324:	687a      	ldr	r2, [r7, #4]
 8011326:	683b      	ldr	r3, [r7, #0]
 8011328:	781b      	ldrb	r3, [r3, #0]
 801132a:	009b      	lsls	r3, r3, #2
 801132c:	441a      	add	r2, r3
 801132e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8011332:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011336:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801133a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801133e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011342:	b29b      	uxth	r3, r3
 8011344:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011346:	687a      	ldr	r2, [r7, #4]
 8011348:	683b      	ldr	r3, [r7, #0]
 801134a:	781b      	ldrb	r3, [r3, #0]
 801134c:	009b      	lsls	r3, r3, #2
 801134e:	4413      	add	r3, r2
 8011350:	881b      	ldrh	r3, [r3, #0]
 8011352:	b29b      	uxth	r3, r3
 8011354:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011358:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801135c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8011360:	687a      	ldr	r2, [r7, #4]
 8011362:	683b      	ldr	r3, [r7, #0]
 8011364:	781b      	ldrb	r3, [r3, #0]
 8011366:	009b      	lsls	r3, r3, #2
 8011368:	441a      	add	r2, r3
 801136a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 801136e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011372:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011376:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801137a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801137e:	b29b      	uxth	r3, r3
 8011380:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8011382:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8011386:	4618      	mov	r0, r3
 8011388:	379c      	adds	r7, #156	@ 0x9c
 801138a:	46bd      	mov	sp, r7
 801138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011390:	4770      	bx	lr
 8011392:	bf00      	nop

08011394 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011394:	b480      	push	{r7}
 8011396:	b08d      	sub	sp, #52	@ 0x34
 8011398:	af00      	add	r7, sp, #0
 801139a:	6078      	str	r0, [r7, #4]
 801139c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 801139e:	683b      	ldr	r3, [r7, #0]
 80113a0:	7b1b      	ldrb	r3, [r3, #12]
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	f040 808e 	bne.w	80114c4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80113a8:	683b      	ldr	r3, [r7, #0]
 80113aa:	785b      	ldrb	r3, [r3, #1]
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d044      	beq.n	801143a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80113b0:	687a      	ldr	r2, [r7, #4]
 80113b2:	683b      	ldr	r3, [r7, #0]
 80113b4:	781b      	ldrb	r3, [r3, #0]
 80113b6:	009b      	lsls	r3, r3, #2
 80113b8:	4413      	add	r3, r2
 80113ba:	881b      	ldrh	r3, [r3, #0]
 80113bc:	81bb      	strh	r3, [r7, #12]
 80113be:	89bb      	ldrh	r3, [r7, #12]
 80113c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	d01b      	beq.n	8011400 <USB_DeactivateEndpoint+0x6c>
 80113c8:	687a      	ldr	r2, [r7, #4]
 80113ca:	683b      	ldr	r3, [r7, #0]
 80113cc:	781b      	ldrb	r3, [r3, #0]
 80113ce:	009b      	lsls	r3, r3, #2
 80113d0:	4413      	add	r3, r2
 80113d2:	881b      	ldrh	r3, [r3, #0]
 80113d4:	b29b      	uxth	r3, r3
 80113d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80113da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80113de:	817b      	strh	r3, [r7, #10]
 80113e0:	687a      	ldr	r2, [r7, #4]
 80113e2:	683b      	ldr	r3, [r7, #0]
 80113e4:	781b      	ldrb	r3, [r3, #0]
 80113e6:	009b      	lsls	r3, r3, #2
 80113e8:	441a      	add	r2, r3
 80113ea:	897b      	ldrh	r3, [r7, #10]
 80113ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80113f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80113f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80113f8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80113fc:	b29b      	uxth	r3, r3
 80113fe:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011400:	687a      	ldr	r2, [r7, #4]
 8011402:	683b      	ldr	r3, [r7, #0]
 8011404:	781b      	ldrb	r3, [r3, #0]
 8011406:	009b      	lsls	r3, r3, #2
 8011408:	4413      	add	r3, r2
 801140a:	881b      	ldrh	r3, [r3, #0]
 801140c:	b29b      	uxth	r3, r3
 801140e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011412:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011416:	813b      	strh	r3, [r7, #8]
 8011418:	687a      	ldr	r2, [r7, #4]
 801141a:	683b      	ldr	r3, [r7, #0]
 801141c:	781b      	ldrb	r3, [r3, #0]
 801141e:	009b      	lsls	r3, r3, #2
 8011420:	441a      	add	r2, r3
 8011422:	893b      	ldrh	r3, [r7, #8]
 8011424:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011428:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801142c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011430:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011434:	b29b      	uxth	r3, r3
 8011436:	8013      	strh	r3, [r2, #0]
 8011438:	e192      	b.n	8011760 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801143a:	687a      	ldr	r2, [r7, #4]
 801143c:	683b      	ldr	r3, [r7, #0]
 801143e:	781b      	ldrb	r3, [r3, #0]
 8011440:	009b      	lsls	r3, r3, #2
 8011442:	4413      	add	r3, r2
 8011444:	881b      	ldrh	r3, [r3, #0]
 8011446:	827b      	strh	r3, [r7, #18]
 8011448:	8a7b      	ldrh	r3, [r7, #18]
 801144a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801144e:	2b00      	cmp	r3, #0
 8011450:	d01b      	beq.n	801148a <USB_DeactivateEndpoint+0xf6>
 8011452:	687a      	ldr	r2, [r7, #4]
 8011454:	683b      	ldr	r3, [r7, #0]
 8011456:	781b      	ldrb	r3, [r3, #0]
 8011458:	009b      	lsls	r3, r3, #2
 801145a:	4413      	add	r3, r2
 801145c:	881b      	ldrh	r3, [r3, #0]
 801145e:	b29b      	uxth	r3, r3
 8011460:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011464:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011468:	823b      	strh	r3, [r7, #16]
 801146a:	687a      	ldr	r2, [r7, #4]
 801146c:	683b      	ldr	r3, [r7, #0]
 801146e:	781b      	ldrb	r3, [r3, #0]
 8011470:	009b      	lsls	r3, r3, #2
 8011472:	441a      	add	r2, r3
 8011474:	8a3b      	ldrh	r3, [r7, #16]
 8011476:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801147a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801147e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011482:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011486:	b29b      	uxth	r3, r3
 8011488:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801148a:	687a      	ldr	r2, [r7, #4]
 801148c:	683b      	ldr	r3, [r7, #0]
 801148e:	781b      	ldrb	r3, [r3, #0]
 8011490:	009b      	lsls	r3, r3, #2
 8011492:	4413      	add	r3, r2
 8011494:	881b      	ldrh	r3, [r3, #0]
 8011496:	b29b      	uxth	r3, r3
 8011498:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801149c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80114a0:	81fb      	strh	r3, [r7, #14]
 80114a2:	687a      	ldr	r2, [r7, #4]
 80114a4:	683b      	ldr	r3, [r7, #0]
 80114a6:	781b      	ldrb	r3, [r3, #0]
 80114a8:	009b      	lsls	r3, r3, #2
 80114aa:	441a      	add	r2, r3
 80114ac:	89fb      	ldrh	r3, [r7, #14]
 80114ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80114b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80114b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80114ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80114be:	b29b      	uxth	r3, r3
 80114c0:	8013      	strh	r3, [r2, #0]
 80114c2:	e14d      	b.n	8011760 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80114c4:	683b      	ldr	r3, [r7, #0]
 80114c6:	785b      	ldrb	r3, [r3, #1]
 80114c8:	2b00      	cmp	r3, #0
 80114ca:	f040 80a5 	bne.w	8011618 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80114ce:	687a      	ldr	r2, [r7, #4]
 80114d0:	683b      	ldr	r3, [r7, #0]
 80114d2:	781b      	ldrb	r3, [r3, #0]
 80114d4:	009b      	lsls	r3, r3, #2
 80114d6:	4413      	add	r3, r2
 80114d8:	881b      	ldrh	r3, [r3, #0]
 80114da:	843b      	strh	r3, [r7, #32]
 80114dc:	8c3b      	ldrh	r3, [r7, #32]
 80114de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d01b      	beq.n	801151e <USB_DeactivateEndpoint+0x18a>
 80114e6:	687a      	ldr	r2, [r7, #4]
 80114e8:	683b      	ldr	r3, [r7, #0]
 80114ea:	781b      	ldrb	r3, [r3, #0]
 80114ec:	009b      	lsls	r3, r3, #2
 80114ee:	4413      	add	r3, r2
 80114f0:	881b      	ldrh	r3, [r3, #0]
 80114f2:	b29b      	uxth	r3, r3
 80114f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80114f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80114fc:	83fb      	strh	r3, [r7, #30]
 80114fe:	687a      	ldr	r2, [r7, #4]
 8011500:	683b      	ldr	r3, [r7, #0]
 8011502:	781b      	ldrb	r3, [r3, #0]
 8011504:	009b      	lsls	r3, r3, #2
 8011506:	441a      	add	r2, r3
 8011508:	8bfb      	ldrh	r3, [r7, #30]
 801150a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801150e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011512:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011516:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801151a:	b29b      	uxth	r3, r3
 801151c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801151e:	687a      	ldr	r2, [r7, #4]
 8011520:	683b      	ldr	r3, [r7, #0]
 8011522:	781b      	ldrb	r3, [r3, #0]
 8011524:	009b      	lsls	r3, r3, #2
 8011526:	4413      	add	r3, r2
 8011528:	881b      	ldrh	r3, [r3, #0]
 801152a:	83bb      	strh	r3, [r7, #28]
 801152c:	8bbb      	ldrh	r3, [r7, #28]
 801152e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011532:	2b00      	cmp	r3, #0
 8011534:	d01b      	beq.n	801156e <USB_DeactivateEndpoint+0x1da>
 8011536:	687a      	ldr	r2, [r7, #4]
 8011538:	683b      	ldr	r3, [r7, #0]
 801153a:	781b      	ldrb	r3, [r3, #0]
 801153c:	009b      	lsls	r3, r3, #2
 801153e:	4413      	add	r3, r2
 8011540:	881b      	ldrh	r3, [r3, #0]
 8011542:	b29b      	uxth	r3, r3
 8011544:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011548:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801154c:	837b      	strh	r3, [r7, #26]
 801154e:	687a      	ldr	r2, [r7, #4]
 8011550:	683b      	ldr	r3, [r7, #0]
 8011552:	781b      	ldrb	r3, [r3, #0]
 8011554:	009b      	lsls	r3, r3, #2
 8011556:	441a      	add	r2, r3
 8011558:	8b7b      	ldrh	r3, [r7, #26]
 801155a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801155e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011562:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011566:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 801156a:	b29b      	uxth	r3, r3
 801156c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 801156e:	687a      	ldr	r2, [r7, #4]
 8011570:	683b      	ldr	r3, [r7, #0]
 8011572:	781b      	ldrb	r3, [r3, #0]
 8011574:	009b      	lsls	r3, r3, #2
 8011576:	4413      	add	r3, r2
 8011578:	881b      	ldrh	r3, [r3, #0]
 801157a:	b29b      	uxth	r3, r3
 801157c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011580:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011584:	833b      	strh	r3, [r7, #24]
 8011586:	687a      	ldr	r2, [r7, #4]
 8011588:	683b      	ldr	r3, [r7, #0]
 801158a:	781b      	ldrb	r3, [r3, #0]
 801158c:	009b      	lsls	r3, r3, #2
 801158e:	441a      	add	r2, r3
 8011590:	8b3b      	ldrh	r3, [r7, #24]
 8011592:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011596:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801159a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801159e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80115a2:	b29b      	uxth	r3, r3
 80115a4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80115a6:	687a      	ldr	r2, [r7, #4]
 80115a8:	683b      	ldr	r3, [r7, #0]
 80115aa:	781b      	ldrb	r3, [r3, #0]
 80115ac:	009b      	lsls	r3, r3, #2
 80115ae:	4413      	add	r3, r2
 80115b0:	881b      	ldrh	r3, [r3, #0]
 80115b2:	b29b      	uxth	r3, r3
 80115b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80115b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80115bc:	82fb      	strh	r3, [r7, #22]
 80115be:	687a      	ldr	r2, [r7, #4]
 80115c0:	683b      	ldr	r3, [r7, #0]
 80115c2:	781b      	ldrb	r3, [r3, #0]
 80115c4:	009b      	lsls	r3, r3, #2
 80115c6:	441a      	add	r2, r3
 80115c8:	8afb      	ldrh	r3, [r7, #22]
 80115ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80115ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80115d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80115da:	b29b      	uxth	r3, r3
 80115dc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80115de:	687a      	ldr	r2, [r7, #4]
 80115e0:	683b      	ldr	r3, [r7, #0]
 80115e2:	781b      	ldrb	r3, [r3, #0]
 80115e4:	009b      	lsls	r3, r3, #2
 80115e6:	4413      	add	r3, r2
 80115e8:	881b      	ldrh	r3, [r3, #0]
 80115ea:	b29b      	uxth	r3, r3
 80115ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80115f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80115f4:	82bb      	strh	r3, [r7, #20]
 80115f6:	687a      	ldr	r2, [r7, #4]
 80115f8:	683b      	ldr	r3, [r7, #0]
 80115fa:	781b      	ldrb	r3, [r3, #0]
 80115fc:	009b      	lsls	r3, r3, #2
 80115fe:	441a      	add	r2, r3
 8011600:	8abb      	ldrh	r3, [r7, #20]
 8011602:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011606:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801160a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801160e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011612:	b29b      	uxth	r3, r3
 8011614:	8013      	strh	r3, [r2, #0]
 8011616:	e0a3      	b.n	8011760 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011618:	687a      	ldr	r2, [r7, #4]
 801161a:	683b      	ldr	r3, [r7, #0]
 801161c:	781b      	ldrb	r3, [r3, #0]
 801161e:	009b      	lsls	r3, r3, #2
 8011620:	4413      	add	r3, r2
 8011622:	881b      	ldrh	r3, [r3, #0]
 8011624:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8011626:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011628:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801162c:	2b00      	cmp	r3, #0
 801162e:	d01b      	beq.n	8011668 <USB_DeactivateEndpoint+0x2d4>
 8011630:	687a      	ldr	r2, [r7, #4]
 8011632:	683b      	ldr	r3, [r7, #0]
 8011634:	781b      	ldrb	r3, [r3, #0]
 8011636:	009b      	lsls	r3, r3, #2
 8011638:	4413      	add	r3, r2
 801163a:	881b      	ldrh	r3, [r3, #0]
 801163c:	b29b      	uxth	r3, r3
 801163e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011642:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011646:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8011648:	687a      	ldr	r2, [r7, #4]
 801164a:	683b      	ldr	r3, [r7, #0]
 801164c:	781b      	ldrb	r3, [r3, #0]
 801164e:	009b      	lsls	r3, r3, #2
 8011650:	441a      	add	r2, r3
 8011652:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011654:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011658:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801165c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011660:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011664:	b29b      	uxth	r3, r3
 8011666:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011668:	687a      	ldr	r2, [r7, #4]
 801166a:	683b      	ldr	r3, [r7, #0]
 801166c:	781b      	ldrb	r3, [r3, #0]
 801166e:	009b      	lsls	r3, r3, #2
 8011670:	4413      	add	r3, r2
 8011672:	881b      	ldrh	r3, [r3, #0]
 8011674:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8011676:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801167c:	2b00      	cmp	r3, #0
 801167e:	d01b      	beq.n	80116b8 <USB_DeactivateEndpoint+0x324>
 8011680:	687a      	ldr	r2, [r7, #4]
 8011682:	683b      	ldr	r3, [r7, #0]
 8011684:	781b      	ldrb	r3, [r3, #0]
 8011686:	009b      	lsls	r3, r3, #2
 8011688:	4413      	add	r3, r2
 801168a:	881b      	ldrh	r3, [r3, #0]
 801168c:	b29b      	uxth	r3, r3
 801168e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011692:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011696:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011698:	687a      	ldr	r2, [r7, #4]
 801169a:	683b      	ldr	r3, [r7, #0]
 801169c:	781b      	ldrb	r3, [r3, #0]
 801169e:	009b      	lsls	r3, r3, #2
 80116a0:	441a      	add	r2, r3
 80116a2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80116a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80116a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80116ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80116b0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80116b4:	b29b      	uxth	r3, r3
 80116b6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80116b8:	687a      	ldr	r2, [r7, #4]
 80116ba:	683b      	ldr	r3, [r7, #0]
 80116bc:	781b      	ldrb	r3, [r3, #0]
 80116be:	009b      	lsls	r3, r3, #2
 80116c0:	4413      	add	r3, r2
 80116c2:	881b      	ldrh	r3, [r3, #0]
 80116c4:	b29b      	uxth	r3, r3
 80116c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80116ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80116ce:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80116d0:	687a      	ldr	r2, [r7, #4]
 80116d2:	683b      	ldr	r3, [r7, #0]
 80116d4:	781b      	ldrb	r3, [r3, #0]
 80116d6:	009b      	lsls	r3, r3, #2
 80116d8:	441a      	add	r2, r3
 80116da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80116dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80116e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80116e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80116e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80116ec:	b29b      	uxth	r3, r3
 80116ee:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80116f0:	687a      	ldr	r2, [r7, #4]
 80116f2:	683b      	ldr	r3, [r7, #0]
 80116f4:	781b      	ldrb	r3, [r3, #0]
 80116f6:	009b      	lsls	r3, r3, #2
 80116f8:	4413      	add	r3, r2
 80116fa:	881b      	ldrh	r3, [r3, #0]
 80116fc:	b29b      	uxth	r3, r3
 80116fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011702:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011706:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8011708:	687a      	ldr	r2, [r7, #4]
 801170a:	683b      	ldr	r3, [r7, #0]
 801170c:	781b      	ldrb	r3, [r3, #0]
 801170e:	009b      	lsls	r3, r3, #2
 8011710:	441a      	add	r2, r3
 8011712:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011714:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011718:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801171c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011720:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011724:	b29b      	uxth	r3, r3
 8011726:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011728:	687a      	ldr	r2, [r7, #4]
 801172a:	683b      	ldr	r3, [r7, #0]
 801172c:	781b      	ldrb	r3, [r3, #0]
 801172e:	009b      	lsls	r3, r3, #2
 8011730:	4413      	add	r3, r2
 8011732:	881b      	ldrh	r3, [r3, #0]
 8011734:	b29b      	uxth	r3, r3
 8011736:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801173a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801173e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8011740:	687a      	ldr	r2, [r7, #4]
 8011742:	683b      	ldr	r3, [r7, #0]
 8011744:	781b      	ldrb	r3, [r3, #0]
 8011746:	009b      	lsls	r3, r3, #2
 8011748:	441a      	add	r2, r3
 801174a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801174c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011750:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011754:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011758:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801175c:	b29b      	uxth	r3, r3
 801175e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8011760:	2300      	movs	r3, #0
}
 8011762:	4618      	mov	r0, r3
 8011764:	3734      	adds	r7, #52	@ 0x34
 8011766:	46bd      	mov	sp, r7
 8011768:	f85d 7b04 	ldr.w	r7, [sp], #4
 801176c:	4770      	bx	lr

0801176e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801176e:	b580      	push	{r7, lr}
 8011770:	b0ac      	sub	sp, #176	@ 0xb0
 8011772:	af00      	add	r7, sp, #0
 8011774:	6078      	str	r0, [r7, #4]
 8011776:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011778:	683b      	ldr	r3, [r7, #0]
 801177a:	785b      	ldrb	r3, [r3, #1]
 801177c:	2b01      	cmp	r3, #1
 801177e:	f040 84ca 	bne.w	8012116 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8011782:	683b      	ldr	r3, [r7, #0]
 8011784:	699a      	ldr	r2, [r3, #24]
 8011786:	683b      	ldr	r3, [r7, #0]
 8011788:	691b      	ldr	r3, [r3, #16]
 801178a:	429a      	cmp	r2, r3
 801178c:	d904      	bls.n	8011798 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 801178e:	683b      	ldr	r3, [r7, #0]
 8011790:	691b      	ldr	r3, [r3, #16]
 8011792:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8011796:	e003      	b.n	80117a0 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8011798:	683b      	ldr	r3, [r7, #0]
 801179a:	699b      	ldr	r3, [r3, #24]
 801179c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80117a0:	683b      	ldr	r3, [r7, #0]
 80117a2:	7b1b      	ldrb	r3, [r3, #12]
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	d122      	bne.n	80117ee <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80117a8:	683b      	ldr	r3, [r7, #0]
 80117aa:	6959      	ldr	r1, [r3, #20]
 80117ac:	683b      	ldr	r3, [r7, #0]
 80117ae:	88da      	ldrh	r2, [r3, #6]
 80117b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117b4:	b29b      	uxth	r3, r3
 80117b6:	6878      	ldr	r0, [r7, #4]
 80117b8:	f000 febd 	bl	8012536 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	613b      	str	r3, [r7, #16]
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80117c6:	b29b      	uxth	r3, r3
 80117c8:	461a      	mov	r2, r3
 80117ca:	693b      	ldr	r3, [r7, #16]
 80117cc:	4413      	add	r3, r2
 80117ce:	613b      	str	r3, [r7, #16]
 80117d0:	683b      	ldr	r3, [r7, #0]
 80117d2:	781b      	ldrb	r3, [r3, #0]
 80117d4:	00da      	lsls	r2, r3, #3
 80117d6:	693b      	ldr	r3, [r7, #16]
 80117d8:	4413      	add	r3, r2
 80117da:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80117de:	60fb      	str	r3, [r7, #12]
 80117e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117e4:	b29a      	uxth	r2, r3
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	801a      	strh	r2, [r3, #0]
 80117ea:	f000 bc6f 	b.w	80120cc <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80117ee:	683b      	ldr	r3, [r7, #0]
 80117f0:	78db      	ldrb	r3, [r3, #3]
 80117f2:	2b02      	cmp	r3, #2
 80117f4:	f040 831e 	bne.w	8011e34 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80117f8:	683b      	ldr	r3, [r7, #0]
 80117fa:	6a1a      	ldr	r2, [r3, #32]
 80117fc:	683b      	ldr	r3, [r7, #0]
 80117fe:	691b      	ldr	r3, [r3, #16]
 8011800:	429a      	cmp	r2, r3
 8011802:	f240 82cf 	bls.w	8011da4 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011806:	687a      	ldr	r2, [r7, #4]
 8011808:	683b      	ldr	r3, [r7, #0]
 801180a:	781b      	ldrb	r3, [r3, #0]
 801180c:	009b      	lsls	r3, r3, #2
 801180e:	4413      	add	r3, r2
 8011810:	881b      	ldrh	r3, [r3, #0]
 8011812:	b29b      	uxth	r3, r3
 8011814:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011818:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801181c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8011820:	687a      	ldr	r2, [r7, #4]
 8011822:	683b      	ldr	r3, [r7, #0]
 8011824:	781b      	ldrb	r3, [r3, #0]
 8011826:	009b      	lsls	r3, r3, #2
 8011828:	441a      	add	r2, r3
 801182a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 801182e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011832:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011836:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 801183a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801183e:	b29b      	uxth	r3, r3
 8011840:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8011842:	683b      	ldr	r3, [r7, #0]
 8011844:	6a1a      	ldr	r2, [r3, #32]
 8011846:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801184a:	1ad2      	subs	r2, r2, r3
 801184c:	683b      	ldr	r3, [r7, #0]
 801184e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8011850:	687a      	ldr	r2, [r7, #4]
 8011852:	683b      	ldr	r3, [r7, #0]
 8011854:	781b      	ldrb	r3, [r3, #0]
 8011856:	009b      	lsls	r3, r3, #2
 8011858:	4413      	add	r3, r2
 801185a:	881b      	ldrh	r3, [r3, #0]
 801185c:	b29b      	uxth	r3, r3
 801185e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011862:	2b00      	cmp	r3, #0
 8011864:	f000 814f 	beq.w	8011b06 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	633b      	str	r3, [r7, #48]	@ 0x30
 801186c:	683b      	ldr	r3, [r7, #0]
 801186e:	785b      	ldrb	r3, [r3, #1]
 8011870:	2b00      	cmp	r3, #0
 8011872:	d16b      	bne.n	801194c <USB_EPStartXfer+0x1de>
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801187e:	b29b      	uxth	r3, r3
 8011880:	461a      	mov	r2, r3
 8011882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011884:	4413      	add	r3, r2
 8011886:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011888:	683b      	ldr	r3, [r7, #0]
 801188a:	781b      	ldrb	r3, [r3, #0]
 801188c:	00da      	lsls	r2, r3, #3
 801188e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011890:	4413      	add	r3, r2
 8011892:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011896:	627b      	str	r3, [r7, #36]	@ 0x24
 8011898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801189a:	881b      	ldrh	r3, [r3, #0]
 801189c:	b29b      	uxth	r3, r3
 801189e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80118a2:	b29a      	uxth	r2, r3
 80118a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118a6:	801a      	strh	r2, [r3, #0]
 80118a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d10a      	bne.n	80118c6 <USB_EPStartXfer+0x158>
 80118b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118b2:	881b      	ldrh	r3, [r3, #0]
 80118b4:	b29b      	uxth	r3, r3
 80118b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80118ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80118be:	b29a      	uxth	r2, r3
 80118c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118c2:	801a      	strh	r2, [r3, #0]
 80118c4:	e05b      	b.n	801197e <USB_EPStartXfer+0x210>
 80118c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118ca:	2b3e      	cmp	r3, #62	@ 0x3e
 80118cc:	d81c      	bhi.n	8011908 <USB_EPStartXfer+0x19a>
 80118ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118d2:	085b      	lsrs	r3, r3, #1
 80118d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80118d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118dc:	f003 0301 	and.w	r3, r3, #1
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d004      	beq.n	80118ee <USB_EPStartXfer+0x180>
 80118e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80118e8:	3301      	adds	r3, #1
 80118ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80118ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118f0:	881b      	ldrh	r3, [r3, #0]
 80118f2:	b29a      	uxth	r2, r3
 80118f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80118f8:	b29b      	uxth	r3, r3
 80118fa:	029b      	lsls	r3, r3, #10
 80118fc:	b29b      	uxth	r3, r3
 80118fe:	4313      	orrs	r3, r2
 8011900:	b29a      	uxth	r2, r3
 8011902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011904:	801a      	strh	r2, [r3, #0]
 8011906:	e03a      	b.n	801197e <USB_EPStartXfer+0x210>
 8011908:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801190c:	095b      	lsrs	r3, r3, #5
 801190e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011912:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011916:	f003 031f 	and.w	r3, r3, #31
 801191a:	2b00      	cmp	r3, #0
 801191c:	d104      	bne.n	8011928 <USB_EPStartXfer+0x1ba>
 801191e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011922:	3b01      	subs	r3, #1
 8011924:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801192a:	881b      	ldrh	r3, [r3, #0]
 801192c:	b29a      	uxth	r2, r3
 801192e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011932:	b29b      	uxth	r3, r3
 8011934:	029b      	lsls	r3, r3, #10
 8011936:	b29b      	uxth	r3, r3
 8011938:	4313      	orrs	r3, r2
 801193a:	b29b      	uxth	r3, r3
 801193c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011940:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011944:	b29a      	uxth	r2, r3
 8011946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011948:	801a      	strh	r2, [r3, #0]
 801194a:	e018      	b.n	801197e <USB_EPStartXfer+0x210>
 801194c:	683b      	ldr	r3, [r7, #0]
 801194e:	785b      	ldrb	r3, [r3, #1]
 8011950:	2b01      	cmp	r3, #1
 8011952:	d114      	bne.n	801197e <USB_EPStartXfer+0x210>
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801195a:	b29b      	uxth	r3, r3
 801195c:	461a      	mov	r2, r3
 801195e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011960:	4413      	add	r3, r2
 8011962:	633b      	str	r3, [r7, #48]	@ 0x30
 8011964:	683b      	ldr	r3, [r7, #0]
 8011966:	781b      	ldrb	r3, [r3, #0]
 8011968:	00da      	lsls	r2, r3, #3
 801196a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801196c:	4413      	add	r3, r2
 801196e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011972:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011974:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011978:	b29a      	uxth	r2, r3
 801197a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801197c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 801197e:	683b      	ldr	r3, [r7, #0]
 8011980:	895b      	ldrh	r3, [r3, #10]
 8011982:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011986:	683b      	ldr	r3, [r7, #0]
 8011988:	6959      	ldr	r1, [r3, #20]
 801198a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801198e:	b29b      	uxth	r3, r3
 8011990:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011994:	6878      	ldr	r0, [r7, #4]
 8011996:	f000 fdce 	bl	8012536 <USB_WritePMA>
            ep->xfer_buff += len;
 801199a:	683b      	ldr	r3, [r7, #0]
 801199c:	695a      	ldr	r2, [r3, #20]
 801199e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80119a2:	441a      	add	r2, r3
 80119a4:	683b      	ldr	r3, [r7, #0]
 80119a6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80119a8:	683b      	ldr	r3, [r7, #0]
 80119aa:	6a1a      	ldr	r2, [r3, #32]
 80119ac:	683b      	ldr	r3, [r7, #0]
 80119ae:	691b      	ldr	r3, [r3, #16]
 80119b0:	429a      	cmp	r2, r3
 80119b2:	d907      	bls.n	80119c4 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 80119b4:	683b      	ldr	r3, [r7, #0]
 80119b6:	6a1a      	ldr	r2, [r3, #32]
 80119b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80119bc:	1ad2      	subs	r2, r2, r3
 80119be:	683b      	ldr	r3, [r7, #0]
 80119c0:	621a      	str	r2, [r3, #32]
 80119c2:	e006      	b.n	80119d2 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 80119c4:	683b      	ldr	r3, [r7, #0]
 80119c6:	6a1b      	ldr	r3, [r3, #32]
 80119c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80119cc:	683b      	ldr	r3, [r7, #0]
 80119ce:	2200      	movs	r2, #0
 80119d0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80119d2:	683b      	ldr	r3, [r7, #0]
 80119d4:	785b      	ldrb	r3, [r3, #1]
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d16b      	bne.n	8011ab2 <USB_EPStartXfer+0x344>
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	61bb      	str	r3, [r7, #24]
 80119de:	687b      	ldr	r3, [r7, #4]
 80119e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80119e4:	b29b      	uxth	r3, r3
 80119e6:	461a      	mov	r2, r3
 80119e8:	69bb      	ldr	r3, [r7, #24]
 80119ea:	4413      	add	r3, r2
 80119ec:	61bb      	str	r3, [r7, #24]
 80119ee:	683b      	ldr	r3, [r7, #0]
 80119f0:	781b      	ldrb	r3, [r3, #0]
 80119f2:	00da      	lsls	r2, r3, #3
 80119f4:	69bb      	ldr	r3, [r7, #24]
 80119f6:	4413      	add	r3, r2
 80119f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80119fc:	617b      	str	r3, [r7, #20]
 80119fe:	697b      	ldr	r3, [r7, #20]
 8011a00:	881b      	ldrh	r3, [r3, #0]
 8011a02:	b29b      	uxth	r3, r3
 8011a04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011a08:	b29a      	uxth	r2, r3
 8011a0a:	697b      	ldr	r3, [r7, #20]
 8011a0c:	801a      	strh	r2, [r3, #0]
 8011a0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d10a      	bne.n	8011a2c <USB_EPStartXfer+0x2be>
 8011a16:	697b      	ldr	r3, [r7, #20]
 8011a18:	881b      	ldrh	r3, [r3, #0]
 8011a1a:	b29b      	uxth	r3, r3
 8011a1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011a20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011a24:	b29a      	uxth	r2, r3
 8011a26:	697b      	ldr	r3, [r7, #20]
 8011a28:	801a      	strh	r2, [r3, #0]
 8011a2a:	e05d      	b.n	8011ae8 <USB_EPStartXfer+0x37a>
 8011a2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a30:	2b3e      	cmp	r3, #62	@ 0x3e
 8011a32:	d81c      	bhi.n	8011a6e <USB_EPStartXfer+0x300>
 8011a34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a38:	085b      	lsrs	r3, r3, #1
 8011a3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011a3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a42:	f003 0301 	and.w	r3, r3, #1
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d004      	beq.n	8011a54 <USB_EPStartXfer+0x2e6>
 8011a4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011a4e:	3301      	adds	r3, #1
 8011a50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011a54:	697b      	ldr	r3, [r7, #20]
 8011a56:	881b      	ldrh	r3, [r3, #0]
 8011a58:	b29a      	uxth	r2, r3
 8011a5a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011a5e:	b29b      	uxth	r3, r3
 8011a60:	029b      	lsls	r3, r3, #10
 8011a62:	b29b      	uxth	r3, r3
 8011a64:	4313      	orrs	r3, r2
 8011a66:	b29a      	uxth	r2, r3
 8011a68:	697b      	ldr	r3, [r7, #20]
 8011a6a:	801a      	strh	r2, [r3, #0]
 8011a6c:	e03c      	b.n	8011ae8 <USB_EPStartXfer+0x37a>
 8011a6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a72:	095b      	lsrs	r3, r3, #5
 8011a74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011a78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a7c:	f003 031f 	and.w	r3, r3, #31
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	d104      	bne.n	8011a8e <USB_EPStartXfer+0x320>
 8011a84:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011a88:	3b01      	subs	r3, #1
 8011a8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011a8e:	697b      	ldr	r3, [r7, #20]
 8011a90:	881b      	ldrh	r3, [r3, #0]
 8011a92:	b29a      	uxth	r2, r3
 8011a94:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011a98:	b29b      	uxth	r3, r3
 8011a9a:	029b      	lsls	r3, r3, #10
 8011a9c:	b29b      	uxth	r3, r3
 8011a9e:	4313      	orrs	r3, r2
 8011aa0:	b29b      	uxth	r3, r3
 8011aa2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011aa6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011aaa:	b29a      	uxth	r2, r3
 8011aac:	697b      	ldr	r3, [r7, #20]
 8011aae:	801a      	strh	r2, [r3, #0]
 8011ab0:	e01a      	b.n	8011ae8 <USB_EPStartXfer+0x37a>
 8011ab2:	683b      	ldr	r3, [r7, #0]
 8011ab4:	785b      	ldrb	r3, [r3, #1]
 8011ab6:	2b01      	cmp	r3, #1
 8011ab8:	d116      	bne.n	8011ae8 <USB_EPStartXfer+0x37a>
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	623b      	str	r3, [r7, #32]
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011ac4:	b29b      	uxth	r3, r3
 8011ac6:	461a      	mov	r2, r3
 8011ac8:	6a3b      	ldr	r3, [r7, #32]
 8011aca:	4413      	add	r3, r2
 8011acc:	623b      	str	r3, [r7, #32]
 8011ace:	683b      	ldr	r3, [r7, #0]
 8011ad0:	781b      	ldrb	r3, [r3, #0]
 8011ad2:	00da      	lsls	r2, r3, #3
 8011ad4:	6a3b      	ldr	r3, [r7, #32]
 8011ad6:	4413      	add	r3, r2
 8011ad8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011adc:	61fb      	str	r3, [r7, #28]
 8011ade:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ae2:	b29a      	uxth	r2, r3
 8011ae4:	69fb      	ldr	r3, [r7, #28]
 8011ae6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8011ae8:	683b      	ldr	r3, [r7, #0]
 8011aea:	891b      	ldrh	r3, [r3, #8]
 8011aec:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011af0:	683b      	ldr	r3, [r7, #0]
 8011af2:	6959      	ldr	r1, [r3, #20]
 8011af4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011af8:	b29b      	uxth	r3, r3
 8011afa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011afe:	6878      	ldr	r0, [r7, #4]
 8011b00:	f000 fd19 	bl	8012536 <USB_WritePMA>
 8011b04:	e2e2      	b.n	80120cc <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8011b06:	683b      	ldr	r3, [r7, #0]
 8011b08:	785b      	ldrb	r3, [r3, #1]
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	d16b      	bne.n	8011be6 <USB_EPStartXfer+0x478>
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011b18:	b29b      	uxth	r3, r3
 8011b1a:	461a      	mov	r2, r3
 8011b1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011b1e:	4413      	add	r3, r2
 8011b20:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011b22:	683b      	ldr	r3, [r7, #0]
 8011b24:	781b      	ldrb	r3, [r3, #0]
 8011b26:	00da      	lsls	r2, r3, #3
 8011b28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011b2a:	4413      	add	r3, r2
 8011b2c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011b30:	647b      	str	r3, [r7, #68]	@ 0x44
 8011b32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b34:	881b      	ldrh	r3, [r3, #0]
 8011b36:	b29b      	uxth	r3, r3
 8011b38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011b3c:	b29a      	uxth	r2, r3
 8011b3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b40:	801a      	strh	r2, [r3, #0]
 8011b42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d10a      	bne.n	8011b60 <USB_EPStartXfer+0x3f2>
 8011b4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b4c:	881b      	ldrh	r3, [r3, #0]
 8011b4e:	b29b      	uxth	r3, r3
 8011b50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011b54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011b58:	b29a      	uxth	r2, r3
 8011b5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b5c:	801a      	strh	r2, [r3, #0]
 8011b5e:	e05d      	b.n	8011c1c <USB_EPStartXfer+0x4ae>
 8011b60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b64:	2b3e      	cmp	r3, #62	@ 0x3e
 8011b66:	d81c      	bhi.n	8011ba2 <USB_EPStartXfer+0x434>
 8011b68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b6c:	085b      	lsrs	r3, r3, #1
 8011b6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011b72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b76:	f003 0301 	and.w	r3, r3, #1
 8011b7a:	2b00      	cmp	r3, #0
 8011b7c:	d004      	beq.n	8011b88 <USB_EPStartXfer+0x41a>
 8011b7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011b82:	3301      	adds	r3, #1
 8011b84:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011b88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b8a:	881b      	ldrh	r3, [r3, #0]
 8011b8c:	b29a      	uxth	r2, r3
 8011b8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011b92:	b29b      	uxth	r3, r3
 8011b94:	029b      	lsls	r3, r3, #10
 8011b96:	b29b      	uxth	r3, r3
 8011b98:	4313      	orrs	r3, r2
 8011b9a:	b29a      	uxth	r2, r3
 8011b9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b9e:	801a      	strh	r2, [r3, #0]
 8011ba0:	e03c      	b.n	8011c1c <USB_EPStartXfer+0x4ae>
 8011ba2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ba6:	095b      	lsrs	r3, r3, #5
 8011ba8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011bac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011bb0:	f003 031f 	and.w	r3, r3, #31
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	d104      	bne.n	8011bc2 <USB_EPStartXfer+0x454>
 8011bb8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011bbc:	3b01      	subs	r3, #1
 8011bbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011bc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011bc4:	881b      	ldrh	r3, [r3, #0]
 8011bc6:	b29a      	uxth	r2, r3
 8011bc8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011bcc:	b29b      	uxth	r3, r3
 8011bce:	029b      	lsls	r3, r3, #10
 8011bd0:	b29b      	uxth	r3, r3
 8011bd2:	4313      	orrs	r3, r2
 8011bd4:	b29b      	uxth	r3, r3
 8011bd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011bda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011bde:	b29a      	uxth	r2, r3
 8011be0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011be2:	801a      	strh	r2, [r3, #0]
 8011be4:	e01a      	b.n	8011c1c <USB_EPStartXfer+0x4ae>
 8011be6:	683b      	ldr	r3, [r7, #0]
 8011be8:	785b      	ldrb	r3, [r3, #1]
 8011bea:	2b01      	cmp	r3, #1
 8011bec:	d116      	bne.n	8011c1c <USB_EPStartXfer+0x4ae>
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	653b      	str	r3, [r7, #80]	@ 0x50
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011bf8:	b29b      	uxth	r3, r3
 8011bfa:	461a      	mov	r2, r3
 8011bfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011bfe:	4413      	add	r3, r2
 8011c00:	653b      	str	r3, [r7, #80]	@ 0x50
 8011c02:	683b      	ldr	r3, [r7, #0]
 8011c04:	781b      	ldrb	r3, [r3, #0]
 8011c06:	00da      	lsls	r2, r3, #3
 8011c08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011c0a:	4413      	add	r3, r2
 8011c0c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011c10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011c12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c16:	b29a      	uxth	r2, r3
 8011c18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011c1a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8011c1c:	683b      	ldr	r3, [r7, #0]
 8011c1e:	891b      	ldrh	r3, [r3, #8]
 8011c20:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011c24:	683b      	ldr	r3, [r7, #0]
 8011c26:	6959      	ldr	r1, [r3, #20]
 8011c28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c2c:	b29b      	uxth	r3, r3
 8011c2e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011c32:	6878      	ldr	r0, [r7, #4]
 8011c34:	f000 fc7f 	bl	8012536 <USB_WritePMA>
            ep->xfer_buff += len;
 8011c38:	683b      	ldr	r3, [r7, #0]
 8011c3a:	695a      	ldr	r2, [r3, #20]
 8011c3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c40:	441a      	add	r2, r3
 8011c42:	683b      	ldr	r3, [r7, #0]
 8011c44:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8011c46:	683b      	ldr	r3, [r7, #0]
 8011c48:	6a1a      	ldr	r2, [r3, #32]
 8011c4a:	683b      	ldr	r3, [r7, #0]
 8011c4c:	691b      	ldr	r3, [r3, #16]
 8011c4e:	429a      	cmp	r2, r3
 8011c50:	d907      	bls.n	8011c62 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8011c52:	683b      	ldr	r3, [r7, #0]
 8011c54:	6a1a      	ldr	r2, [r3, #32]
 8011c56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c5a:	1ad2      	subs	r2, r2, r3
 8011c5c:	683b      	ldr	r3, [r7, #0]
 8011c5e:	621a      	str	r2, [r3, #32]
 8011c60:	e006      	b.n	8011c70 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8011c62:	683b      	ldr	r3, [r7, #0]
 8011c64:	6a1b      	ldr	r3, [r3, #32]
 8011c66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8011c6a:	683b      	ldr	r3, [r7, #0]
 8011c6c:	2200      	movs	r2, #0
 8011c6e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	643b      	str	r3, [r7, #64]	@ 0x40
 8011c74:	683b      	ldr	r3, [r7, #0]
 8011c76:	785b      	ldrb	r3, [r3, #1]
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d16b      	bne.n	8011d54 <USB_EPStartXfer+0x5e6>
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011c86:	b29b      	uxth	r3, r3
 8011c88:	461a      	mov	r2, r3
 8011c8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c8c:	4413      	add	r3, r2
 8011c8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011c90:	683b      	ldr	r3, [r7, #0]
 8011c92:	781b      	ldrb	r3, [r3, #0]
 8011c94:	00da      	lsls	r2, r3, #3
 8011c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c98:	4413      	add	r3, r2
 8011c9a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011c9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ca2:	881b      	ldrh	r3, [r3, #0]
 8011ca4:	b29b      	uxth	r3, r3
 8011ca6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011caa:	b29a      	uxth	r2, r3
 8011cac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cae:	801a      	strh	r2, [r3, #0]
 8011cb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d10a      	bne.n	8011cce <USB_EPStartXfer+0x560>
 8011cb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cba:	881b      	ldrh	r3, [r3, #0]
 8011cbc:	b29b      	uxth	r3, r3
 8011cbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011cc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011cc6:	b29a      	uxth	r2, r3
 8011cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cca:	801a      	strh	r2, [r3, #0]
 8011ccc:	e05b      	b.n	8011d86 <USB_EPStartXfer+0x618>
 8011cce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011cd2:	2b3e      	cmp	r3, #62	@ 0x3e
 8011cd4:	d81c      	bhi.n	8011d10 <USB_EPStartXfer+0x5a2>
 8011cd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011cda:	085b      	lsrs	r3, r3, #1
 8011cdc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011ce0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ce4:	f003 0301 	and.w	r3, r3, #1
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d004      	beq.n	8011cf6 <USB_EPStartXfer+0x588>
 8011cec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011cf0:	3301      	adds	r3, #1
 8011cf2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011cf8:	881b      	ldrh	r3, [r3, #0]
 8011cfa:	b29a      	uxth	r2, r3
 8011cfc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011d00:	b29b      	uxth	r3, r3
 8011d02:	029b      	lsls	r3, r3, #10
 8011d04:	b29b      	uxth	r3, r3
 8011d06:	4313      	orrs	r3, r2
 8011d08:	b29a      	uxth	r2, r3
 8011d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d0c:	801a      	strh	r2, [r3, #0]
 8011d0e:	e03a      	b.n	8011d86 <USB_EPStartXfer+0x618>
 8011d10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d14:	095b      	lsrs	r3, r3, #5
 8011d16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011d1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d1e:	f003 031f 	and.w	r3, r3, #31
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d104      	bne.n	8011d30 <USB_EPStartXfer+0x5c2>
 8011d26:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011d2a:	3b01      	subs	r3, #1
 8011d2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d32:	881b      	ldrh	r3, [r3, #0]
 8011d34:	b29a      	uxth	r2, r3
 8011d36:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011d3a:	b29b      	uxth	r3, r3
 8011d3c:	029b      	lsls	r3, r3, #10
 8011d3e:	b29b      	uxth	r3, r3
 8011d40:	4313      	orrs	r3, r2
 8011d42:	b29b      	uxth	r3, r3
 8011d44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011d48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011d4c:	b29a      	uxth	r2, r3
 8011d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d50:	801a      	strh	r2, [r3, #0]
 8011d52:	e018      	b.n	8011d86 <USB_EPStartXfer+0x618>
 8011d54:	683b      	ldr	r3, [r7, #0]
 8011d56:	785b      	ldrb	r3, [r3, #1]
 8011d58:	2b01      	cmp	r3, #1
 8011d5a:	d114      	bne.n	8011d86 <USB_EPStartXfer+0x618>
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011d62:	b29b      	uxth	r3, r3
 8011d64:	461a      	mov	r2, r3
 8011d66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011d68:	4413      	add	r3, r2
 8011d6a:	643b      	str	r3, [r7, #64]	@ 0x40
 8011d6c:	683b      	ldr	r3, [r7, #0]
 8011d6e:	781b      	ldrb	r3, [r3, #0]
 8011d70:	00da      	lsls	r2, r3, #3
 8011d72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011d74:	4413      	add	r3, r2
 8011d76:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011d7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011d7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d80:	b29a      	uxth	r2, r3
 8011d82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011d84:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8011d86:	683b      	ldr	r3, [r7, #0]
 8011d88:	895b      	ldrh	r3, [r3, #10]
 8011d8a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011d8e:	683b      	ldr	r3, [r7, #0]
 8011d90:	6959      	ldr	r1, [r3, #20]
 8011d92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011d96:	b29b      	uxth	r3, r3
 8011d98:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011d9c:	6878      	ldr	r0, [r7, #4]
 8011d9e:	f000 fbca 	bl	8012536 <USB_WritePMA>
 8011da2:	e193      	b.n	80120cc <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8011da4:	683b      	ldr	r3, [r7, #0]
 8011da6:	6a1b      	ldr	r3, [r3, #32]
 8011da8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8011dac:	687a      	ldr	r2, [r7, #4]
 8011dae:	683b      	ldr	r3, [r7, #0]
 8011db0:	781b      	ldrb	r3, [r3, #0]
 8011db2:	009b      	lsls	r3, r3, #2
 8011db4:	4413      	add	r3, r2
 8011db6:	881b      	ldrh	r3, [r3, #0]
 8011db8:	b29b      	uxth	r3, r3
 8011dba:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8011dbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011dc2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8011dc6:	687a      	ldr	r2, [r7, #4]
 8011dc8:	683b      	ldr	r3, [r7, #0]
 8011dca:	781b      	ldrb	r3, [r3, #0]
 8011dcc:	009b      	lsls	r3, r3, #2
 8011dce:	441a      	add	r2, r3
 8011dd0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8011dd4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011dd8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ddc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011de0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011de4:	b29b      	uxth	r3, r3
 8011de6:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011df2:	b29b      	uxth	r3, r3
 8011df4:	461a      	mov	r2, r3
 8011df6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011df8:	4413      	add	r3, r2
 8011dfa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011dfc:	683b      	ldr	r3, [r7, #0]
 8011dfe:	781b      	ldrb	r3, [r3, #0]
 8011e00:	00da      	lsls	r2, r3, #3
 8011e02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011e04:	4413      	add	r3, r2
 8011e06:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011e0a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011e0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e10:	b29a      	uxth	r2, r3
 8011e12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011e14:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8011e16:	683b      	ldr	r3, [r7, #0]
 8011e18:	891b      	ldrh	r3, [r3, #8]
 8011e1a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011e1e:	683b      	ldr	r3, [r7, #0]
 8011e20:	6959      	ldr	r1, [r3, #20]
 8011e22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e26:	b29b      	uxth	r3, r3
 8011e28:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011e2c:	6878      	ldr	r0, [r7, #4]
 8011e2e:	f000 fb82 	bl	8012536 <USB_WritePMA>
 8011e32:	e14b      	b.n	80120cc <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8011e34:	683b      	ldr	r3, [r7, #0]
 8011e36:	6a1a      	ldr	r2, [r3, #32]
 8011e38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e3c:	1ad2      	subs	r2, r2, r3
 8011e3e:	683b      	ldr	r3, [r7, #0]
 8011e40:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8011e42:	687a      	ldr	r2, [r7, #4]
 8011e44:	683b      	ldr	r3, [r7, #0]
 8011e46:	781b      	ldrb	r3, [r3, #0]
 8011e48:	009b      	lsls	r3, r3, #2
 8011e4a:	4413      	add	r3, r2
 8011e4c:	881b      	ldrh	r3, [r3, #0]
 8011e4e:	b29b      	uxth	r3, r3
 8011e50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	f000 809a 	beq.w	8011f8e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	673b      	str	r3, [r7, #112]	@ 0x70
 8011e5e:	683b      	ldr	r3, [r7, #0]
 8011e60:	785b      	ldrb	r3, [r3, #1]
 8011e62:	2b00      	cmp	r3, #0
 8011e64:	d16b      	bne.n	8011f3e <USB_EPStartXfer+0x7d0>
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011e70:	b29b      	uxth	r3, r3
 8011e72:	461a      	mov	r2, r3
 8011e74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011e76:	4413      	add	r3, r2
 8011e78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011e7a:	683b      	ldr	r3, [r7, #0]
 8011e7c:	781b      	ldrb	r3, [r3, #0]
 8011e7e:	00da      	lsls	r2, r3, #3
 8011e80:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011e82:	4413      	add	r3, r2
 8011e84:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011e88:	667b      	str	r3, [r7, #100]	@ 0x64
 8011e8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011e8c:	881b      	ldrh	r3, [r3, #0]
 8011e8e:	b29b      	uxth	r3, r3
 8011e90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011e94:	b29a      	uxth	r2, r3
 8011e96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011e98:	801a      	strh	r2, [r3, #0]
 8011e9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d10a      	bne.n	8011eb8 <USB_EPStartXfer+0x74a>
 8011ea2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011ea4:	881b      	ldrh	r3, [r3, #0]
 8011ea6:	b29b      	uxth	r3, r3
 8011ea8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011eac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011eb0:	b29a      	uxth	r2, r3
 8011eb2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011eb4:	801a      	strh	r2, [r3, #0]
 8011eb6:	e05b      	b.n	8011f70 <USB_EPStartXfer+0x802>
 8011eb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ebc:	2b3e      	cmp	r3, #62	@ 0x3e
 8011ebe:	d81c      	bhi.n	8011efa <USB_EPStartXfer+0x78c>
 8011ec0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ec4:	085b      	lsrs	r3, r3, #1
 8011ec6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011eca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ece:	f003 0301 	and.w	r3, r3, #1
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	d004      	beq.n	8011ee0 <USB_EPStartXfer+0x772>
 8011ed6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011eda:	3301      	adds	r3, #1
 8011edc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011ee0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011ee2:	881b      	ldrh	r3, [r3, #0]
 8011ee4:	b29a      	uxth	r2, r3
 8011ee6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011eea:	b29b      	uxth	r3, r3
 8011eec:	029b      	lsls	r3, r3, #10
 8011eee:	b29b      	uxth	r3, r3
 8011ef0:	4313      	orrs	r3, r2
 8011ef2:	b29a      	uxth	r2, r3
 8011ef4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011ef6:	801a      	strh	r2, [r3, #0]
 8011ef8:	e03a      	b.n	8011f70 <USB_EPStartXfer+0x802>
 8011efa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011efe:	095b      	lsrs	r3, r3, #5
 8011f00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011f04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f08:	f003 031f 	and.w	r3, r3, #31
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d104      	bne.n	8011f1a <USB_EPStartXfer+0x7ac>
 8011f10:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011f14:	3b01      	subs	r3, #1
 8011f16:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011f1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011f1c:	881b      	ldrh	r3, [r3, #0]
 8011f1e:	b29a      	uxth	r2, r3
 8011f20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011f24:	b29b      	uxth	r3, r3
 8011f26:	029b      	lsls	r3, r3, #10
 8011f28:	b29b      	uxth	r3, r3
 8011f2a:	4313      	orrs	r3, r2
 8011f2c:	b29b      	uxth	r3, r3
 8011f2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011f32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011f36:	b29a      	uxth	r2, r3
 8011f38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011f3a:	801a      	strh	r2, [r3, #0]
 8011f3c:	e018      	b.n	8011f70 <USB_EPStartXfer+0x802>
 8011f3e:	683b      	ldr	r3, [r7, #0]
 8011f40:	785b      	ldrb	r3, [r3, #1]
 8011f42:	2b01      	cmp	r3, #1
 8011f44:	d114      	bne.n	8011f70 <USB_EPStartXfer+0x802>
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011f4c:	b29b      	uxth	r3, r3
 8011f4e:	461a      	mov	r2, r3
 8011f50:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011f52:	4413      	add	r3, r2
 8011f54:	673b      	str	r3, [r7, #112]	@ 0x70
 8011f56:	683b      	ldr	r3, [r7, #0]
 8011f58:	781b      	ldrb	r3, [r3, #0]
 8011f5a:	00da      	lsls	r2, r3, #3
 8011f5c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011f5e:	4413      	add	r3, r2
 8011f60:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011f64:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8011f66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f6a:	b29a      	uxth	r2, r3
 8011f6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011f6e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8011f70:	683b      	ldr	r3, [r7, #0]
 8011f72:	895b      	ldrh	r3, [r3, #10]
 8011f74:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011f78:	683b      	ldr	r3, [r7, #0]
 8011f7a:	6959      	ldr	r1, [r3, #20]
 8011f7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f80:	b29b      	uxth	r3, r3
 8011f82:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011f86:	6878      	ldr	r0, [r7, #4]
 8011f88:	f000 fad5 	bl	8012536 <USB_WritePMA>
 8011f8c:	e09e      	b.n	80120cc <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8011f8e:	683b      	ldr	r3, [r7, #0]
 8011f90:	785b      	ldrb	r3, [r3, #1]
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	d16b      	bne.n	801206e <USB_EPStartXfer+0x900>
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011fa0:	b29b      	uxth	r3, r3
 8011fa2:	461a      	mov	r2, r3
 8011fa4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011fa6:	4413      	add	r3, r2
 8011fa8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011faa:	683b      	ldr	r3, [r7, #0]
 8011fac:	781b      	ldrb	r3, [r3, #0]
 8011fae:	00da      	lsls	r2, r3, #3
 8011fb0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011fb2:	4413      	add	r3, r2
 8011fb4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011fb8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011fba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011fbc:	881b      	ldrh	r3, [r3, #0]
 8011fbe:	b29b      	uxth	r3, r3
 8011fc0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011fc4:	b29a      	uxth	r2, r3
 8011fc6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011fc8:	801a      	strh	r2, [r3, #0]
 8011fca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011fce:	2b00      	cmp	r3, #0
 8011fd0:	d10a      	bne.n	8011fe8 <USB_EPStartXfer+0x87a>
 8011fd2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011fd4:	881b      	ldrh	r3, [r3, #0]
 8011fd6:	b29b      	uxth	r3, r3
 8011fd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011fdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011fe0:	b29a      	uxth	r2, r3
 8011fe2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011fe4:	801a      	strh	r2, [r3, #0]
 8011fe6:	e063      	b.n	80120b0 <USB_EPStartXfer+0x942>
 8011fe8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011fec:	2b3e      	cmp	r3, #62	@ 0x3e
 8011fee:	d81c      	bhi.n	801202a <USB_EPStartXfer+0x8bc>
 8011ff0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ff4:	085b      	lsrs	r3, r3, #1
 8011ff6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011ffa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ffe:	f003 0301 	and.w	r3, r3, #1
 8012002:	2b00      	cmp	r3, #0
 8012004:	d004      	beq.n	8012010 <USB_EPStartXfer+0x8a2>
 8012006:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801200a:	3301      	adds	r3, #1
 801200c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012010:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012012:	881b      	ldrh	r3, [r3, #0]
 8012014:	b29a      	uxth	r2, r3
 8012016:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801201a:	b29b      	uxth	r3, r3
 801201c:	029b      	lsls	r3, r3, #10
 801201e:	b29b      	uxth	r3, r3
 8012020:	4313      	orrs	r3, r2
 8012022:	b29a      	uxth	r2, r3
 8012024:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012026:	801a      	strh	r2, [r3, #0]
 8012028:	e042      	b.n	80120b0 <USB_EPStartXfer+0x942>
 801202a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801202e:	095b      	lsrs	r3, r3, #5
 8012030:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012034:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012038:	f003 031f 	and.w	r3, r3, #31
 801203c:	2b00      	cmp	r3, #0
 801203e:	d104      	bne.n	801204a <USB_EPStartXfer+0x8dc>
 8012040:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012044:	3b01      	subs	r3, #1
 8012046:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801204a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801204c:	881b      	ldrh	r3, [r3, #0]
 801204e:	b29a      	uxth	r2, r3
 8012050:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012054:	b29b      	uxth	r3, r3
 8012056:	029b      	lsls	r3, r3, #10
 8012058:	b29b      	uxth	r3, r3
 801205a:	4313      	orrs	r3, r2
 801205c:	b29b      	uxth	r3, r3
 801205e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012062:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012066:	b29a      	uxth	r2, r3
 8012068:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801206a:	801a      	strh	r2, [r3, #0]
 801206c:	e020      	b.n	80120b0 <USB_EPStartXfer+0x942>
 801206e:	683b      	ldr	r3, [r7, #0]
 8012070:	785b      	ldrb	r3, [r3, #1]
 8012072:	2b01      	cmp	r3, #1
 8012074:	d11c      	bne.n	80120b0 <USB_EPStartXfer+0x942>
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012082:	b29b      	uxth	r3, r3
 8012084:	461a      	mov	r2, r3
 8012086:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801208a:	4413      	add	r3, r2
 801208c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012090:	683b      	ldr	r3, [r7, #0]
 8012092:	781b      	ldrb	r3, [r3, #0]
 8012094:	00da      	lsls	r2, r3, #3
 8012096:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801209a:	4413      	add	r3, r2
 801209c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80120a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80120a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80120a8:	b29a      	uxth	r2, r3
 80120aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80120ae:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80120b0:	683b      	ldr	r3, [r7, #0]
 80120b2:	891b      	ldrh	r3, [r3, #8]
 80120b4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80120b8:	683b      	ldr	r3, [r7, #0]
 80120ba:	6959      	ldr	r1, [r3, #20]
 80120bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80120c0:	b29b      	uxth	r3, r3
 80120c2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80120c6:	6878      	ldr	r0, [r7, #4]
 80120c8:	f000 fa35 	bl	8012536 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80120cc:	687a      	ldr	r2, [r7, #4]
 80120ce:	683b      	ldr	r3, [r7, #0]
 80120d0:	781b      	ldrb	r3, [r3, #0]
 80120d2:	009b      	lsls	r3, r3, #2
 80120d4:	4413      	add	r3, r2
 80120d6:	881b      	ldrh	r3, [r3, #0]
 80120d8:	b29b      	uxth	r3, r3
 80120da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80120de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80120e2:	817b      	strh	r3, [r7, #10]
 80120e4:	897b      	ldrh	r3, [r7, #10]
 80120e6:	f083 0310 	eor.w	r3, r3, #16
 80120ea:	817b      	strh	r3, [r7, #10]
 80120ec:	897b      	ldrh	r3, [r7, #10]
 80120ee:	f083 0320 	eor.w	r3, r3, #32
 80120f2:	817b      	strh	r3, [r7, #10]
 80120f4:	687a      	ldr	r2, [r7, #4]
 80120f6:	683b      	ldr	r3, [r7, #0]
 80120f8:	781b      	ldrb	r3, [r3, #0]
 80120fa:	009b      	lsls	r3, r3, #2
 80120fc:	441a      	add	r2, r3
 80120fe:	897b      	ldrh	r3, [r7, #10]
 8012100:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012104:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012108:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801210c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012110:	b29b      	uxth	r3, r3
 8012112:	8013      	strh	r3, [r2, #0]
 8012114:	e0d5      	b.n	80122c2 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8012116:	683b      	ldr	r3, [r7, #0]
 8012118:	7b1b      	ldrb	r3, [r3, #12]
 801211a:	2b00      	cmp	r3, #0
 801211c:	d156      	bne.n	80121cc <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 801211e:	683b      	ldr	r3, [r7, #0]
 8012120:	699b      	ldr	r3, [r3, #24]
 8012122:	2b00      	cmp	r3, #0
 8012124:	d122      	bne.n	801216c <USB_EPStartXfer+0x9fe>
 8012126:	683b      	ldr	r3, [r7, #0]
 8012128:	78db      	ldrb	r3, [r3, #3]
 801212a:	2b00      	cmp	r3, #0
 801212c:	d11e      	bne.n	801216c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 801212e:	687a      	ldr	r2, [r7, #4]
 8012130:	683b      	ldr	r3, [r7, #0]
 8012132:	781b      	ldrb	r3, [r3, #0]
 8012134:	009b      	lsls	r3, r3, #2
 8012136:	4413      	add	r3, r2
 8012138:	881b      	ldrh	r3, [r3, #0]
 801213a:	b29b      	uxth	r3, r3
 801213c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012140:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012144:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8012148:	687a      	ldr	r2, [r7, #4]
 801214a:	683b      	ldr	r3, [r7, #0]
 801214c:	781b      	ldrb	r3, [r3, #0]
 801214e:	009b      	lsls	r3, r3, #2
 8012150:	441a      	add	r2, r3
 8012152:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8012156:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801215a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801215e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8012162:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012166:	b29b      	uxth	r3, r3
 8012168:	8013      	strh	r3, [r2, #0]
 801216a:	e01d      	b.n	80121a8 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 801216c:	687a      	ldr	r2, [r7, #4]
 801216e:	683b      	ldr	r3, [r7, #0]
 8012170:	781b      	ldrb	r3, [r3, #0]
 8012172:	009b      	lsls	r3, r3, #2
 8012174:	4413      	add	r3, r2
 8012176:	881b      	ldrh	r3, [r3, #0]
 8012178:	b29b      	uxth	r3, r3
 801217a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 801217e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012182:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8012186:	687a      	ldr	r2, [r7, #4]
 8012188:	683b      	ldr	r3, [r7, #0]
 801218a:	781b      	ldrb	r3, [r3, #0]
 801218c:	009b      	lsls	r3, r3, #2
 801218e:	441a      	add	r2, r3
 8012190:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8012194:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012198:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801219c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80121a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80121a4:	b29b      	uxth	r3, r3
 80121a6:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80121a8:	683b      	ldr	r3, [r7, #0]
 80121aa:	699a      	ldr	r2, [r3, #24]
 80121ac:	683b      	ldr	r3, [r7, #0]
 80121ae:	691b      	ldr	r3, [r3, #16]
 80121b0:	429a      	cmp	r2, r3
 80121b2:	d907      	bls.n	80121c4 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 80121b4:	683b      	ldr	r3, [r7, #0]
 80121b6:	699a      	ldr	r2, [r3, #24]
 80121b8:	683b      	ldr	r3, [r7, #0]
 80121ba:	691b      	ldr	r3, [r3, #16]
 80121bc:	1ad2      	subs	r2, r2, r3
 80121be:	683b      	ldr	r3, [r7, #0]
 80121c0:	619a      	str	r2, [r3, #24]
 80121c2:	e054      	b.n	801226e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 80121c4:	683b      	ldr	r3, [r7, #0]
 80121c6:	2200      	movs	r2, #0
 80121c8:	619a      	str	r2, [r3, #24]
 80121ca:	e050      	b.n	801226e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80121cc:	683b      	ldr	r3, [r7, #0]
 80121ce:	78db      	ldrb	r3, [r3, #3]
 80121d0:	2b02      	cmp	r3, #2
 80121d2:	d142      	bne.n	801225a <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80121d4:	683b      	ldr	r3, [r7, #0]
 80121d6:	69db      	ldr	r3, [r3, #28]
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d048      	beq.n	801226e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80121dc:	687a      	ldr	r2, [r7, #4]
 80121de:	683b      	ldr	r3, [r7, #0]
 80121e0:	781b      	ldrb	r3, [r3, #0]
 80121e2:	009b      	lsls	r3, r3, #2
 80121e4:	4413      	add	r3, r2
 80121e6:	881b      	ldrh	r3, [r3, #0]
 80121e8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80121ec:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80121f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d005      	beq.n	8012204 <USB_EPStartXfer+0xa96>
 80121f8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80121fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012200:	2b00      	cmp	r3, #0
 8012202:	d10b      	bne.n	801221c <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012204:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012208:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 801220c:	2b00      	cmp	r3, #0
 801220e:	d12e      	bne.n	801226e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012210:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012214:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012218:	2b00      	cmp	r3, #0
 801221a:	d128      	bne.n	801226e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 801221c:	687a      	ldr	r2, [r7, #4]
 801221e:	683b      	ldr	r3, [r7, #0]
 8012220:	781b      	ldrb	r3, [r3, #0]
 8012222:	009b      	lsls	r3, r3, #2
 8012224:	4413      	add	r3, r2
 8012226:	881b      	ldrh	r3, [r3, #0]
 8012228:	b29b      	uxth	r3, r3
 801222a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801222e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012232:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8012236:	687a      	ldr	r2, [r7, #4]
 8012238:	683b      	ldr	r3, [r7, #0]
 801223a:	781b      	ldrb	r3, [r3, #0]
 801223c:	009b      	lsls	r3, r3, #2
 801223e:	441a      	add	r2, r3
 8012240:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8012244:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012248:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801224c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012250:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012254:	b29b      	uxth	r3, r3
 8012256:	8013      	strh	r3, [r2, #0]
 8012258:	e009      	b.n	801226e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 801225a:	683b      	ldr	r3, [r7, #0]
 801225c:	78db      	ldrb	r3, [r3, #3]
 801225e:	2b01      	cmp	r3, #1
 8012260:	d103      	bne.n	801226a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8012262:	683b      	ldr	r3, [r7, #0]
 8012264:	2200      	movs	r2, #0
 8012266:	619a      	str	r2, [r3, #24]
 8012268:	e001      	b.n	801226e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 801226a:	2301      	movs	r3, #1
 801226c:	e02a      	b.n	80122c4 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801226e:	687a      	ldr	r2, [r7, #4]
 8012270:	683b      	ldr	r3, [r7, #0]
 8012272:	781b      	ldrb	r3, [r3, #0]
 8012274:	009b      	lsls	r3, r3, #2
 8012276:	4413      	add	r3, r2
 8012278:	881b      	ldrh	r3, [r3, #0]
 801227a:	b29b      	uxth	r3, r3
 801227c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012280:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012284:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012288:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801228c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012290:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8012294:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012298:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 801229c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80122a0:	687a      	ldr	r2, [r7, #4]
 80122a2:	683b      	ldr	r3, [r7, #0]
 80122a4:	781b      	ldrb	r3, [r3, #0]
 80122a6:	009b      	lsls	r3, r3, #2
 80122a8:	441a      	add	r2, r3
 80122aa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80122ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80122b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80122b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80122ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80122be:	b29b      	uxth	r3, r3
 80122c0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80122c2:	2300      	movs	r3, #0
}
 80122c4:	4618      	mov	r0, r3
 80122c6:	37b0      	adds	r7, #176	@ 0xb0
 80122c8:	46bd      	mov	sp, r7
 80122ca:	bd80      	pop	{r7, pc}

080122cc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80122cc:	b480      	push	{r7}
 80122ce:	b085      	sub	sp, #20
 80122d0:	af00      	add	r7, sp, #0
 80122d2:	6078      	str	r0, [r7, #4]
 80122d4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80122d6:	683b      	ldr	r3, [r7, #0]
 80122d8:	785b      	ldrb	r3, [r3, #1]
 80122da:	2b00      	cmp	r3, #0
 80122dc:	d020      	beq.n	8012320 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80122de:	687a      	ldr	r2, [r7, #4]
 80122e0:	683b      	ldr	r3, [r7, #0]
 80122e2:	781b      	ldrb	r3, [r3, #0]
 80122e4:	009b      	lsls	r3, r3, #2
 80122e6:	4413      	add	r3, r2
 80122e8:	881b      	ldrh	r3, [r3, #0]
 80122ea:	b29b      	uxth	r3, r3
 80122ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80122f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80122f4:	81bb      	strh	r3, [r7, #12]
 80122f6:	89bb      	ldrh	r3, [r7, #12]
 80122f8:	f083 0310 	eor.w	r3, r3, #16
 80122fc:	81bb      	strh	r3, [r7, #12]
 80122fe:	687a      	ldr	r2, [r7, #4]
 8012300:	683b      	ldr	r3, [r7, #0]
 8012302:	781b      	ldrb	r3, [r3, #0]
 8012304:	009b      	lsls	r3, r3, #2
 8012306:	441a      	add	r2, r3
 8012308:	89bb      	ldrh	r3, [r7, #12]
 801230a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801230e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012312:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012316:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801231a:	b29b      	uxth	r3, r3
 801231c:	8013      	strh	r3, [r2, #0]
 801231e:	e01f      	b.n	8012360 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8012320:	687a      	ldr	r2, [r7, #4]
 8012322:	683b      	ldr	r3, [r7, #0]
 8012324:	781b      	ldrb	r3, [r3, #0]
 8012326:	009b      	lsls	r3, r3, #2
 8012328:	4413      	add	r3, r2
 801232a:	881b      	ldrh	r3, [r3, #0]
 801232c:	b29b      	uxth	r3, r3
 801232e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012332:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012336:	81fb      	strh	r3, [r7, #14]
 8012338:	89fb      	ldrh	r3, [r7, #14]
 801233a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801233e:	81fb      	strh	r3, [r7, #14]
 8012340:	687a      	ldr	r2, [r7, #4]
 8012342:	683b      	ldr	r3, [r7, #0]
 8012344:	781b      	ldrb	r3, [r3, #0]
 8012346:	009b      	lsls	r3, r3, #2
 8012348:	441a      	add	r2, r3
 801234a:	89fb      	ldrh	r3, [r7, #14]
 801234c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012350:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012354:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012358:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801235c:	b29b      	uxth	r3, r3
 801235e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012360:	2300      	movs	r3, #0
}
 8012362:	4618      	mov	r0, r3
 8012364:	3714      	adds	r7, #20
 8012366:	46bd      	mov	sp, r7
 8012368:	f85d 7b04 	ldr.w	r7, [sp], #4
 801236c:	4770      	bx	lr

0801236e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 801236e:	b480      	push	{r7}
 8012370:	b087      	sub	sp, #28
 8012372:	af00      	add	r7, sp, #0
 8012374:	6078      	str	r0, [r7, #4]
 8012376:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8012378:	683b      	ldr	r3, [r7, #0]
 801237a:	785b      	ldrb	r3, [r3, #1]
 801237c:	2b00      	cmp	r3, #0
 801237e:	d04c      	beq.n	801241a <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8012380:	687a      	ldr	r2, [r7, #4]
 8012382:	683b      	ldr	r3, [r7, #0]
 8012384:	781b      	ldrb	r3, [r3, #0]
 8012386:	009b      	lsls	r3, r3, #2
 8012388:	4413      	add	r3, r2
 801238a:	881b      	ldrh	r3, [r3, #0]
 801238c:	823b      	strh	r3, [r7, #16]
 801238e:	8a3b      	ldrh	r3, [r7, #16]
 8012390:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012394:	2b00      	cmp	r3, #0
 8012396:	d01b      	beq.n	80123d0 <USB_EPClearStall+0x62>
 8012398:	687a      	ldr	r2, [r7, #4]
 801239a:	683b      	ldr	r3, [r7, #0]
 801239c:	781b      	ldrb	r3, [r3, #0]
 801239e:	009b      	lsls	r3, r3, #2
 80123a0:	4413      	add	r3, r2
 80123a2:	881b      	ldrh	r3, [r3, #0]
 80123a4:	b29b      	uxth	r3, r3
 80123a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80123aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80123ae:	81fb      	strh	r3, [r7, #14]
 80123b0:	687a      	ldr	r2, [r7, #4]
 80123b2:	683b      	ldr	r3, [r7, #0]
 80123b4:	781b      	ldrb	r3, [r3, #0]
 80123b6:	009b      	lsls	r3, r3, #2
 80123b8:	441a      	add	r2, r3
 80123ba:	89fb      	ldrh	r3, [r7, #14]
 80123bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80123c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80123c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80123c8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80123cc:	b29b      	uxth	r3, r3
 80123ce:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80123d0:	683b      	ldr	r3, [r7, #0]
 80123d2:	78db      	ldrb	r3, [r3, #3]
 80123d4:	2b01      	cmp	r3, #1
 80123d6:	d06c      	beq.n	80124b2 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80123d8:	687a      	ldr	r2, [r7, #4]
 80123da:	683b      	ldr	r3, [r7, #0]
 80123dc:	781b      	ldrb	r3, [r3, #0]
 80123de:	009b      	lsls	r3, r3, #2
 80123e0:	4413      	add	r3, r2
 80123e2:	881b      	ldrh	r3, [r3, #0]
 80123e4:	b29b      	uxth	r3, r3
 80123e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80123ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80123ee:	81bb      	strh	r3, [r7, #12]
 80123f0:	89bb      	ldrh	r3, [r7, #12]
 80123f2:	f083 0320 	eor.w	r3, r3, #32
 80123f6:	81bb      	strh	r3, [r7, #12]
 80123f8:	687a      	ldr	r2, [r7, #4]
 80123fa:	683b      	ldr	r3, [r7, #0]
 80123fc:	781b      	ldrb	r3, [r3, #0]
 80123fe:	009b      	lsls	r3, r3, #2
 8012400:	441a      	add	r2, r3
 8012402:	89bb      	ldrh	r3, [r7, #12]
 8012404:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012408:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801240c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012410:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012414:	b29b      	uxth	r3, r3
 8012416:	8013      	strh	r3, [r2, #0]
 8012418:	e04b      	b.n	80124b2 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801241a:	687a      	ldr	r2, [r7, #4]
 801241c:	683b      	ldr	r3, [r7, #0]
 801241e:	781b      	ldrb	r3, [r3, #0]
 8012420:	009b      	lsls	r3, r3, #2
 8012422:	4413      	add	r3, r2
 8012424:	881b      	ldrh	r3, [r3, #0]
 8012426:	82fb      	strh	r3, [r7, #22]
 8012428:	8afb      	ldrh	r3, [r7, #22]
 801242a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801242e:	2b00      	cmp	r3, #0
 8012430:	d01b      	beq.n	801246a <USB_EPClearStall+0xfc>
 8012432:	687a      	ldr	r2, [r7, #4]
 8012434:	683b      	ldr	r3, [r7, #0]
 8012436:	781b      	ldrb	r3, [r3, #0]
 8012438:	009b      	lsls	r3, r3, #2
 801243a:	4413      	add	r3, r2
 801243c:	881b      	ldrh	r3, [r3, #0]
 801243e:	b29b      	uxth	r3, r3
 8012440:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012444:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012448:	82bb      	strh	r3, [r7, #20]
 801244a:	687a      	ldr	r2, [r7, #4]
 801244c:	683b      	ldr	r3, [r7, #0]
 801244e:	781b      	ldrb	r3, [r3, #0]
 8012450:	009b      	lsls	r3, r3, #2
 8012452:	441a      	add	r2, r3
 8012454:	8abb      	ldrh	r3, [r7, #20]
 8012456:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801245a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801245e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012466:	b29b      	uxth	r3, r3
 8012468:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801246a:	687a      	ldr	r2, [r7, #4]
 801246c:	683b      	ldr	r3, [r7, #0]
 801246e:	781b      	ldrb	r3, [r3, #0]
 8012470:	009b      	lsls	r3, r3, #2
 8012472:	4413      	add	r3, r2
 8012474:	881b      	ldrh	r3, [r3, #0]
 8012476:	b29b      	uxth	r3, r3
 8012478:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801247c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012480:	827b      	strh	r3, [r7, #18]
 8012482:	8a7b      	ldrh	r3, [r7, #18]
 8012484:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012488:	827b      	strh	r3, [r7, #18]
 801248a:	8a7b      	ldrh	r3, [r7, #18]
 801248c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012490:	827b      	strh	r3, [r7, #18]
 8012492:	687a      	ldr	r2, [r7, #4]
 8012494:	683b      	ldr	r3, [r7, #0]
 8012496:	781b      	ldrb	r3, [r3, #0]
 8012498:	009b      	lsls	r3, r3, #2
 801249a:	441a      	add	r2, r3
 801249c:	8a7b      	ldrh	r3, [r7, #18]
 801249e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80124a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80124a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80124aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80124ae:	b29b      	uxth	r3, r3
 80124b0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80124b2:	2300      	movs	r3, #0
}
 80124b4:	4618      	mov	r0, r3
 80124b6:	371c      	adds	r7, #28
 80124b8:	46bd      	mov	sp, r7
 80124ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124be:	4770      	bx	lr

080124c0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80124c0:	b480      	push	{r7}
 80124c2:	b083      	sub	sp, #12
 80124c4:	af00      	add	r7, sp, #0
 80124c6:	6078      	str	r0, [r7, #4]
 80124c8:	460b      	mov	r3, r1
 80124ca:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80124cc:	78fb      	ldrb	r3, [r7, #3]
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d103      	bne.n	80124da <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	2280      	movs	r2, #128	@ 0x80
 80124d6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80124da:	2300      	movs	r3, #0
}
 80124dc:	4618      	mov	r0, r3
 80124de:	370c      	adds	r7, #12
 80124e0:	46bd      	mov	sp, r7
 80124e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124e6:	4770      	bx	lr

080124e8 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80124e8:	b480      	push	{r7}
 80124ea:	b083      	sub	sp, #12
 80124ec:	af00      	add	r7, sp, #0
 80124ee:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80124f0:	687b      	ldr	r3, [r7, #4]
 80124f2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80124f6:	b29b      	uxth	r3, r3
 80124f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80124fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012500:	b29a      	uxth	r2, r3
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8012508:	2300      	movs	r3, #0
}
 801250a:	4618      	mov	r0, r3
 801250c:	370c      	adds	r7, #12
 801250e:	46bd      	mov	sp, r7
 8012510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012514:	4770      	bx	lr

08012516 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8012516:	b480      	push	{r7}
 8012518:	b085      	sub	sp, #20
 801251a:	af00      	add	r7, sp, #0
 801251c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8012524:	b29b      	uxth	r3, r3
 8012526:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8012528:	68fb      	ldr	r3, [r7, #12]
}
 801252a:	4618      	mov	r0, r3
 801252c:	3714      	adds	r7, #20
 801252e:	46bd      	mov	sp, r7
 8012530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012534:	4770      	bx	lr

08012536 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8012536:	b480      	push	{r7}
 8012538:	b08b      	sub	sp, #44	@ 0x2c
 801253a:	af00      	add	r7, sp, #0
 801253c:	60f8      	str	r0, [r7, #12]
 801253e:	60b9      	str	r1, [r7, #8]
 8012540:	4611      	mov	r1, r2
 8012542:	461a      	mov	r2, r3
 8012544:	460b      	mov	r3, r1
 8012546:	80fb      	strh	r3, [r7, #6]
 8012548:	4613      	mov	r3, r2
 801254a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 801254c:	88bb      	ldrh	r3, [r7, #4]
 801254e:	3301      	adds	r3, #1
 8012550:	085b      	lsrs	r3, r3, #1
 8012552:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8012554:	68fb      	ldr	r3, [r7, #12]
 8012556:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8012558:	68bb      	ldr	r3, [r7, #8]
 801255a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 801255c:	88fa      	ldrh	r2, [r7, #6]
 801255e:	697b      	ldr	r3, [r7, #20]
 8012560:	4413      	add	r3, r2
 8012562:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012566:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012568:	69bb      	ldr	r3, [r7, #24]
 801256a:	627b      	str	r3, [r7, #36]	@ 0x24
 801256c:	e01c      	b.n	80125a8 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 801256e:	69fb      	ldr	r3, [r7, #28]
 8012570:	781b      	ldrb	r3, [r3, #0]
 8012572:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8012574:	69fb      	ldr	r3, [r7, #28]
 8012576:	3301      	adds	r3, #1
 8012578:	781b      	ldrb	r3, [r3, #0]
 801257a:	b21b      	sxth	r3, r3
 801257c:	021b      	lsls	r3, r3, #8
 801257e:	b21a      	sxth	r2, r3
 8012580:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012584:	4313      	orrs	r3, r2
 8012586:	b21b      	sxth	r3, r3
 8012588:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 801258a:	6a3b      	ldr	r3, [r7, #32]
 801258c:	8a7a      	ldrh	r2, [r7, #18]
 801258e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8012590:	6a3b      	ldr	r3, [r7, #32]
 8012592:	3302      	adds	r3, #2
 8012594:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8012596:	69fb      	ldr	r3, [r7, #28]
 8012598:	3301      	adds	r3, #1
 801259a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 801259c:	69fb      	ldr	r3, [r7, #28]
 801259e:	3301      	adds	r3, #1
 80125a0:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80125a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125a4:	3b01      	subs	r3, #1
 80125a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80125a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d1df      	bne.n	801256e <USB_WritePMA+0x38>
  }
}
 80125ae:	bf00      	nop
 80125b0:	bf00      	nop
 80125b2:	372c      	adds	r7, #44	@ 0x2c
 80125b4:	46bd      	mov	sp, r7
 80125b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125ba:	4770      	bx	lr

080125bc <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80125bc:	b480      	push	{r7}
 80125be:	b08b      	sub	sp, #44	@ 0x2c
 80125c0:	af00      	add	r7, sp, #0
 80125c2:	60f8      	str	r0, [r7, #12]
 80125c4:	60b9      	str	r1, [r7, #8]
 80125c6:	4611      	mov	r1, r2
 80125c8:	461a      	mov	r2, r3
 80125ca:	460b      	mov	r3, r1
 80125cc:	80fb      	strh	r3, [r7, #6]
 80125ce:	4613      	mov	r3, r2
 80125d0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80125d2:	88bb      	ldrh	r3, [r7, #4]
 80125d4:	085b      	lsrs	r3, r3, #1
 80125d6:	b29b      	uxth	r3, r3
 80125d8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80125da:	68fb      	ldr	r3, [r7, #12]
 80125dc:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80125de:	68bb      	ldr	r3, [r7, #8]
 80125e0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80125e2:	88fa      	ldrh	r2, [r7, #6]
 80125e4:	697b      	ldr	r3, [r7, #20]
 80125e6:	4413      	add	r3, r2
 80125e8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80125ec:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80125ee:	69bb      	ldr	r3, [r7, #24]
 80125f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80125f2:	e018      	b.n	8012626 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80125f4:	6a3b      	ldr	r3, [r7, #32]
 80125f6:	881b      	ldrh	r3, [r3, #0]
 80125f8:	b29b      	uxth	r3, r3
 80125fa:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80125fc:	6a3b      	ldr	r3, [r7, #32]
 80125fe:	3302      	adds	r3, #2
 8012600:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8012602:	693b      	ldr	r3, [r7, #16]
 8012604:	b2da      	uxtb	r2, r3
 8012606:	69fb      	ldr	r3, [r7, #28]
 8012608:	701a      	strb	r2, [r3, #0]
    pBuf++;
 801260a:	69fb      	ldr	r3, [r7, #28]
 801260c:	3301      	adds	r3, #1
 801260e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8012610:	693b      	ldr	r3, [r7, #16]
 8012612:	0a1b      	lsrs	r3, r3, #8
 8012614:	b2da      	uxtb	r2, r3
 8012616:	69fb      	ldr	r3, [r7, #28]
 8012618:	701a      	strb	r2, [r3, #0]
    pBuf++;
 801261a:	69fb      	ldr	r3, [r7, #28]
 801261c:	3301      	adds	r3, #1
 801261e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8012620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012622:	3b01      	subs	r3, #1
 8012624:	627b      	str	r3, [r7, #36]	@ 0x24
 8012626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012628:	2b00      	cmp	r3, #0
 801262a:	d1e3      	bne.n	80125f4 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 801262c:	88bb      	ldrh	r3, [r7, #4]
 801262e:	f003 0301 	and.w	r3, r3, #1
 8012632:	b29b      	uxth	r3, r3
 8012634:	2b00      	cmp	r3, #0
 8012636:	d007      	beq.n	8012648 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8012638:	6a3b      	ldr	r3, [r7, #32]
 801263a:	881b      	ldrh	r3, [r3, #0]
 801263c:	b29b      	uxth	r3, r3
 801263e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8012640:	693b      	ldr	r3, [r7, #16]
 8012642:	b2da      	uxtb	r2, r3
 8012644:	69fb      	ldr	r3, [r7, #28]
 8012646:	701a      	strb	r2, [r3, #0]
  }
}
 8012648:	bf00      	nop
 801264a:	372c      	adds	r7, #44	@ 0x2c
 801264c:	46bd      	mov	sp, r7
 801264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012652:	4770      	bx	lr

08012654 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 8012654:	b580      	push	{r7, lr}
 8012656:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8012658:	4907      	ldr	r1, [pc, #28]	@ (8012678 <MX_FATFS_Init+0x24>)
 801265a:	4808      	ldr	r0, [pc, #32]	@ (801267c <MX_FATFS_Init+0x28>)
 801265c:	f004 fc44 	bl	8016ee8 <FATFS_LinkDriver>
 8012660:	4603      	mov	r3, r0
 8012662:	2b00      	cmp	r3, #0
 8012664:	d002      	beq.n	801266c <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 8012666:	f04f 33ff 	mov.w	r3, #4294967295
 801266a:	e003      	b.n	8012674 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 801266c:	4b04      	ldr	r3, [pc, #16]	@ (8012680 <MX_FATFS_Init+0x2c>)
 801266e:	2201      	movs	r2, #1
 8012670:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 8012672:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 8012674:	4618      	mov	r0, r3
 8012676:	bd80      	pop	{r7, pc}
 8012678:	20002984 	.word	0x20002984
 801267c:	20000014 	.word	0x20000014
 8012680:	20002988 	.word	0x20002988

08012684 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8012684:	b480      	push	{r7}
 8012686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8012688:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 801268a:	4618      	mov	r0, r3
 801268c:	46bd      	mov	sp, r7
 801268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012692:	4770      	bx	lr

08012694 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8012694:	b580      	push	{r7, lr}
 8012696:	b082      	sub	sp, #8
 8012698:	af00      	add	r7, sp, #0
 801269a:	4603      	mov	r3, r0
 801269c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 801269e:	79fb      	ldrb	r3, [r7, #7]
 80126a0:	4618      	mov	r0, r3
 80126a2:	f7f5 f9bf 	bl	8007a24 <USER_SPI_initialize>
 80126a6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80126a8:	4618      	mov	r0, r3
 80126aa:	3708      	adds	r7, #8
 80126ac:	46bd      	mov	sp, r7
 80126ae:	bd80      	pop	{r7, pc}

080126b0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80126b0:	b580      	push	{r7, lr}
 80126b2:	b082      	sub	sp, #8
 80126b4:	af00      	add	r7, sp, #0
 80126b6:	4603      	mov	r3, r0
 80126b8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 80126ba:	79fb      	ldrb	r3, [r7, #7]
 80126bc:	4618      	mov	r0, r3
 80126be:	f7f5 fa9d 	bl	8007bfc <USER_SPI_status>
 80126c2:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80126c4:	4618      	mov	r0, r3
 80126c6:	3708      	adds	r7, #8
 80126c8:	46bd      	mov	sp, r7
 80126ca:	bd80      	pop	{r7, pc}

080126cc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80126cc:	b580      	push	{r7, lr}
 80126ce:	b084      	sub	sp, #16
 80126d0:	af00      	add	r7, sp, #0
 80126d2:	60b9      	str	r1, [r7, #8]
 80126d4:	607a      	str	r2, [r7, #4]
 80126d6:	603b      	str	r3, [r7, #0]
 80126d8:	4603      	mov	r3, r0
 80126da:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 80126dc:	7bf8      	ldrb	r0, [r7, #15]
 80126de:	683b      	ldr	r3, [r7, #0]
 80126e0:	687a      	ldr	r2, [r7, #4]
 80126e2:	68b9      	ldr	r1, [r7, #8]
 80126e4:	f7f5 faa0 	bl	8007c28 <USER_SPI_read>
 80126e8:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80126ea:	4618      	mov	r0, r3
 80126ec:	3710      	adds	r7, #16
 80126ee:	46bd      	mov	sp, r7
 80126f0:	bd80      	pop	{r7, pc}

080126f2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80126f2:	b580      	push	{r7, lr}
 80126f4:	b084      	sub	sp, #16
 80126f6:	af00      	add	r7, sp, #0
 80126f8:	60b9      	str	r1, [r7, #8]
 80126fa:	607a      	str	r2, [r7, #4]
 80126fc:	603b      	str	r3, [r7, #0]
 80126fe:	4603      	mov	r3, r0
 8012700:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 8012702:	7bf8      	ldrb	r0, [r7, #15]
 8012704:	683b      	ldr	r3, [r7, #0]
 8012706:	687a      	ldr	r2, [r7, #4]
 8012708:	68b9      	ldr	r1, [r7, #8]
 801270a:	f7f5 faf3 	bl	8007cf4 <USER_SPI_write>
 801270e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8012710:	4618      	mov	r0, r3
 8012712:	3710      	adds	r7, #16
 8012714:	46bd      	mov	sp, r7
 8012716:	bd80      	pop	{r7, pc}

08012718 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8012718:	b580      	push	{r7, lr}
 801271a:	b082      	sub	sp, #8
 801271c:	af00      	add	r7, sp, #0
 801271e:	4603      	mov	r3, r0
 8012720:	603a      	str	r2, [r7, #0]
 8012722:	71fb      	strb	r3, [r7, #7]
 8012724:	460b      	mov	r3, r1
 8012726:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8012728:	79b9      	ldrb	r1, [r7, #6]
 801272a:	79fb      	ldrb	r3, [r7, #7]
 801272c:	683a      	ldr	r2, [r7, #0]
 801272e:	4618      	mov	r0, r3
 8012730:	f7f5 fb5c 	bl	8007dec <USER_SPI_ioctl>
 8012734:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8012736:	4618      	mov	r0, r3
 8012738:	3708      	adds	r7, #8
 801273a:	46bd      	mov	sp, r7
 801273c:	bd80      	pop	{r7, pc}

0801273e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801273e:	b580      	push	{r7, lr}
 8012740:	b084      	sub	sp, #16
 8012742:	af00      	add	r7, sp, #0
 8012744:	6078      	str	r0, [r7, #4]
 8012746:	460b      	mov	r3, r1
 8012748:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 801274a:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 801274e:	f005 f961 	bl	8017a14 <USBD_static_malloc>
 8012752:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8012754:	68fb      	ldr	r3, [r7, #12]
 8012756:	2b00      	cmp	r3, #0
 8012758:	d105      	bne.n	8012766 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	2200      	movs	r2, #0
 801275e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8012762:	2302      	movs	r3, #2
 8012764:	e066      	b.n	8012834 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	68fa      	ldr	r2, [r7, #12]
 801276a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	7c1b      	ldrb	r3, [r3, #16]
 8012772:	2b00      	cmp	r3, #0
 8012774:	d119      	bne.n	80127aa <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8012776:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801277a:	2202      	movs	r2, #2
 801277c:	2181      	movs	r1, #129	@ 0x81
 801277e:	6878      	ldr	r0, [r7, #4]
 8012780:	f004 ffef 	bl	8017762 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	2201      	movs	r2, #1
 8012788:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 801278a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801278e:	2202      	movs	r2, #2
 8012790:	2101      	movs	r1, #1
 8012792:	6878      	ldr	r0, [r7, #4]
 8012794:	f004 ffe5 	bl	8017762 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	2201      	movs	r2, #1
 801279c:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	2210      	movs	r2, #16
 80127a4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 80127a8:	e016      	b.n	80127d8 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80127aa:	2340      	movs	r3, #64	@ 0x40
 80127ac:	2202      	movs	r2, #2
 80127ae:	2181      	movs	r1, #129	@ 0x81
 80127b0:	6878      	ldr	r0, [r7, #4]
 80127b2:	f004 ffd6 	bl	8017762 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	2201      	movs	r2, #1
 80127ba:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80127bc:	2340      	movs	r3, #64	@ 0x40
 80127be:	2202      	movs	r2, #2
 80127c0:	2101      	movs	r1, #1
 80127c2:	6878      	ldr	r0, [r7, #4]
 80127c4:	f004 ffcd 	bl	8017762 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	2201      	movs	r2, #1
 80127cc:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	2210      	movs	r2, #16
 80127d4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80127d8:	2308      	movs	r3, #8
 80127da:	2203      	movs	r2, #3
 80127dc:	2182      	movs	r1, #130	@ 0x82
 80127de:	6878      	ldr	r0, [r7, #4]
 80127e0:	f004 ffbf 	bl	8017762 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	2201      	movs	r2, #1
 80127e8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80127f2:	681b      	ldr	r3, [r3, #0]
 80127f4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80127f6:	68fb      	ldr	r3, [r7, #12]
 80127f8:	2200      	movs	r2, #0
 80127fa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80127fe:	68fb      	ldr	r3, [r7, #12]
 8012800:	2200      	movs	r2, #0
 8012802:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	7c1b      	ldrb	r3, [r3, #16]
 801280a:	2b00      	cmp	r3, #0
 801280c:	d109      	bne.n	8012822 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012814:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012818:	2101      	movs	r1, #1
 801281a:	6878      	ldr	r0, [r7, #4]
 801281c:	f005 f890 	bl	8017940 <USBD_LL_PrepareReceive>
 8012820:	e007      	b.n	8012832 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012822:	68fb      	ldr	r3, [r7, #12]
 8012824:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012828:	2340      	movs	r3, #64	@ 0x40
 801282a:	2101      	movs	r1, #1
 801282c:	6878      	ldr	r0, [r7, #4]
 801282e:	f005 f887 	bl	8017940 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012832:	2300      	movs	r3, #0
}
 8012834:	4618      	mov	r0, r3
 8012836:	3710      	adds	r7, #16
 8012838:	46bd      	mov	sp, r7
 801283a:	bd80      	pop	{r7, pc}

0801283c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801283c:	b580      	push	{r7, lr}
 801283e:	b082      	sub	sp, #8
 8012840:	af00      	add	r7, sp, #0
 8012842:	6078      	str	r0, [r7, #4]
 8012844:	460b      	mov	r3, r1
 8012846:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8012848:	2181      	movs	r1, #129	@ 0x81
 801284a:	6878      	ldr	r0, [r7, #4]
 801284c:	f004 ffaf 	bl	80177ae <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	2200      	movs	r2, #0
 8012854:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8012856:	2101      	movs	r1, #1
 8012858:	6878      	ldr	r0, [r7, #4]
 801285a:	f004 ffa8 	bl	80177ae <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 801285e:	687b      	ldr	r3, [r7, #4]
 8012860:	2200      	movs	r2, #0
 8012862:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8012866:	2182      	movs	r1, #130	@ 0x82
 8012868:	6878      	ldr	r0, [r7, #4]
 801286a:	f004 ffa0 	bl	80177ae <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	2200      	movs	r2, #0
 8012872:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	2200      	movs	r2, #0
 801287a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 801287e:	687b      	ldr	r3, [r7, #4]
 8012880:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012884:	2b00      	cmp	r3, #0
 8012886:	d00e      	beq.n	80128a6 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801288e:	685b      	ldr	r3, [r3, #4]
 8012890:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012898:	4618      	mov	r0, r3
 801289a:	f005 f8c9 	bl	8017a30 <USBD_static_free>
    pdev->pClassData = NULL;
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	2200      	movs	r2, #0
 80128a2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80128a6:	2300      	movs	r3, #0
}
 80128a8:	4618      	mov	r0, r3
 80128aa:	3708      	adds	r7, #8
 80128ac:	46bd      	mov	sp, r7
 80128ae:	bd80      	pop	{r7, pc}

080128b0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80128b0:	b580      	push	{r7, lr}
 80128b2:	b086      	sub	sp, #24
 80128b4:	af00      	add	r7, sp, #0
 80128b6:	6078      	str	r0, [r7, #4]
 80128b8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80128c0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80128c2:	2300      	movs	r3, #0
 80128c4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80128c6:	2300      	movs	r3, #0
 80128c8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80128ca:	2300      	movs	r3, #0
 80128cc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80128ce:	693b      	ldr	r3, [r7, #16]
 80128d0:	2b00      	cmp	r3, #0
 80128d2:	d101      	bne.n	80128d8 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80128d4:	2303      	movs	r3, #3
 80128d6:	e0af      	b.n	8012a38 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80128d8:	683b      	ldr	r3, [r7, #0]
 80128da:	781b      	ldrb	r3, [r3, #0]
 80128dc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d03f      	beq.n	8012964 <USBD_CDC_Setup+0xb4>
 80128e4:	2b20      	cmp	r3, #32
 80128e6:	f040 809f 	bne.w	8012a28 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80128ea:	683b      	ldr	r3, [r7, #0]
 80128ec:	88db      	ldrh	r3, [r3, #6]
 80128ee:	2b00      	cmp	r3, #0
 80128f0:	d02e      	beq.n	8012950 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80128f2:	683b      	ldr	r3, [r7, #0]
 80128f4:	781b      	ldrb	r3, [r3, #0]
 80128f6:	b25b      	sxtb	r3, r3
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	da16      	bge.n	801292a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80128fc:	687b      	ldr	r3, [r7, #4]
 80128fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012902:	689b      	ldr	r3, [r3, #8]
 8012904:	683a      	ldr	r2, [r7, #0]
 8012906:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8012908:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801290a:	683a      	ldr	r2, [r7, #0]
 801290c:	88d2      	ldrh	r2, [r2, #6]
 801290e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8012910:	683b      	ldr	r3, [r7, #0]
 8012912:	88db      	ldrh	r3, [r3, #6]
 8012914:	2b07      	cmp	r3, #7
 8012916:	bf28      	it	cs
 8012918:	2307      	movcs	r3, #7
 801291a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801291c:	693b      	ldr	r3, [r7, #16]
 801291e:	89fa      	ldrh	r2, [r7, #14]
 8012920:	4619      	mov	r1, r3
 8012922:	6878      	ldr	r0, [r7, #4]
 8012924:	f001 facf 	bl	8013ec6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8012928:	e085      	b.n	8012a36 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 801292a:	683b      	ldr	r3, [r7, #0]
 801292c:	785a      	ldrb	r2, [r3, #1]
 801292e:	693b      	ldr	r3, [r7, #16]
 8012930:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8012934:	683b      	ldr	r3, [r7, #0]
 8012936:	88db      	ldrh	r3, [r3, #6]
 8012938:	b2da      	uxtb	r2, r3
 801293a:	693b      	ldr	r3, [r7, #16]
 801293c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8012940:	6939      	ldr	r1, [r7, #16]
 8012942:	683b      	ldr	r3, [r7, #0]
 8012944:	88db      	ldrh	r3, [r3, #6]
 8012946:	461a      	mov	r2, r3
 8012948:	6878      	ldr	r0, [r7, #4]
 801294a:	f001 fae8 	bl	8013f1e <USBD_CtlPrepareRx>
      break;
 801294e:	e072      	b.n	8012a36 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012956:	689b      	ldr	r3, [r3, #8]
 8012958:	683a      	ldr	r2, [r7, #0]
 801295a:	7850      	ldrb	r0, [r2, #1]
 801295c:	2200      	movs	r2, #0
 801295e:	6839      	ldr	r1, [r7, #0]
 8012960:	4798      	blx	r3
      break;
 8012962:	e068      	b.n	8012a36 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012964:	683b      	ldr	r3, [r7, #0]
 8012966:	785b      	ldrb	r3, [r3, #1]
 8012968:	2b0b      	cmp	r3, #11
 801296a:	d852      	bhi.n	8012a12 <USBD_CDC_Setup+0x162>
 801296c:	a201      	add	r2, pc, #4	@ (adr r2, 8012974 <USBD_CDC_Setup+0xc4>)
 801296e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012972:	bf00      	nop
 8012974:	080129a5 	.word	0x080129a5
 8012978:	08012a21 	.word	0x08012a21
 801297c:	08012a13 	.word	0x08012a13
 8012980:	08012a13 	.word	0x08012a13
 8012984:	08012a13 	.word	0x08012a13
 8012988:	08012a13 	.word	0x08012a13
 801298c:	08012a13 	.word	0x08012a13
 8012990:	08012a13 	.word	0x08012a13
 8012994:	08012a13 	.word	0x08012a13
 8012998:	08012a13 	.word	0x08012a13
 801299c:	080129cf 	.word	0x080129cf
 80129a0:	080129f9 	.word	0x080129f9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80129aa:	b2db      	uxtb	r3, r3
 80129ac:	2b03      	cmp	r3, #3
 80129ae:	d107      	bne.n	80129c0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80129b0:	f107 030a 	add.w	r3, r7, #10
 80129b4:	2202      	movs	r2, #2
 80129b6:	4619      	mov	r1, r3
 80129b8:	6878      	ldr	r0, [r7, #4]
 80129ba:	f001 fa84 	bl	8013ec6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80129be:	e032      	b.n	8012a26 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80129c0:	6839      	ldr	r1, [r7, #0]
 80129c2:	6878      	ldr	r0, [r7, #4]
 80129c4:	f001 fa0e 	bl	8013de4 <USBD_CtlError>
            ret = USBD_FAIL;
 80129c8:	2303      	movs	r3, #3
 80129ca:	75fb      	strb	r3, [r7, #23]
          break;
 80129cc:	e02b      	b.n	8012a26 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80129d4:	b2db      	uxtb	r3, r3
 80129d6:	2b03      	cmp	r3, #3
 80129d8:	d107      	bne.n	80129ea <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80129da:	f107 030d 	add.w	r3, r7, #13
 80129de:	2201      	movs	r2, #1
 80129e0:	4619      	mov	r1, r3
 80129e2:	6878      	ldr	r0, [r7, #4]
 80129e4:	f001 fa6f 	bl	8013ec6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80129e8:	e01d      	b.n	8012a26 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80129ea:	6839      	ldr	r1, [r7, #0]
 80129ec:	6878      	ldr	r0, [r7, #4]
 80129ee:	f001 f9f9 	bl	8013de4 <USBD_CtlError>
            ret = USBD_FAIL;
 80129f2:	2303      	movs	r3, #3
 80129f4:	75fb      	strb	r3, [r7, #23]
          break;
 80129f6:	e016      	b.n	8012a26 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80129fe:	b2db      	uxtb	r3, r3
 8012a00:	2b03      	cmp	r3, #3
 8012a02:	d00f      	beq.n	8012a24 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8012a04:	6839      	ldr	r1, [r7, #0]
 8012a06:	6878      	ldr	r0, [r7, #4]
 8012a08:	f001 f9ec 	bl	8013de4 <USBD_CtlError>
            ret = USBD_FAIL;
 8012a0c:	2303      	movs	r3, #3
 8012a0e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8012a10:	e008      	b.n	8012a24 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8012a12:	6839      	ldr	r1, [r7, #0]
 8012a14:	6878      	ldr	r0, [r7, #4]
 8012a16:	f001 f9e5 	bl	8013de4 <USBD_CtlError>
          ret = USBD_FAIL;
 8012a1a:	2303      	movs	r3, #3
 8012a1c:	75fb      	strb	r3, [r7, #23]
          break;
 8012a1e:	e002      	b.n	8012a26 <USBD_CDC_Setup+0x176>
          break;
 8012a20:	bf00      	nop
 8012a22:	e008      	b.n	8012a36 <USBD_CDC_Setup+0x186>
          break;
 8012a24:	bf00      	nop
      }
      break;
 8012a26:	e006      	b.n	8012a36 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8012a28:	6839      	ldr	r1, [r7, #0]
 8012a2a:	6878      	ldr	r0, [r7, #4]
 8012a2c:	f001 f9da 	bl	8013de4 <USBD_CtlError>
      ret = USBD_FAIL;
 8012a30:	2303      	movs	r3, #3
 8012a32:	75fb      	strb	r3, [r7, #23]
      break;
 8012a34:	bf00      	nop
  }

  return (uint8_t)ret;
 8012a36:	7dfb      	ldrb	r3, [r7, #23]
}
 8012a38:	4618      	mov	r0, r3
 8012a3a:	3718      	adds	r7, #24
 8012a3c:	46bd      	mov	sp, r7
 8012a3e:	bd80      	pop	{r7, pc}

08012a40 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012a40:	b580      	push	{r7, lr}
 8012a42:	b084      	sub	sp, #16
 8012a44:	af00      	add	r7, sp, #0
 8012a46:	6078      	str	r0, [r7, #4]
 8012a48:	460b      	mov	r3, r1
 8012a4a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8012a52:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d101      	bne.n	8012a62 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012a5e:	2303      	movs	r3, #3
 8012a60:	e04f      	b.n	8012b02 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012a68:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8012a6a:	78fa      	ldrb	r2, [r7, #3]
 8012a6c:	6879      	ldr	r1, [r7, #4]
 8012a6e:	4613      	mov	r3, r2
 8012a70:	009b      	lsls	r3, r3, #2
 8012a72:	4413      	add	r3, r2
 8012a74:	009b      	lsls	r3, r3, #2
 8012a76:	440b      	add	r3, r1
 8012a78:	3318      	adds	r3, #24
 8012a7a:	681b      	ldr	r3, [r3, #0]
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d029      	beq.n	8012ad4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8012a80:	78fa      	ldrb	r2, [r7, #3]
 8012a82:	6879      	ldr	r1, [r7, #4]
 8012a84:	4613      	mov	r3, r2
 8012a86:	009b      	lsls	r3, r3, #2
 8012a88:	4413      	add	r3, r2
 8012a8a:	009b      	lsls	r3, r3, #2
 8012a8c:	440b      	add	r3, r1
 8012a8e:	3318      	adds	r3, #24
 8012a90:	681a      	ldr	r2, [r3, #0]
 8012a92:	78f9      	ldrb	r1, [r7, #3]
 8012a94:	68f8      	ldr	r0, [r7, #12]
 8012a96:	460b      	mov	r3, r1
 8012a98:	009b      	lsls	r3, r3, #2
 8012a9a:	440b      	add	r3, r1
 8012a9c:	00db      	lsls	r3, r3, #3
 8012a9e:	4403      	add	r3, r0
 8012aa0:	3320      	adds	r3, #32
 8012aa2:	681b      	ldr	r3, [r3, #0]
 8012aa4:	fbb2 f1f3 	udiv	r1, r2, r3
 8012aa8:	fb01 f303 	mul.w	r3, r1, r3
 8012aac:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	d110      	bne.n	8012ad4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8012ab2:	78fa      	ldrb	r2, [r7, #3]
 8012ab4:	6879      	ldr	r1, [r7, #4]
 8012ab6:	4613      	mov	r3, r2
 8012ab8:	009b      	lsls	r3, r3, #2
 8012aba:	4413      	add	r3, r2
 8012abc:	009b      	lsls	r3, r3, #2
 8012abe:	440b      	add	r3, r1
 8012ac0:	3318      	adds	r3, #24
 8012ac2:	2200      	movs	r2, #0
 8012ac4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8012ac6:	78f9      	ldrb	r1, [r7, #3]
 8012ac8:	2300      	movs	r3, #0
 8012aca:	2200      	movs	r2, #0
 8012acc:	6878      	ldr	r0, [r7, #4]
 8012ace:	f004 ff16 	bl	80178fe <USBD_LL_Transmit>
 8012ad2:	e015      	b.n	8012b00 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8012ad4:	68bb      	ldr	r3, [r7, #8]
 8012ad6:	2200      	movs	r2, #0
 8012ad8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012ae2:	691b      	ldr	r3, [r3, #16]
 8012ae4:	2b00      	cmp	r3, #0
 8012ae6:	d00b      	beq.n	8012b00 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012aee:	691b      	ldr	r3, [r3, #16]
 8012af0:	68ba      	ldr	r2, [r7, #8]
 8012af2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8012af6:	68ba      	ldr	r2, [r7, #8]
 8012af8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8012afc:	78fa      	ldrb	r2, [r7, #3]
 8012afe:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8012b00:	2300      	movs	r3, #0
}
 8012b02:	4618      	mov	r0, r3
 8012b04:	3710      	adds	r7, #16
 8012b06:	46bd      	mov	sp, r7
 8012b08:	bd80      	pop	{r7, pc}

08012b0a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012b0a:	b580      	push	{r7, lr}
 8012b0c:	b084      	sub	sp, #16
 8012b0e:	af00      	add	r7, sp, #0
 8012b10:	6078      	str	r0, [r7, #4]
 8012b12:	460b      	mov	r3, r1
 8012b14:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012b1c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d101      	bne.n	8012b2c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012b28:	2303      	movs	r3, #3
 8012b2a:	e015      	b.n	8012b58 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8012b2c:	78fb      	ldrb	r3, [r7, #3]
 8012b2e:	4619      	mov	r1, r3
 8012b30:	6878      	ldr	r0, [r7, #4]
 8012b32:	f004 ff26 	bl	8017982 <USBD_LL_GetRxDataSize>
 8012b36:	4602      	mov	r2, r0
 8012b38:	68fb      	ldr	r3, [r7, #12]
 8012b3a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012b44:	68db      	ldr	r3, [r3, #12]
 8012b46:	68fa      	ldr	r2, [r7, #12]
 8012b48:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8012b4c:	68fa      	ldr	r2, [r7, #12]
 8012b4e:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8012b52:	4611      	mov	r1, r2
 8012b54:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8012b56:	2300      	movs	r3, #0
}
 8012b58:	4618      	mov	r0, r3
 8012b5a:	3710      	adds	r7, #16
 8012b5c:	46bd      	mov	sp, r7
 8012b5e:	bd80      	pop	{r7, pc}

08012b60 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8012b60:	b580      	push	{r7, lr}
 8012b62:	b084      	sub	sp, #16
 8012b64:	af00      	add	r7, sp, #0
 8012b66:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012b6e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012b70:	68fb      	ldr	r3, [r7, #12]
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	d101      	bne.n	8012b7a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8012b76:	2303      	movs	r3, #3
 8012b78:	e01a      	b.n	8012bb0 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012b80:	2b00      	cmp	r3, #0
 8012b82:	d014      	beq.n	8012bae <USBD_CDC_EP0_RxReady+0x4e>
 8012b84:	68fb      	ldr	r3, [r7, #12]
 8012b86:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8012b8a:	2bff      	cmp	r3, #255	@ 0xff
 8012b8c:	d00f      	beq.n	8012bae <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012b94:	689b      	ldr	r3, [r3, #8]
 8012b96:	68fa      	ldr	r2, [r7, #12]
 8012b98:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8012b9c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8012b9e:	68fa      	ldr	r2, [r7, #12]
 8012ba0:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012ba4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8012ba6:	68fb      	ldr	r3, [r7, #12]
 8012ba8:	22ff      	movs	r2, #255	@ 0xff
 8012baa:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8012bae:	2300      	movs	r3, #0
}
 8012bb0:	4618      	mov	r0, r3
 8012bb2:	3710      	adds	r7, #16
 8012bb4:	46bd      	mov	sp, r7
 8012bb6:	bd80      	pop	{r7, pc}

08012bb8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8012bb8:	b480      	push	{r7}
 8012bba:	b083      	sub	sp, #12
 8012bbc:	af00      	add	r7, sp, #0
 8012bbe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	2243      	movs	r2, #67	@ 0x43
 8012bc4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8012bc6:	4b03      	ldr	r3, [pc, #12]	@ (8012bd4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8012bc8:	4618      	mov	r0, r3
 8012bca:	370c      	adds	r7, #12
 8012bcc:	46bd      	mov	sp, r7
 8012bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bd2:	4770      	bx	lr
 8012bd4:	200000b0 	.word	0x200000b0

08012bd8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8012bd8:	b480      	push	{r7}
 8012bda:	b083      	sub	sp, #12
 8012bdc:	af00      	add	r7, sp, #0
 8012bde:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8012be0:	687b      	ldr	r3, [r7, #4]
 8012be2:	2243      	movs	r2, #67	@ 0x43
 8012be4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8012be6:	4b03      	ldr	r3, [pc, #12]	@ (8012bf4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8012be8:	4618      	mov	r0, r3
 8012bea:	370c      	adds	r7, #12
 8012bec:	46bd      	mov	sp, r7
 8012bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bf2:	4770      	bx	lr
 8012bf4:	2000006c 	.word	0x2000006c

08012bf8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8012bf8:	b480      	push	{r7}
 8012bfa:	b083      	sub	sp, #12
 8012bfc:	af00      	add	r7, sp, #0
 8012bfe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	2243      	movs	r2, #67	@ 0x43
 8012c04:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8012c06:	4b03      	ldr	r3, [pc, #12]	@ (8012c14 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8012c08:	4618      	mov	r0, r3
 8012c0a:	370c      	adds	r7, #12
 8012c0c:	46bd      	mov	sp, r7
 8012c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c12:	4770      	bx	lr
 8012c14:	200000f4 	.word	0x200000f4

08012c18 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8012c18:	b480      	push	{r7}
 8012c1a:	b083      	sub	sp, #12
 8012c1c:	af00      	add	r7, sp, #0
 8012c1e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	220a      	movs	r2, #10
 8012c24:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8012c26:	4b03      	ldr	r3, [pc, #12]	@ (8012c34 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8012c28:	4618      	mov	r0, r3
 8012c2a:	370c      	adds	r7, #12
 8012c2c:	46bd      	mov	sp, r7
 8012c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c32:	4770      	bx	lr
 8012c34:	20000028 	.word	0x20000028

08012c38 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8012c38:	b480      	push	{r7}
 8012c3a:	b083      	sub	sp, #12
 8012c3c:	af00      	add	r7, sp, #0
 8012c3e:	6078      	str	r0, [r7, #4]
 8012c40:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8012c42:	683b      	ldr	r3, [r7, #0]
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d101      	bne.n	8012c4c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8012c48:	2303      	movs	r3, #3
 8012c4a:	e004      	b.n	8012c56 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	683a      	ldr	r2, [r7, #0]
 8012c50:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8012c54:	2300      	movs	r3, #0
}
 8012c56:	4618      	mov	r0, r3
 8012c58:	370c      	adds	r7, #12
 8012c5a:	46bd      	mov	sp, r7
 8012c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c60:	4770      	bx	lr

08012c62 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8012c62:	b480      	push	{r7}
 8012c64:	b087      	sub	sp, #28
 8012c66:	af00      	add	r7, sp, #0
 8012c68:	60f8      	str	r0, [r7, #12]
 8012c6a:	60b9      	str	r1, [r7, #8]
 8012c6c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012c6e:	68fb      	ldr	r3, [r7, #12]
 8012c70:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012c74:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8012c76:	697b      	ldr	r3, [r7, #20]
 8012c78:	2b00      	cmp	r3, #0
 8012c7a:	d101      	bne.n	8012c80 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8012c7c:	2303      	movs	r3, #3
 8012c7e:	e008      	b.n	8012c92 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8012c80:	697b      	ldr	r3, [r7, #20]
 8012c82:	68ba      	ldr	r2, [r7, #8]
 8012c84:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8012c88:	697b      	ldr	r3, [r7, #20]
 8012c8a:	687a      	ldr	r2, [r7, #4]
 8012c8c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8012c90:	2300      	movs	r3, #0
}
 8012c92:	4618      	mov	r0, r3
 8012c94:	371c      	adds	r7, #28
 8012c96:	46bd      	mov	sp, r7
 8012c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c9c:	4770      	bx	lr

08012c9e <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8012c9e:	b480      	push	{r7}
 8012ca0:	b085      	sub	sp, #20
 8012ca2:	af00      	add	r7, sp, #0
 8012ca4:	6078      	str	r0, [r7, #4]
 8012ca6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012cae:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012cb0:	68fb      	ldr	r3, [r7, #12]
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d101      	bne.n	8012cba <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8012cb6:	2303      	movs	r3, #3
 8012cb8:	e004      	b.n	8012cc4 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8012cba:	68fb      	ldr	r3, [r7, #12]
 8012cbc:	683a      	ldr	r2, [r7, #0]
 8012cbe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8012cc2:	2300      	movs	r3, #0
}
 8012cc4:	4618      	mov	r0, r3
 8012cc6:	3714      	adds	r7, #20
 8012cc8:	46bd      	mov	sp, r7
 8012cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cce:	4770      	bx	lr

08012cd0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8012cd0:	b580      	push	{r7, lr}
 8012cd2:	b084      	sub	sp, #16
 8012cd4:	af00      	add	r7, sp, #0
 8012cd6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012cde:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8012ce0:	2301      	movs	r3, #1
 8012ce2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012cea:	2b00      	cmp	r3, #0
 8012cec:	d101      	bne.n	8012cf2 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012cee:	2303      	movs	r3, #3
 8012cf0:	e01a      	b.n	8012d28 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8012cf2:	68bb      	ldr	r3, [r7, #8]
 8012cf4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8012cf8:	2b00      	cmp	r3, #0
 8012cfa:	d114      	bne.n	8012d26 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8012cfc:	68bb      	ldr	r3, [r7, #8]
 8012cfe:	2201      	movs	r2, #1
 8012d00:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8012d04:	68bb      	ldr	r3, [r7, #8]
 8012d06:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8012d0e:	68bb      	ldr	r3, [r7, #8]
 8012d10:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8012d14:	68bb      	ldr	r3, [r7, #8]
 8012d16:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8012d1a:	2181      	movs	r1, #129	@ 0x81
 8012d1c:	6878      	ldr	r0, [r7, #4]
 8012d1e:	f004 fdee 	bl	80178fe <USBD_LL_Transmit>

    ret = USBD_OK;
 8012d22:	2300      	movs	r3, #0
 8012d24:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8012d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d28:	4618      	mov	r0, r3
 8012d2a:	3710      	adds	r7, #16
 8012d2c:	46bd      	mov	sp, r7
 8012d2e:	bd80      	pop	{r7, pc}

08012d30 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8012d30:	b580      	push	{r7, lr}
 8012d32:	b084      	sub	sp, #16
 8012d34:	af00      	add	r7, sp, #0
 8012d36:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012d3e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	d101      	bne.n	8012d4e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8012d4a:	2303      	movs	r3, #3
 8012d4c:	e016      	b.n	8012d7c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	7c1b      	ldrb	r3, [r3, #16]
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d109      	bne.n	8012d6a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012d5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012d60:	2101      	movs	r1, #1
 8012d62:	6878      	ldr	r0, [r7, #4]
 8012d64:	f004 fdec 	bl	8017940 <USBD_LL_PrepareReceive>
 8012d68:	e007      	b.n	8012d7a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012d6a:	68fb      	ldr	r3, [r7, #12]
 8012d6c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012d70:	2340      	movs	r3, #64	@ 0x40
 8012d72:	2101      	movs	r1, #1
 8012d74:	6878      	ldr	r0, [r7, #4]
 8012d76:	f004 fde3 	bl	8017940 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012d7a:	2300      	movs	r3, #0
}
 8012d7c:	4618      	mov	r0, r3
 8012d7e:	3710      	adds	r7, #16
 8012d80:	46bd      	mov	sp, r7
 8012d82:	bd80      	pop	{r7, pc}

08012d84 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8012d84:	b580      	push	{r7, lr}
 8012d86:	b086      	sub	sp, #24
 8012d88:	af00      	add	r7, sp, #0
 8012d8a:	60f8      	str	r0, [r7, #12]
 8012d8c:	60b9      	str	r1, [r7, #8]
 8012d8e:	4613      	mov	r3, r2
 8012d90:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8012d92:	68fb      	ldr	r3, [r7, #12]
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	d101      	bne.n	8012d9c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8012d98:	2303      	movs	r3, #3
 8012d9a:	e01f      	b.n	8012ddc <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8012d9c:	68fb      	ldr	r3, [r7, #12]
 8012d9e:	2200      	movs	r2, #0
 8012da0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8012da4:	68fb      	ldr	r3, [r7, #12]
 8012da6:	2200      	movs	r2, #0
 8012da8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8012dac:	68fb      	ldr	r3, [r7, #12]
 8012dae:	2200      	movs	r2, #0
 8012db0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012db4:	68bb      	ldr	r3, [r7, #8]
 8012db6:	2b00      	cmp	r3, #0
 8012db8:	d003      	beq.n	8012dc2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8012dba:	68fb      	ldr	r3, [r7, #12]
 8012dbc:	68ba      	ldr	r2, [r7, #8]
 8012dbe:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012dc2:	68fb      	ldr	r3, [r7, #12]
 8012dc4:	2201      	movs	r2, #1
 8012dc6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8012dca:	68fb      	ldr	r3, [r7, #12]
 8012dcc:	79fa      	ldrb	r2, [r7, #7]
 8012dce:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8012dd0:	68f8      	ldr	r0, [r7, #12]
 8012dd2:	f004 fc4b 	bl	801766c <USBD_LL_Init>
 8012dd6:	4603      	mov	r3, r0
 8012dd8:	75fb      	strb	r3, [r7, #23]

  return ret;
 8012dda:	7dfb      	ldrb	r3, [r7, #23]
}
 8012ddc:	4618      	mov	r0, r3
 8012dde:	3718      	adds	r7, #24
 8012de0:	46bd      	mov	sp, r7
 8012de2:	bd80      	pop	{r7, pc}

08012de4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012de4:	b580      	push	{r7, lr}
 8012de6:	b084      	sub	sp, #16
 8012de8:	af00      	add	r7, sp, #0
 8012dea:	6078      	str	r0, [r7, #4]
 8012dec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012dee:	2300      	movs	r3, #0
 8012df0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8012df2:	683b      	ldr	r3, [r7, #0]
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d101      	bne.n	8012dfc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8012df8:	2303      	movs	r3, #3
 8012dfa:	e016      	b.n	8012e2a <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	683a      	ldr	r2, [r7, #0]
 8012e00:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e0c:	2b00      	cmp	r3, #0
 8012e0e:	d00b      	beq.n	8012e28 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e18:	f107 020e 	add.w	r2, r7, #14
 8012e1c:	4610      	mov	r0, r2
 8012e1e:	4798      	blx	r3
 8012e20:	4602      	mov	r2, r0
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8012e28:	2300      	movs	r3, #0
}
 8012e2a:	4618      	mov	r0, r3
 8012e2c:	3710      	adds	r7, #16
 8012e2e:	46bd      	mov	sp, r7
 8012e30:	bd80      	pop	{r7, pc}

08012e32 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8012e32:	b580      	push	{r7, lr}
 8012e34:	b082      	sub	sp, #8
 8012e36:	af00      	add	r7, sp, #0
 8012e38:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8012e3a:	6878      	ldr	r0, [r7, #4]
 8012e3c:	f004 fc76 	bl	801772c <USBD_LL_Start>
 8012e40:	4603      	mov	r3, r0
}
 8012e42:	4618      	mov	r0, r3
 8012e44:	3708      	adds	r7, #8
 8012e46:	46bd      	mov	sp, r7
 8012e48:	bd80      	pop	{r7, pc}

08012e4a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8012e4a:	b480      	push	{r7}
 8012e4c:	b083      	sub	sp, #12
 8012e4e:	af00      	add	r7, sp, #0
 8012e50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012e52:	2300      	movs	r3, #0
}
 8012e54:	4618      	mov	r0, r3
 8012e56:	370c      	adds	r7, #12
 8012e58:	46bd      	mov	sp, r7
 8012e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e5e:	4770      	bx	lr

08012e60 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012e60:	b580      	push	{r7, lr}
 8012e62:	b084      	sub	sp, #16
 8012e64:	af00      	add	r7, sp, #0
 8012e66:	6078      	str	r0, [r7, #4]
 8012e68:	460b      	mov	r3, r1
 8012e6a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8012e6c:	2303      	movs	r3, #3
 8012e6e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e76:	2b00      	cmp	r3, #0
 8012e78:	d009      	beq.n	8012e8e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e80:	681b      	ldr	r3, [r3, #0]
 8012e82:	78fa      	ldrb	r2, [r7, #3]
 8012e84:	4611      	mov	r1, r2
 8012e86:	6878      	ldr	r0, [r7, #4]
 8012e88:	4798      	blx	r3
 8012e8a:	4603      	mov	r3, r0
 8012e8c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8012e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e90:	4618      	mov	r0, r3
 8012e92:	3710      	adds	r7, #16
 8012e94:	46bd      	mov	sp, r7
 8012e96:	bd80      	pop	{r7, pc}

08012e98 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012e98:	b580      	push	{r7, lr}
 8012e9a:	b082      	sub	sp, #8
 8012e9c:	af00      	add	r7, sp, #0
 8012e9e:	6078      	str	r0, [r7, #4]
 8012ea0:	460b      	mov	r3, r1
 8012ea2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	d007      	beq.n	8012ebe <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012eb4:	685b      	ldr	r3, [r3, #4]
 8012eb6:	78fa      	ldrb	r2, [r7, #3]
 8012eb8:	4611      	mov	r1, r2
 8012eba:	6878      	ldr	r0, [r7, #4]
 8012ebc:	4798      	blx	r3
  }

  return USBD_OK;
 8012ebe:	2300      	movs	r3, #0
}
 8012ec0:	4618      	mov	r0, r3
 8012ec2:	3708      	adds	r7, #8
 8012ec4:	46bd      	mov	sp, r7
 8012ec6:	bd80      	pop	{r7, pc}

08012ec8 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8012ec8:	b580      	push	{r7, lr}
 8012eca:	b084      	sub	sp, #16
 8012ecc:	af00      	add	r7, sp, #0
 8012ece:	6078      	str	r0, [r7, #4]
 8012ed0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012ed8:	6839      	ldr	r1, [r7, #0]
 8012eda:	4618      	mov	r0, r3
 8012edc:	f000 ff48 	bl	8013d70 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8012ee0:	687b      	ldr	r3, [r7, #4]
 8012ee2:	2201      	movs	r2, #1
 8012ee4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8012eee:	461a      	mov	r2, r3
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012efc:	f003 031f 	and.w	r3, r3, #31
 8012f00:	2b02      	cmp	r3, #2
 8012f02:	d01a      	beq.n	8012f3a <USBD_LL_SetupStage+0x72>
 8012f04:	2b02      	cmp	r3, #2
 8012f06:	d822      	bhi.n	8012f4e <USBD_LL_SetupStage+0x86>
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	d002      	beq.n	8012f12 <USBD_LL_SetupStage+0x4a>
 8012f0c:	2b01      	cmp	r3, #1
 8012f0e:	d00a      	beq.n	8012f26 <USBD_LL_SetupStage+0x5e>
 8012f10:	e01d      	b.n	8012f4e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012f18:	4619      	mov	r1, r3
 8012f1a:	6878      	ldr	r0, [r7, #4]
 8012f1c:	f000 f9f0 	bl	8013300 <USBD_StdDevReq>
 8012f20:	4603      	mov	r3, r0
 8012f22:	73fb      	strb	r3, [r7, #15]
      break;
 8012f24:	e020      	b.n	8012f68 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012f2c:	4619      	mov	r1, r3
 8012f2e:	6878      	ldr	r0, [r7, #4]
 8012f30:	f000 fa54 	bl	80133dc <USBD_StdItfReq>
 8012f34:	4603      	mov	r3, r0
 8012f36:	73fb      	strb	r3, [r7, #15]
      break;
 8012f38:	e016      	b.n	8012f68 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8012f3a:	687b      	ldr	r3, [r7, #4]
 8012f3c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012f40:	4619      	mov	r1, r3
 8012f42:	6878      	ldr	r0, [r7, #4]
 8012f44:	f000 fa93 	bl	801346e <USBD_StdEPReq>
 8012f48:	4603      	mov	r3, r0
 8012f4a:	73fb      	strb	r3, [r7, #15]
      break;
 8012f4c:	e00c      	b.n	8012f68 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012f54:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8012f58:	b2db      	uxtb	r3, r3
 8012f5a:	4619      	mov	r1, r3
 8012f5c:	6878      	ldr	r0, [r7, #4]
 8012f5e:	f004 fc45 	bl	80177ec <USBD_LL_StallEP>
 8012f62:	4603      	mov	r3, r0
 8012f64:	73fb      	strb	r3, [r7, #15]
      break;
 8012f66:	bf00      	nop
  }

  return ret;
 8012f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f6a:	4618      	mov	r0, r3
 8012f6c:	3710      	adds	r7, #16
 8012f6e:	46bd      	mov	sp, r7
 8012f70:	bd80      	pop	{r7, pc}

08012f72 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8012f72:	b580      	push	{r7, lr}
 8012f74:	b086      	sub	sp, #24
 8012f76:	af00      	add	r7, sp, #0
 8012f78:	60f8      	str	r0, [r7, #12]
 8012f7a:	460b      	mov	r3, r1
 8012f7c:	607a      	str	r2, [r7, #4]
 8012f7e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8012f80:	7afb      	ldrb	r3, [r7, #11]
 8012f82:	2b00      	cmp	r3, #0
 8012f84:	d138      	bne.n	8012ff8 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8012f86:	68fb      	ldr	r3, [r7, #12]
 8012f88:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8012f8c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8012f8e:	68fb      	ldr	r3, [r7, #12]
 8012f90:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012f94:	2b03      	cmp	r3, #3
 8012f96:	d14a      	bne.n	801302e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8012f98:	693b      	ldr	r3, [r7, #16]
 8012f9a:	689a      	ldr	r2, [r3, #8]
 8012f9c:	693b      	ldr	r3, [r7, #16]
 8012f9e:	68db      	ldr	r3, [r3, #12]
 8012fa0:	429a      	cmp	r2, r3
 8012fa2:	d913      	bls.n	8012fcc <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012fa4:	693b      	ldr	r3, [r7, #16]
 8012fa6:	689a      	ldr	r2, [r3, #8]
 8012fa8:	693b      	ldr	r3, [r7, #16]
 8012faa:	68db      	ldr	r3, [r3, #12]
 8012fac:	1ad2      	subs	r2, r2, r3
 8012fae:	693b      	ldr	r3, [r7, #16]
 8012fb0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8012fb2:	693b      	ldr	r3, [r7, #16]
 8012fb4:	68da      	ldr	r2, [r3, #12]
 8012fb6:	693b      	ldr	r3, [r7, #16]
 8012fb8:	689b      	ldr	r3, [r3, #8]
 8012fba:	4293      	cmp	r3, r2
 8012fbc:	bf28      	it	cs
 8012fbe:	4613      	movcs	r3, r2
 8012fc0:	461a      	mov	r2, r3
 8012fc2:	6879      	ldr	r1, [r7, #4]
 8012fc4:	68f8      	ldr	r0, [r7, #12]
 8012fc6:	f000 ffc7 	bl	8013f58 <USBD_CtlContinueRx>
 8012fca:	e030      	b.n	801302e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012fcc:	68fb      	ldr	r3, [r7, #12]
 8012fce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012fd2:	b2db      	uxtb	r3, r3
 8012fd4:	2b03      	cmp	r3, #3
 8012fd6:	d10b      	bne.n	8012ff0 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012fde:	691b      	ldr	r3, [r3, #16]
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d005      	beq.n	8012ff0 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8012fe4:	68fb      	ldr	r3, [r7, #12]
 8012fe6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012fea:	691b      	ldr	r3, [r3, #16]
 8012fec:	68f8      	ldr	r0, [r7, #12]
 8012fee:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8012ff0:	68f8      	ldr	r0, [r7, #12]
 8012ff2:	f000 ffc2 	bl	8013f7a <USBD_CtlSendStatus>
 8012ff6:	e01a      	b.n	801302e <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012ff8:	68fb      	ldr	r3, [r7, #12]
 8012ffa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012ffe:	b2db      	uxtb	r3, r3
 8013000:	2b03      	cmp	r3, #3
 8013002:	d114      	bne.n	801302e <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8013004:	68fb      	ldr	r3, [r7, #12]
 8013006:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801300a:	699b      	ldr	r3, [r3, #24]
 801300c:	2b00      	cmp	r3, #0
 801300e:	d00e      	beq.n	801302e <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8013010:	68fb      	ldr	r3, [r7, #12]
 8013012:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013016:	699b      	ldr	r3, [r3, #24]
 8013018:	7afa      	ldrb	r2, [r7, #11]
 801301a:	4611      	mov	r1, r2
 801301c:	68f8      	ldr	r0, [r7, #12]
 801301e:	4798      	blx	r3
 8013020:	4603      	mov	r3, r0
 8013022:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8013024:	7dfb      	ldrb	r3, [r7, #23]
 8013026:	2b00      	cmp	r3, #0
 8013028:	d001      	beq.n	801302e <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 801302a:	7dfb      	ldrb	r3, [r7, #23]
 801302c:	e000      	b.n	8013030 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 801302e:	2300      	movs	r3, #0
}
 8013030:	4618      	mov	r0, r3
 8013032:	3718      	adds	r7, #24
 8013034:	46bd      	mov	sp, r7
 8013036:	bd80      	pop	{r7, pc}

08013038 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8013038:	b580      	push	{r7, lr}
 801303a:	b086      	sub	sp, #24
 801303c:	af00      	add	r7, sp, #0
 801303e:	60f8      	str	r0, [r7, #12]
 8013040:	460b      	mov	r3, r1
 8013042:	607a      	str	r2, [r7, #4]
 8013044:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8013046:	7afb      	ldrb	r3, [r7, #11]
 8013048:	2b00      	cmp	r3, #0
 801304a:	d16b      	bne.n	8013124 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 801304c:	68fb      	ldr	r3, [r7, #12]
 801304e:	3314      	adds	r3, #20
 8013050:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8013052:	68fb      	ldr	r3, [r7, #12]
 8013054:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8013058:	2b02      	cmp	r3, #2
 801305a:	d156      	bne.n	801310a <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 801305c:	693b      	ldr	r3, [r7, #16]
 801305e:	689a      	ldr	r2, [r3, #8]
 8013060:	693b      	ldr	r3, [r7, #16]
 8013062:	68db      	ldr	r3, [r3, #12]
 8013064:	429a      	cmp	r2, r3
 8013066:	d914      	bls.n	8013092 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8013068:	693b      	ldr	r3, [r7, #16]
 801306a:	689a      	ldr	r2, [r3, #8]
 801306c:	693b      	ldr	r3, [r7, #16]
 801306e:	68db      	ldr	r3, [r3, #12]
 8013070:	1ad2      	subs	r2, r2, r3
 8013072:	693b      	ldr	r3, [r7, #16]
 8013074:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8013076:	693b      	ldr	r3, [r7, #16]
 8013078:	689b      	ldr	r3, [r3, #8]
 801307a:	461a      	mov	r2, r3
 801307c:	6879      	ldr	r1, [r7, #4]
 801307e:	68f8      	ldr	r0, [r7, #12]
 8013080:	f000 ff3c 	bl	8013efc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013084:	2300      	movs	r3, #0
 8013086:	2200      	movs	r2, #0
 8013088:	2100      	movs	r1, #0
 801308a:	68f8      	ldr	r0, [r7, #12]
 801308c:	f004 fc58 	bl	8017940 <USBD_LL_PrepareReceive>
 8013090:	e03b      	b.n	801310a <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8013092:	693b      	ldr	r3, [r7, #16]
 8013094:	68da      	ldr	r2, [r3, #12]
 8013096:	693b      	ldr	r3, [r7, #16]
 8013098:	689b      	ldr	r3, [r3, #8]
 801309a:	429a      	cmp	r2, r3
 801309c:	d11c      	bne.n	80130d8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801309e:	693b      	ldr	r3, [r7, #16]
 80130a0:	685a      	ldr	r2, [r3, #4]
 80130a2:	693b      	ldr	r3, [r7, #16]
 80130a4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80130a6:	429a      	cmp	r2, r3
 80130a8:	d316      	bcc.n	80130d8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80130aa:	693b      	ldr	r3, [r7, #16]
 80130ac:	685a      	ldr	r2, [r3, #4]
 80130ae:	68fb      	ldr	r3, [r7, #12]
 80130b0:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80130b4:	429a      	cmp	r2, r3
 80130b6:	d20f      	bcs.n	80130d8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80130b8:	2200      	movs	r2, #0
 80130ba:	2100      	movs	r1, #0
 80130bc:	68f8      	ldr	r0, [r7, #12]
 80130be:	f000 ff1d 	bl	8013efc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80130c2:	68fb      	ldr	r3, [r7, #12]
 80130c4:	2200      	movs	r2, #0
 80130c6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80130ca:	2300      	movs	r3, #0
 80130cc:	2200      	movs	r2, #0
 80130ce:	2100      	movs	r1, #0
 80130d0:	68f8      	ldr	r0, [r7, #12]
 80130d2:	f004 fc35 	bl	8017940 <USBD_LL_PrepareReceive>
 80130d6:	e018      	b.n	801310a <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80130d8:	68fb      	ldr	r3, [r7, #12]
 80130da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80130de:	b2db      	uxtb	r3, r3
 80130e0:	2b03      	cmp	r3, #3
 80130e2:	d10b      	bne.n	80130fc <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80130e4:	68fb      	ldr	r3, [r7, #12]
 80130e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80130ea:	68db      	ldr	r3, [r3, #12]
 80130ec:	2b00      	cmp	r3, #0
 80130ee:	d005      	beq.n	80130fc <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80130f0:	68fb      	ldr	r3, [r7, #12]
 80130f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80130f6:	68db      	ldr	r3, [r3, #12]
 80130f8:	68f8      	ldr	r0, [r7, #12]
 80130fa:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80130fc:	2180      	movs	r1, #128	@ 0x80
 80130fe:	68f8      	ldr	r0, [r7, #12]
 8013100:	f004 fb74 	bl	80177ec <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8013104:	68f8      	ldr	r0, [r7, #12]
 8013106:	f000 ff4b 	bl	8013fa0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 801310a:	68fb      	ldr	r3, [r7, #12]
 801310c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8013110:	2b01      	cmp	r3, #1
 8013112:	d122      	bne.n	801315a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8013114:	68f8      	ldr	r0, [r7, #12]
 8013116:	f7ff fe98 	bl	8012e4a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801311a:	68fb      	ldr	r3, [r7, #12]
 801311c:	2200      	movs	r2, #0
 801311e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8013122:	e01a      	b.n	801315a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013124:	68fb      	ldr	r3, [r7, #12]
 8013126:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801312a:	b2db      	uxtb	r3, r3
 801312c:	2b03      	cmp	r3, #3
 801312e:	d114      	bne.n	801315a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8013130:	68fb      	ldr	r3, [r7, #12]
 8013132:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013136:	695b      	ldr	r3, [r3, #20]
 8013138:	2b00      	cmp	r3, #0
 801313a:	d00e      	beq.n	801315a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 801313c:	68fb      	ldr	r3, [r7, #12]
 801313e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013142:	695b      	ldr	r3, [r3, #20]
 8013144:	7afa      	ldrb	r2, [r7, #11]
 8013146:	4611      	mov	r1, r2
 8013148:	68f8      	ldr	r0, [r7, #12]
 801314a:	4798      	blx	r3
 801314c:	4603      	mov	r3, r0
 801314e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8013150:	7dfb      	ldrb	r3, [r7, #23]
 8013152:	2b00      	cmp	r3, #0
 8013154:	d001      	beq.n	801315a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8013156:	7dfb      	ldrb	r3, [r7, #23]
 8013158:	e000      	b.n	801315c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 801315a:	2300      	movs	r3, #0
}
 801315c:	4618      	mov	r0, r3
 801315e:	3718      	adds	r7, #24
 8013160:	46bd      	mov	sp, r7
 8013162:	bd80      	pop	{r7, pc}

08013164 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8013164:	b580      	push	{r7, lr}
 8013166:	b082      	sub	sp, #8
 8013168:	af00      	add	r7, sp, #0
 801316a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	2201      	movs	r2, #1
 8013170:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	2200      	movs	r2, #0
 8013178:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	2200      	movs	r2, #0
 8013180:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	2200      	movs	r2, #0
 8013186:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013190:	2b00      	cmp	r3, #0
 8013192:	d101      	bne.n	8013198 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8013194:	2303      	movs	r3, #3
 8013196:	e02f      	b.n	80131f8 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d00f      	beq.n	80131c2 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80131a8:	685b      	ldr	r3, [r3, #4]
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	d009      	beq.n	80131c2 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80131b4:	685b      	ldr	r3, [r3, #4]
 80131b6:	687a      	ldr	r2, [r7, #4]
 80131b8:	6852      	ldr	r2, [r2, #4]
 80131ba:	b2d2      	uxtb	r2, r2
 80131bc:	4611      	mov	r1, r2
 80131be:	6878      	ldr	r0, [r7, #4]
 80131c0:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80131c2:	2340      	movs	r3, #64	@ 0x40
 80131c4:	2200      	movs	r2, #0
 80131c6:	2100      	movs	r1, #0
 80131c8:	6878      	ldr	r0, [r7, #4]
 80131ca:	f004 faca 	bl	8017762 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80131ce:	687b      	ldr	r3, [r7, #4]
 80131d0:	2201      	movs	r2, #1
 80131d2:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	2240      	movs	r2, #64	@ 0x40
 80131da:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80131de:	2340      	movs	r3, #64	@ 0x40
 80131e0:	2200      	movs	r2, #0
 80131e2:	2180      	movs	r1, #128	@ 0x80
 80131e4:	6878      	ldr	r0, [r7, #4]
 80131e6:	f004 fabc 	bl	8017762 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	2201      	movs	r2, #1
 80131ee:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	2240      	movs	r2, #64	@ 0x40
 80131f4:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80131f6:	2300      	movs	r3, #0
}
 80131f8:	4618      	mov	r0, r3
 80131fa:	3708      	adds	r7, #8
 80131fc:	46bd      	mov	sp, r7
 80131fe:	bd80      	pop	{r7, pc}

08013200 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8013200:	b480      	push	{r7}
 8013202:	b083      	sub	sp, #12
 8013204:	af00      	add	r7, sp, #0
 8013206:	6078      	str	r0, [r7, #4]
 8013208:	460b      	mov	r3, r1
 801320a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	78fa      	ldrb	r2, [r7, #3]
 8013210:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8013212:	2300      	movs	r3, #0
}
 8013214:	4618      	mov	r0, r3
 8013216:	370c      	adds	r7, #12
 8013218:	46bd      	mov	sp, r7
 801321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801321e:	4770      	bx	lr

08013220 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8013220:	b480      	push	{r7}
 8013222:	b083      	sub	sp, #12
 8013224:	af00      	add	r7, sp, #0
 8013226:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801322e:	b2da      	uxtb	r2, r3
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	2204      	movs	r2, #4
 801323a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801323e:	2300      	movs	r3, #0
}
 8013240:	4618      	mov	r0, r3
 8013242:	370c      	adds	r7, #12
 8013244:	46bd      	mov	sp, r7
 8013246:	f85d 7b04 	ldr.w	r7, [sp], #4
 801324a:	4770      	bx	lr

0801324c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801324c:	b480      	push	{r7}
 801324e:	b083      	sub	sp, #12
 8013250:	af00      	add	r7, sp, #0
 8013252:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801325a:	b2db      	uxtb	r3, r3
 801325c:	2b04      	cmp	r3, #4
 801325e:	d106      	bne.n	801326e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8013266:	b2da      	uxtb	r2, r3
 8013268:	687b      	ldr	r3, [r7, #4]
 801326a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801326e:	2300      	movs	r3, #0
}
 8013270:	4618      	mov	r0, r3
 8013272:	370c      	adds	r7, #12
 8013274:	46bd      	mov	sp, r7
 8013276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801327a:	4770      	bx	lr

0801327c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801327c:	b580      	push	{r7, lr}
 801327e:	b082      	sub	sp, #8
 8013280:	af00      	add	r7, sp, #0
 8013282:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801328a:	2b00      	cmp	r3, #0
 801328c:	d101      	bne.n	8013292 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 801328e:	2303      	movs	r3, #3
 8013290:	e012      	b.n	80132b8 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013292:	687b      	ldr	r3, [r7, #4]
 8013294:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013298:	b2db      	uxtb	r3, r3
 801329a:	2b03      	cmp	r3, #3
 801329c:	d10b      	bne.n	80132b6 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80132a4:	69db      	ldr	r3, [r3, #28]
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d005      	beq.n	80132b6 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80132b0:	69db      	ldr	r3, [r3, #28]
 80132b2:	6878      	ldr	r0, [r7, #4]
 80132b4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80132b6:	2300      	movs	r3, #0
}
 80132b8:	4618      	mov	r0, r3
 80132ba:	3708      	adds	r7, #8
 80132bc:	46bd      	mov	sp, r7
 80132be:	bd80      	pop	{r7, pc}

080132c0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80132c0:	b480      	push	{r7}
 80132c2:	b087      	sub	sp, #28
 80132c4:	af00      	add	r7, sp, #0
 80132c6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80132cc:	697b      	ldr	r3, [r7, #20]
 80132ce:	781b      	ldrb	r3, [r3, #0]
 80132d0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80132d2:	697b      	ldr	r3, [r7, #20]
 80132d4:	3301      	adds	r3, #1
 80132d6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80132d8:	697b      	ldr	r3, [r7, #20]
 80132da:	781b      	ldrb	r3, [r3, #0]
 80132dc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80132de:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80132e2:	021b      	lsls	r3, r3, #8
 80132e4:	b21a      	sxth	r2, r3
 80132e6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80132ea:	4313      	orrs	r3, r2
 80132ec:	b21b      	sxth	r3, r3
 80132ee:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80132f0:	89fb      	ldrh	r3, [r7, #14]
}
 80132f2:	4618      	mov	r0, r3
 80132f4:	371c      	adds	r7, #28
 80132f6:	46bd      	mov	sp, r7
 80132f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132fc:	4770      	bx	lr
	...

08013300 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013300:	b580      	push	{r7, lr}
 8013302:	b084      	sub	sp, #16
 8013304:	af00      	add	r7, sp, #0
 8013306:	6078      	str	r0, [r7, #4]
 8013308:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801330a:	2300      	movs	r3, #0
 801330c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801330e:	683b      	ldr	r3, [r7, #0]
 8013310:	781b      	ldrb	r3, [r3, #0]
 8013312:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013316:	2b40      	cmp	r3, #64	@ 0x40
 8013318:	d005      	beq.n	8013326 <USBD_StdDevReq+0x26>
 801331a:	2b40      	cmp	r3, #64	@ 0x40
 801331c:	d853      	bhi.n	80133c6 <USBD_StdDevReq+0xc6>
 801331e:	2b00      	cmp	r3, #0
 8013320:	d00b      	beq.n	801333a <USBD_StdDevReq+0x3a>
 8013322:	2b20      	cmp	r3, #32
 8013324:	d14f      	bne.n	80133c6 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801332c:	689b      	ldr	r3, [r3, #8]
 801332e:	6839      	ldr	r1, [r7, #0]
 8013330:	6878      	ldr	r0, [r7, #4]
 8013332:	4798      	blx	r3
 8013334:	4603      	mov	r3, r0
 8013336:	73fb      	strb	r3, [r7, #15]
      break;
 8013338:	e04a      	b.n	80133d0 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801333a:	683b      	ldr	r3, [r7, #0]
 801333c:	785b      	ldrb	r3, [r3, #1]
 801333e:	2b09      	cmp	r3, #9
 8013340:	d83b      	bhi.n	80133ba <USBD_StdDevReq+0xba>
 8013342:	a201      	add	r2, pc, #4	@ (adr r2, 8013348 <USBD_StdDevReq+0x48>)
 8013344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013348:	0801339d 	.word	0x0801339d
 801334c:	080133b1 	.word	0x080133b1
 8013350:	080133bb 	.word	0x080133bb
 8013354:	080133a7 	.word	0x080133a7
 8013358:	080133bb 	.word	0x080133bb
 801335c:	0801337b 	.word	0x0801337b
 8013360:	08013371 	.word	0x08013371
 8013364:	080133bb 	.word	0x080133bb
 8013368:	08013393 	.word	0x08013393
 801336c:	08013385 	.word	0x08013385
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8013370:	6839      	ldr	r1, [r7, #0]
 8013372:	6878      	ldr	r0, [r7, #4]
 8013374:	f000 f9de 	bl	8013734 <USBD_GetDescriptor>
          break;
 8013378:	e024      	b.n	80133c4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801337a:	6839      	ldr	r1, [r7, #0]
 801337c:	6878      	ldr	r0, [r7, #4]
 801337e:	f000 fb6d 	bl	8013a5c <USBD_SetAddress>
          break;
 8013382:	e01f      	b.n	80133c4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8013384:	6839      	ldr	r1, [r7, #0]
 8013386:	6878      	ldr	r0, [r7, #4]
 8013388:	f000 fbac 	bl	8013ae4 <USBD_SetConfig>
 801338c:	4603      	mov	r3, r0
 801338e:	73fb      	strb	r3, [r7, #15]
          break;
 8013390:	e018      	b.n	80133c4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8013392:	6839      	ldr	r1, [r7, #0]
 8013394:	6878      	ldr	r0, [r7, #4]
 8013396:	f000 fc4b 	bl	8013c30 <USBD_GetConfig>
          break;
 801339a:	e013      	b.n	80133c4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801339c:	6839      	ldr	r1, [r7, #0]
 801339e:	6878      	ldr	r0, [r7, #4]
 80133a0:	f000 fc7c 	bl	8013c9c <USBD_GetStatus>
          break;
 80133a4:	e00e      	b.n	80133c4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80133a6:	6839      	ldr	r1, [r7, #0]
 80133a8:	6878      	ldr	r0, [r7, #4]
 80133aa:	f000 fcab 	bl	8013d04 <USBD_SetFeature>
          break;
 80133ae:	e009      	b.n	80133c4 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80133b0:	6839      	ldr	r1, [r7, #0]
 80133b2:	6878      	ldr	r0, [r7, #4]
 80133b4:	f000 fcba 	bl	8013d2c <USBD_ClrFeature>
          break;
 80133b8:	e004      	b.n	80133c4 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80133ba:	6839      	ldr	r1, [r7, #0]
 80133bc:	6878      	ldr	r0, [r7, #4]
 80133be:	f000 fd11 	bl	8013de4 <USBD_CtlError>
          break;
 80133c2:	bf00      	nop
      }
      break;
 80133c4:	e004      	b.n	80133d0 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80133c6:	6839      	ldr	r1, [r7, #0]
 80133c8:	6878      	ldr	r0, [r7, #4]
 80133ca:	f000 fd0b 	bl	8013de4 <USBD_CtlError>
      break;
 80133ce:	bf00      	nop
  }

  return ret;
 80133d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80133d2:	4618      	mov	r0, r3
 80133d4:	3710      	adds	r7, #16
 80133d6:	46bd      	mov	sp, r7
 80133d8:	bd80      	pop	{r7, pc}
 80133da:	bf00      	nop

080133dc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80133dc:	b580      	push	{r7, lr}
 80133de:	b084      	sub	sp, #16
 80133e0:	af00      	add	r7, sp, #0
 80133e2:	6078      	str	r0, [r7, #4]
 80133e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80133e6:	2300      	movs	r3, #0
 80133e8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80133ea:	683b      	ldr	r3, [r7, #0]
 80133ec:	781b      	ldrb	r3, [r3, #0]
 80133ee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80133f2:	2b40      	cmp	r3, #64	@ 0x40
 80133f4:	d005      	beq.n	8013402 <USBD_StdItfReq+0x26>
 80133f6:	2b40      	cmp	r3, #64	@ 0x40
 80133f8:	d82f      	bhi.n	801345a <USBD_StdItfReq+0x7e>
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	d001      	beq.n	8013402 <USBD_StdItfReq+0x26>
 80133fe:	2b20      	cmp	r3, #32
 8013400:	d12b      	bne.n	801345a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013408:	b2db      	uxtb	r3, r3
 801340a:	3b01      	subs	r3, #1
 801340c:	2b02      	cmp	r3, #2
 801340e:	d81d      	bhi.n	801344c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8013410:	683b      	ldr	r3, [r7, #0]
 8013412:	889b      	ldrh	r3, [r3, #4]
 8013414:	b2db      	uxtb	r3, r3
 8013416:	2b01      	cmp	r3, #1
 8013418:	d813      	bhi.n	8013442 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013420:	689b      	ldr	r3, [r3, #8]
 8013422:	6839      	ldr	r1, [r7, #0]
 8013424:	6878      	ldr	r0, [r7, #4]
 8013426:	4798      	blx	r3
 8013428:	4603      	mov	r3, r0
 801342a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801342c:	683b      	ldr	r3, [r7, #0]
 801342e:	88db      	ldrh	r3, [r3, #6]
 8013430:	2b00      	cmp	r3, #0
 8013432:	d110      	bne.n	8013456 <USBD_StdItfReq+0x7a>
 8013434:	7bfb      	ldrb	r3, [r7, #15]
 8013436:	2b00      	cmp	r3, #0
 8013438:	d10d      	bne.n	8013456 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 801343a:	6878      	ldr	r0, [r7, #4]
 801343c:	f000 fd9d 	bl	8013f7a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013440:	e009      	b.n	8013456 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8013442:	6839      	ldr	r1, [r7, #0]
 8013444:	6878      	ldr	r0, [r7, #4]
 8013446:	f000 fccd 	bl	8013de4 <USBD_CtlError>
          break;
 801344a:	e004      	b.n	8013456 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 801344c:	6839      	ldr	r1, [r7, #0]
 801344e:	6878      	ldr	r0, [r7, #4]
 8013450:	f000 fcc8 	bl	8013de4 <USBD_CtlError>
          break;
 8013454:	e000      	b.n	8013458 <USBD_StdItfReq+0x7c>
          break;
 8013456:	bf00      	nop
      }
      break;
 8013458:	e004      	b.n	8013464 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 801345a:	6839      	ldr	r1, [r7, #0]
 801345c:	6878      	ldr	r0, [r7, #4]
 801345e:	f000 fcc1 	bl	8013de4 <USBD_CtlError>
      break;
 8013462:	bf00      	nop
  }

  return ret;
 8013464:	7bfb      	ldrb	r3, [r7, #15]
}
 8013466:	4618      	mov	r0, r3
 8013468:	3710      	adds	r7, #16
 801346a:	46bd      	mov	sp, r7
 801346c:	bd80      	pop	{r7, pc}

0801346e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801346e:	b580      	push	{r7, lr}
 8013470:	b084      	sub	sp, #16
 8013472:	af00      	add	r7, sp, #0
 8013474:	6078      	str	r0, [r7, #4]
 8013476:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8013478:	2300      	movs	r3, #0
 801347a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 801347c:	683b      	ldr	r3, [r7, #0]
 801347e:	889b      	ldrh	r3, [r3, #4]
 8013480:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013482:	683b      	ldr	r3, [r7, #0]
 8013484:	781b      	ldrb	r3, [r3, #0]
 8013486:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801348a:	2b40      	cmp	r3, #64	@ 0x40
 801348c:	d007      	beq.n	801349e <USBD_StdEPReq+0x30>
 801348e:	2b40      	cmp	r3, #64	@ 0x40
 8013490:	f200 8145 	bhi.w	801371e <USBD_StdEPReq+0x2b0>
 8013494:	2b00      	cmp	r3, #0
 8013496:	d00c      	beq.n	80134b2 <USBD_StdEPReq+0x44>
 8013498:	2b20      	cmp	r3, #32
 801349a:	f040 8140 	bne.w	801371e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801349e:	687b      	ldr	r3, [r7, #4]
 80134a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80134a4:	689b      	ldr	r3, [r3, #8]
 80134a6:	6839      	ldr	r1, [r7, #0]
 80134a8:	6878      	ldr	r0, [r7, #4]
 80134aa:	4798      	blx	r3
 80134ac:	4603      	mov	r3, r0
 80134ae:	73fb      	strb	r3, [r7, #15]
      break;
 80134b0:	e13a      	b.n	8013728 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80134b2:	683b      	ldr	r3, [r7, #0]
 80134b4:	785b      	ldrb	r3, [r3, #1]
 80134b6:	2b03      	cmp	r3, #3
 80134b8:	d007      	beq.n	80134ca <USBD_StdEPReq+0x5c>
 80134ba:	2b03      	cmp	r3, #3
 80134bc:	f300 8129 	bgt.w	8013712 <USBD_StdEPReq+0x2a4>
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d07f      	beq.n	80135c4 <USBD_StdEPReq+0x156>
 80134c4:	2b01      	cmp	r3, #1
 80134c6:	d03c      	beq.n	8013542 <USBD_StdEPReq+0xd4>
 80134c8:	e123      	b.n	8013712 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80134d0:	b2db      	uxtb	r3, r3
 80134d2:	2b02      	cmp	r3, #2
 80134d4:	d002      	beq.n	80134dc <USBD_StdEPReq+0x6e>
 80134d6:	2b03      	cmp	r3, #3
 80134d8:	d016      	beq.n	8013508 <USBD_StdEPReq+0x9a>
 80134da:	e02c      	b.n	8013536 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80134dc:	7bbb      	ldrb	r3, [r7, #14]
 80134de:	2b00      	cmp	r3, #0
 80134e0:	d00d      	beq.n	80134fe <USBD_StdEPReq+0x90>
 80134e2:	7bbb      	ldrb	r3, [r7, #14]
 80134e4:	2b80      	cmp	r3, #128	@ 0x80
 80134e6:	d00a      	beq.n	80134fe <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80134e8:	7bbb      	ldrb	r3, [r7, #14]
 80134ea:	4619      	mov	r1, r3
 80134ec:	6878      	ldr	r0, [r7, #4]
 80134ee:	f004 f97d 	bl	80177ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80134f2:	2180      	movs	r1, #128	@ 0x80
 80134f4:	6878      	ldr	r0, [r7, #4]
 80134f6:	f004 f979 	bl	80177ec <USBD_LL_StallEP>
 80134fa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80134fc:	e020      	b.n	8013540 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80134fe:	6839      	ldr	r1, [r7, #0]
 8013500:	6878      	ldr	r0, [r7, #4]
 8013502:	f000 fc6f 	bl	8013de4 <USBD_CtlError>
              break;
 8013506:	e01b      	b.n	8013540 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013508:	683b      	ldr	r3, [r7, #0]
 801350a:	885b      	ldrh	r3, [r3, #2]
 801350c:	2b00      	cmp	r3, #0
 801350e:	d10e      	bne.n	801352e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8013510:	7bbb      	ldrb	r3, [r7, #14]
 8013512:	2b00      	cmp	r3, #0
 8013514:	d00b      	beq.n	801352e <USBD_StdEPReq+0xc0>
 8013516:	7bbb      	ldrb	r3, [r7, #14]
 8013518:	2b80      	cmp	r3, #128	@ 0x80
 801351a:	d008      	beq.n	801352e <USBD_StdEPReq+0xc0>
 801351c:	683b      	ldr	r3, [r7, #0]
 801351e:	88db      	ldrh	r3, [r3, #6]
 8013520:	2b00      	cmp	r3, #0
 8013522:	d104      	bne.n	801352e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8013524:	7bbb      	ldrb	r3, [r7, #14]
 8013526:	4619      	mov	r1, r3
 8013528:	6878      	ldr	r0, [r7, #4]
 801352a:	f004 f95f 	bl	80177ec <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801352e:	6878      	ldr	r0, [r7, #4]
 8013530:	f000 fd23 	bl	8013f7a <USBD_CtlSendStatus>

              break;
 8013534:	e004      	b.n	8013540 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8013536:	6839      	ldr	r1, [r7, #0]
 8013538:	6878      	ldr	r0, [r7, #4]
 801353a:	f000 fc53 	bl	8013de4 <USBD_CtlError>
              break;
 801353e:	bf00      	nop
          }
          break;
 8013540:	e0ec      	b.n	801371c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8013542:	687b      	ldr	r3, [r7, #4]
 8013544:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013548:	b2db      	uxtb	r3, r3
 801354a:	2b02      	cmp	r3, #2
 801354c:	d002      	beq.n	8013554 <USBD_StdEPReq+0xe6>
 801354e:	2b03      	cmp	r3, #3
 8013550:	d016      	beq.n	8013580 <USBD_StdEPReq+0x112>
 8013552:	e030      	b.n	80135b6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013554:	7bbb      	ldrb	r3, [r7, #14]
 8013556:	2b00      	cmp	r3, #0
 8013558:	d00d      	beq.n	8013576 <USBD_StdEPReq+0x108>
 801355a:	7bbb      	ldrb	r3, [r7, #14]
 801355c:	2b80      	cmp	r3, #128	@ 0x80
 801355e:	d00a      	beq.n	8013576 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013560:	7bbb      	ldrb	r3, [r7, #14]
 8013562:	4619      	mov	r1, r3
 8013564:	6878      	ldr	r0, [r7, #4]
 8013566:	f004 f941 	bl	80177ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801356a:	2180      	movs	r1, #128	@ 0x80
 801356c:	6878      	ldr	r0, [r7, #4]
 801356e:	f004 f93d 	bl	80177ec <USBD_LL_StallEP>
 8013572:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013574:	e025      	b.n	80135c2 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8013576:	6839      	ldr	r1, [r7, #0]
 8013578:	6878      	ldr	r0, [r7, #4]
 801357a:	f000 fc33 	bl	8013de4 <USBD_CtlError>
              break;
 801357e:	e020      	b.n	80135c2 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013580:	683b      	ldr	r3, [r7, #0]
 8013582:	885b      	ldrh	r3, [r3, #2]
 8013584:	2b00      	cmp	r3, #0
 8013586:	d11b      	bne.n	80135c0 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013588:	7bbb      	ldrb	r3, [r7, #14]
 801358a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801358e:	2b00      	cmp	r3, #0
 8013590:	d004      	beq.n	801359c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8013592:	7bbb      	ldrb	r3, [r7, #14]
 8013594:	4619      	mov	r1, r3
 8013596:	6878      	ldr	r0, [r7, #4]
 8013598:	f004 f947 	bl	801782a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 801359c:	6878      	ldr	r0, [r7, #4]
 801359e:	f000 fcec 	bl	8013f7a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80135a8:	689b      	ldr	r3, [r3, #8]
 80135aa:	6839      	ldr	r1, [r7, #0]
 80135ac:	6878      	ldr	r0, [r7, #4]
 80135ae:	4798      	blx	r3
 80135b0:	4603      	mov	r3, r0
 80135b2:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80135b4:	e004      	b.n	80135c0 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80135b6:	6839      	ldr	r1, [r7, #0]
 80135b8:	6878      	ldr	r0, [r7, #4]
 80135ba:	f000 fc13 	bl	8013de4 <USBD_CtlError>
              break;
 80135be:	e000      	b.n	80135c2 <USBD_StdEPReq+0x154>
              break;
 80135c0:	bf00      	nop
          }
          break;
 80135c2:	e0ab      	b.n	801371c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80135c4:	687b      	ldr	r3, [r7, #4]
 80135c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80135ca:	b2db      	uxtb	r3, r3
 80135cc:	2b02      	cmp	r3, #2
 80135ce:	d002      	beq.n	80135d6 <USBD_StdEPReq+0x168>
 80135d0:	2b03      	cmp	r3, #3
 80135d2:	d032      	beq.n	801363a <USBD_StdEPReq+0x1cc>
 80135d4:	e097      	b.n	8013706 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80135d6:	7bbb      	ldrb	r3, [r7, #14]
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d007      	beq.n	80135ec <USBD_StdEPReq+0x17e>
 80135dc:	7bbb      	ldrb	r3, [r7, #14]
 80135de:	2b80      	cmp	r3, #128	@ 0x80
 80135e0:	d004      	beq.n	80135ec <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80135e2:	6839      	ldr	r1, [r7, #0]
 80135e4:	6878      	ldr	r0, [r7, #4]
 80135e6:	f000 fbfd 	bl	8013de4 <USBD_CtlError>
                break;
 80135ea:	e091      	b.n	8013710 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80135ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80135f0:	2b00      	cmp	r3, #0
 80135f2:	da0b      	bge.n	801360c <USBD_StdEPReq+0x19e>
 80135f4:	7bbb      	ldrb	r3, [r7, #14]
 80135f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80135fa:	4613      	mov	r3, r2
 80135fc:	009b      	lsls	r3, r3, #2
 80135fe:	4413      	add	r3, r2
 8013600:	009b      	lsls	r3, r3, #2
 8013602:	3310      	adds	r3, #16
 8013604:	687a      	ldr	r2, [r7, #4]
 8013606:	4413      	add	r3, r2
 8013608:	3304      	adds	r3, #4
 801360a:	e00b      	b.n	8013624 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801360c:	7bbb      	ldrb	r3, [r7, #14]
 801360e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013612:	4613      	mov	r3, r2
 8013614:	009b      	lsls	r3, r3, #2
 8013616:	4413      	add	r3, r2
 8013618:	009b      	lsls	r3, r3, #2
 801361a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801361e:	687a      	ldr	r2, [r7, #4]
 8013620:	4413      	add	r3, r2
 8013622:	3304      	adds	r3, #4
 8013624:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8013626:	68bb      	ldr	r3, [r7, #8]
 8013628:	2200      	movs	r2, #0
 801362a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801362c:	68bb      	ldr	r3, [r7, #8]
 801362e:	2202      	movs	r2, #2
 8013630:	4619      	mov	r1, r3
 8013632:	6878      	ldr	r0, [r7, #4]
 8013634:	f000 fc47 	bl	8013ec6 <USBD_CtlSendData>
              break;
 8013638:	e06a      	b.n	8013710 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 801363a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801363e:	2b00      	cmp	r3, #0
 8013640:	da11      	bge.n	8013666 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8013642:	7bbb      	ldrb	r3, [r7, #14]
 8013644:	f003 020f 	and.w	r2, r3, #15
 8013648:	6879      	ldr	r1, [r7, #4]
 801364a:	4613      	mov	r3, r2
 801364c:	009b      	lsls	r3, r3, #2
 801364e:	4413      	add	r3, r2
 8013650:	009b      	lsls	r3, r3, #2
 8013652:	440b      	add	r3, r1
 8013654:	3324      	adds	r3, #36	@ 0x24
 8013656:	881b      	ldrh	r3, [r3, #0]
 8013658:	2b00      	cmp	r3, #0
 801365a:	d117      	bne.n	801368c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 801365c:	6839      	ldr	r1, [r7, #0]
 801365e:	6878      	ldr	r0, [r7, #4]
 8013660:	f000 fbc0 	bl	8013de4 <USBD_CtlError>
                  break;
 8013664:	e054      	b.n	8013710 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8013666:	7bbb      	ldrb	r3, [r7, #14]
 8013668:	f003 020f 	and.w	r2, r3, #15
 801366c:	6879      	ldr	r1, [r7, #4]
 801366e:	4613      	mov	r3, r2
 8013670:	009b      	lsls	r3, r3, #2
 8013672:	4413      	add	r3, r2
 8013674:	009b      	lsls	r3, r3, #2
 8013676:	440b      	add	r3, r1
 8013678:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801367c:	881b      	ldrh	r3, [r3, #0]
 801367e:	2b00      	cmp	r3, #0
 8013680:	d104      	bne.n	801368c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8013682:	6839      	ldr	r1, [r7, #0]
 8013684:	6878      	ldr	r0, [r7, #4]
 8013686:	f000 fbad 	bl	8013de4 <USBD_CtlError>
                  break;
 801368a:	e041      	b.n	8013710 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801368c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013690:	2b00      	cmp	r3, #0
 8013692:	da0b      	bge.n	80136ac <USBD_StdEPReq+0x23e>
 8013694:	7bbb      	ldrb	r3, [r7, #14]
 8013696:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801369a:	4613      	mov	r3, r2
 801369c:	009b      	lsls	r3, r3, #2
 801369e:	4413      	add	r3, r2
 80136a0:	009b      	lsls	r3, r3, #2
 80136a2:	3310      	adds	r3, #16
 80136a4:	687a      	ldr	r2, [r7, #4]
 80136a6:	4413      	add	r3, r2
 80136a8:	3304      	adds	r3, #4
 80136aa:	e00b      	b.n	80136c4 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80136ac:	7bbb      	ldrb	r3, [r7, #14]
 80136ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80136b2:	4613      	mov	r3, r2
 80136b4:	009b      	lsls	r3, r3, #2
 80136b6:	4413      	add	r3, r2
 80136b8:	009b      	lsls	r3, r3, #2
 80136ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80136be:	687a      	ldr	r2, [r7, #4]
 80136c0:	4413      	add	r3, r2
 80136c2:	3304      	adds	r3, #4
 80136c4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80136c6:	7bbb      	ldrb	r3, [r7, #14]
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d002      	beq.n	80136d2 <USBD_StdEPReq+0x264>
 80136cc:	7bbb      	ldrb	r3, [r7, #14]
 80136ce:	2b80      	cmp	r3, #128	@ 0x80
 80136d0:	d103      	bne.n	80136da <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80136d2:	68bb      	ldr	r3, [r7, #8]
 80136d4:	2200      	movs	r2, #0
 80136d6:	601a      	str	r2, [r3, #0]
 80136d8:	e00e      	b.n	80136f8 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80136da:	7bbb      	ldrb	r3, [r7, #14]
 80136dc:	4619      	mov	r1, r3
 80136de:	6878      	ldr	r0, [r7, #4]
 80136e0:	f004 f8c2 	bl	8017868 <USBD_LL_IsStallEP>
 80136e4:	4603      	mov	r3, r0
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	d003      	beq.n	80136f2 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80136ea:	68bb      	ldr	r3, [r7, #8]
 80136ec:	2201      	movs	r2, #1
 80136ee:	601a      	str	r2, [r3, #0]
 80136f0:	e002      	b.n	80136f8 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80136f2:	68bb      	ldr	r3, [r7, #8]
 80136f4:	2200      	movs	r2, #0
 80136f6:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80136f8:	68bb      	ldr	r3, [r7, #8]
 80136fa:	2202      	movs	r2, #2
 80136fc:	4619      	mov	r1, r3
 80136fe:	6878      	ldr	r0, [r7, #4]
 8013700:	f000 fbe1 	bl	8013ec6 <USBD_CtlSendData>
              break;
 8013704:	e004      	b.n	8013710 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8013706:	6839      	ldr	r1, [r7, #0]
 8013708:	6878      	ldr	r0, [r7, #4]
 801370a:	f000 fb6b 	bl	8013de4 <USBD_CtlError>
              break;
 801370e:	bf00      	nop
          }
          break;
 8013710:	e004      	b.n	801371c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8013712:	6839      	ldr	r1, [r7, #0]
 8013714:	6878      	ldr	r0, [r7, #4]
 8013716:	f000 fb65 	bl	8013de4 <USBD_CtlError>
          break;
 801371a:	bf00      	nop
      }
      break;
 801371c:	e004      	b.n	8013728 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 801371e:	6839      	ldr	r1, [r7, #0]
 8013720:	6878      	ldr	r0, [r7, #4]
 8013722:	f000 fb5f 	bl	8013de4 <USBD_CtlError>
      break;
 8013726:	bf00      	nop
  }

  return ret;
 8013728:	7bfb      	ldrb	r3, [r7, #15]
}
 801372a:	4618      	mov	r0, r3
 801372c:	3710      	adds	r7, #16
 801372e:	46bd      	mov	sp, r7
 8013730:	bd80      	pop	{r7, pc}
	...

08013734 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013734:	b580      	push	{r7, lr}
 8013736:	b084      	sub	sp, #16
 8013738:	af00      	add	r7, sp, #0
 801373a:	6078      	str	r0, [r7, #4]
 801373c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801373e:	2300      	movs	r3, #0
 8013740:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8013742:	2300      	movs	r3, #0
 8013744:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8013746:	2300      	movs	r3, #0
 8013748:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801374a:	683b      	ldr	r3, [r7, #0]
 801374c:	885b      	ldrh	r3, [r3, #2]
 801374e:	0a1b      	lsrs	r3, r3, #8
 8013750:	b29b      	uxth	r3, r3
 8013752:	3b01      	subs	r3, #1
 8013754:	2b0e      	cmp	r3, #14
 8013756:	f200 8152 	bhi.w	80139fe <USBD_GetDescriptor+0x2ca>
 801375a:	a201      	add	r2, pc, #4	@ (adr r2, 8013760 <USBD_GetDescriptor+0x2c>)
 801375c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013760:	080137d1 	.word	0x080137d1
 8013764:	080137e9 	.word	0x080137e9
 8013768:	08013829 	.word	0x08013829
 801376c:	080139ff 	.word	0x080139ff
 8013770:	080139ff 	.word	0x080139ff
 8013774:	0801399f 	.word	0x0801399f
 8013778:	080139cb 	.word	0x080139cb
 801377c:	080139ff 	.word	0x080139ff
 8013780:	080139ff 	.word	0x080139ff
 8013784:	080139ff 	.word	0x080139ff
 8013788:	080139ff 	.word	0x080139ff
 801378c:	080139ff 	.word	0x080139ff
 8013790:	080139ff 	.word	0x080139ff
 8013794:	080139ff 	.word	0x080139ff
 8013798:	0801379d 	.word	0x0801379d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80137a2:	69db      	ldr	r3, [r3, #28]
 80137a4:	2b00      	cmp	r3, #0
 80137a6:	d00b      	beq.n	80137c0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80137a8:	687b      	ldr	r3, [r7, #4]
 80137aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80137ae:	69db      	ldr	r3, [r3, #28]
 80137b0:	687a      	ldr	r2, [r7, #4]
 80137b2:	7c12      	ldrb	r2, [r2, #16]
 80137b4:	f107 0108 	add.w	r1, r7, #8
 80137b8:	4610      	mov	r0, r2
 80137ba:	4798      	blx	r3
 80137bc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80137be:	e126      	b.n	8013a0e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80137c0:	6839      	ldr	r1, [r7, #0]
 80137c2:	6878      	ldr	r0, [r7, #4]
 80137c4:	f000 fb0e 	bl	8013de4 <USBD_CtlError>
        err++;
 80137c8:	7afb      	ldrb	r3, [r7, #11]
 80137ca:	3301      	adds	r3, #1
 80137cc:	72fb      	strb	r3, [r7, #11]
      break;
 80137ce:	e11e      	b.n	8013a0e <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80137d0:	687b      	ldr	r3, [r7, #4]
 80137d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80137d6:	681b      	ldr	r3, [r3, #0]
 80137d8:	687a      	ldr	r2, [r7, #4]
 80137da:	7c12      	ldrb	r2, [r2, #16]
 80137dc:	f107 0108 	add.w	r1, r7, #8
 80137e0:	4610      	mov	r0, r2
 80137e2:	4798      	blx	r3
 80137e4:	60f8      	str	r0, [r7, #12]
      break;
 80137e6:	e112      	b.n	8013a0e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80137e8:	687b      	ldr	r3, [r7, #4]
 80137ea:	7c1b      	ldrb	r3, [r3, #16]
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d10d      	bne.n	801380c <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80137f0:	687b      	ldr	r3, [r7, #4]
 80137f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80137f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80137f8:	f107 0208 	add.w	r2, r7, #8
 80137fc:	4610      	mov	r0, r2
 80137fe:	4798      	blx	r3
 8013800:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013802:	68fb      	ldr	r3, [r7, #12]
 8013804:	3301      	adds	r3, #1
 8013806:	2202      	movs	r2, #2
 8013808:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801380a:	e100      	b.n	8013a0e <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013814:	f107 0208 	add.w	r2, r7, #8
 8013818:	4610      	mov	r0, r2
 801381a:	4798      	blx	r3
 801381c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801381e:	68fb      	ldr	r3, [r7, #12]
 8013820:	3301      	adds	r3, #1
 8013822:	2202      	movs	r2, #2
 8013824:	701a      	strb	r2, [r3, #0]
      break;
 8013826:	e0f2      	b.n	8013a0e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8013828:	683b      	ldr	r3, [r7, #0]
 801382a:	885b      	ldrh	r3, [r3, #2]
 801382c:	b2db      	uxtb	r3, r3
 801382e:	2b05      	cmp	r3, #5
 8013830:	f200 80ac 	bhi.w	801398c <USBD_GetDescriptor+0x258>
 8013834:	a201      	add	r2, pc, #4	@ (adr r2, 801383c <USBD_GetDescriptor+0x108>)
 8013836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801383a:	bf00      	nop
 801383c:	08013855 	.word	0x08013855
 8013840:	08013889 	.word	0x08013889
 8013844:	080138bd 	.word	0x080138bd
 8013848:	080138f1 	.word	0x080138f1
 801384c:	08013925 	.word	0x08013925
 8013850:	08013959 	.word	0x08013959
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801385a:	685b      	ldr	r3, [r3, #4]
 801385c:	2b00      	cmp	r3, #0
 801385e:	d00b      	beq.n	8013878 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013866:	685b      	ldr	r3, [r3, #4]
 8013868:	687a      	ldr	r2, [r7, #4]
 801386a:	7c12      	ldrb	r2, [r2, #16]
 801386c:	f107 0108 	add.w	r1, r7, #8
 8013870:	4610      	mov	r0, r2
 8013872:	4798      	blx	r3
 8013874:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013876:	e091      	b.n	801399c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013878:	6839      	ldr	r1, [r7, #0]
 801387a:	6878      	ldr	r0, [r7, #4]
 801387c:	f000 fab2 	bl	8013de4 <USBD_CtlError>
            err++;
 8013880:	7afb      	ldrb	r3, [r7, #11]
 8013882:	3301      	adds	r3, #1
 8013884:	72fb      	strb	r3, [r7, #11]
          break;
 8013886:	e089      	b.n	801399c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801388e:	689b      	ldr	r3, [r3, #8]
 8013890:	2b00      	cmp	r3, #0
 8013892:	d00b      	beq.n	80138ac <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801389a:	689b      	ldr	r3, [r3, #8]
 801389c:	687a      	ldr	r2, [r7, #4]
 801389e:	7c12      	ldrb	r2, [r2, #16]
 80138a0:	f107 0108 	add.w	r1, r7, #8
 80138a4:	4610      	mov	r0, r2
 80138a6:	4798      	blx	r3
 80138a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80138aa:	e077      	b.n	801399c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80138ac:	6839      	ldr	r1, [r7, #0]
 80138ae:	6878      	ldr	r0, [r7, #4]
 80138b0:	f000 fa98 	bl	8013de4 <USBD_CtlError>
            err++;
 80138b4:	7afb      	ldrb	r3, [r7, #11]
 80138b6:	3301      	adds	r3, #1
 80138b8:	72fb      	strb	r3, [r7, #11]
          break;
 80138ba:	e06f      	b.n	801399c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80138c2:	68db      	ldr	r3, [r3, #12]
 80138c4:	2b00      	cmp	r3, #0
 80138c6:	d00b      	beq.n	80138e0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80138ce:	68db      	ldr	r3, [r3, #12]
 80138d0:	687a      	ldr	r2, [r7, #4]
 80138d2:	7c12      	ldrb	r2, [r2, #16]
 80138d4:	f107 0108 	add.w	r1, r7, #8
 80138d8:	4610      	mov	r0, r2
 80138da:	4798      	blx	r3
 80138dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80138de:	e05d      	b.n	801399c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80138e0:	6839      	ldr	r1, [r7, #0]
 80138e2:	6878      	ldr	r0, [r7, #4]
 80138e4:	f000 fa7e 	bl	8013de4 <USBD_CtlError>
            err++;
 80138e8:	7afb      	ldrb	r3, [r7, #11]
 80138ea:	3301      	adds	r3, #1
 80138ec:	72fb      	strb	r3, [r7, #11]
          break;
 80138ee:	e055      	b.n	801399c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80138f0:	687b      	ldr	r3, [r7, #4]
 80138f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80138f6:	691b      	ldr	r3, [r3, #16]
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d00b      	beq.n	8013914 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013902:	691b      	ldr	r3, [r3, #16]
 8013904:	687a      	ldr	r2, [r7, #4]
 8013906:	7c12      	ldrb	r2, [r2, #16]
 8013908:	f107 0108 	add.w	r1, r7, #8
 801390c:	4610      	mov	r0, r2
 801390e:	4798      	blx	r3
 8013910:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013912:	e043      	b.n	801399c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013914:	6839      	ldr	r1, [r7, #0]
 8013916:	6878      	ldr	r0, [r7, #4]
 8013918:	f000 fa64 	bl	8013de4 <USBD_CtlError>
            err++;
 801391c:	7afb      	ldrb	r3, [r7, #11]
 801391e:	3301      	adds	r3, #1
 8013920:	72fb      	strb	r3, [r7, #11]
          break;
 8013922:	e03b      	b.n	801399c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801392a:	695b      	ldr	r3, [r3, #20]
 801392c:	2b00      	cmp	r3, #0
 801392e:	d00b      	beq.n	8013948 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013936:	695b      	ldr	r3, [r3, #20]
 8013938:	687a      	ldr	r2, [r7, #4]
 801393a:	7c12      	ldrb	r2, [r2, #16]
 801393c:	f107 0108 	add.w	r1, r7, #8
 8013940:	4610      	mov	r0, r2
 8013942:	4798      	blx	r3
 8013944:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013946:	e029      	b.n	801399c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013948:	6839      	ldr	r1, [r7, #0]
 801394a:	6878      	ldr	r0, [r7, #4]
 801394c:	f000 fa4a 	bl	8013de4 <USBD_CtlError>
            err++;
 8013950:	7afb      	ldrb	r3, [r7, #11]
 8013952:	3301      	adds	r3, #1
 8013954:	72fb      	strb	r3, [r7, #11]
          break;
 8013956:	e021      	b.n	801399c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801395e:	699b      	ldr	r3, [r3, #24]
 8013960:	2b00      	cmp	r3, #0
 8013962:	d00b      	beq.n	801397c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801396a:	699b      	ldr	r3, [r3, #24]
 801396c:	687a      	ldr	r2, [r7, #4]
 801396e:	7c12      	ldrb	r2, [r2, #16]
 8013970:	f107 0108 	add.w	r1, r7, #8
 8013974:	4610      	mov	r0, r2
 8013976:	4798      	blx	r3
 8013978:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801397a:	e00f      	b.n	801399c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801397c:	6839      	ldr	r1, [r7, #0]
 801397e:	6878      	ldr	r0, [r7, #4]
 8013980:	f000 fa30 	bl	8013de4 <USBD_CtlError>
            err++;
 8013984:	7afb      	ldrb	r3, [r7, #11]
 8013986:	3301      	adds	r3, #1
 8013988:	72fb      	strb	r3, [r7, #11]
          break;
 801398a:	e007      	b.n	801399c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801398c:	6839      	ldr	r1, [r7, #0]
 801398e:	6878      	ldr	r0, [r7, #4]
 8013990:	f000 fa28 	bl	8013de4 <USBD_CtlError>
          err++;
 8013994:	7afb      	ldrb	r3, [r7, #11]
 8013996:	3301      	adds	r3, #1
 8013998:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 801399a:	bf00      	nop
      }
      break;
 801399c:	e037      	b.n	8013a0e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	7c1b      	ldrb	r3, [r3, #16]
 80139a2:	2b00      	cmp	r3, #0
 80139a4:	d109      	bne.n	80139ba <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80139ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80139ae:	f107 0208 	add.w	r2, r7, #8
 80139b2:	4610      	mov	r0, r2
 80139b4:	4798      	blx	r3
 80139b6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80139b8:	e029      	b.n	8013a0e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80139ba:	6839      	ldr	r1, [r7, #0]
 80139bc:	6878      	ldr	r0, [r7, #4]
 80139be:	f000 fa11 	bl	8013de4 <USBD_CtlError>
        err++;
 80139c2:	7afb      	ldrb	r3, [r7, #11]
 80139c4:	3301      	adds	r3, #1
 80139c6:	72fb      	strb	r3, [r7, #11]
      break;
 80139c8:	e021      	b.n	8013a0e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	7c1b      	ldrb	r3, [r3, #16]
 80139ce:	2b00      	cmp	r3, #0
 80139d0:	d10d      	bne.n	80139ee <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80139d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80139da:	f107 0208 	add.w	r2, r7, #8
 80139de:	4610      	mov	r0, r2
 80139e0:	4798      	blx	r3
 80139e2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80139e4:	68fb      	ldr	r3, [r7, #12]
 80139e6:	3301      	adds	r3, #1
 80139e8:	2207      	movs	r2, #7
 80139ea:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80139ec:	e00f      	b.n	8013a0e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80139ee:	6839      	ldr	r1, [r7, #0]
 80139f0:	6878      	ldr	r0, [r7, #4]
 80139f2:	f000 f9f7 	bl	8013de4 <USBD_CtlError>
        err++;
 80139f6:	7afb      	ldrb	r3, [r7, #11]
 80139f8:	3301      	adds	r3, #1
 80139fa:	72fb      	strb	r3, [r7, #11]
      break;
 80139fc:	e007      	b.n	8013a0e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80139fe:	6839      	ldr	r1, [r7, #0]
 8013a00:	6878      	ldr	r0, [r7, #4]
 8013a02:	f000 f9ef 	bl	8013de4 <USBD_CtlError>
      err++;
 8013a06:	7afb      	ldrb	r3, [r7, #11]
 8013a08:	3301      	adds	r3, #1
 8013a0a:	72fb      	strb	r3, [r7, #11]
      break;
 8013a0c:	bf00      	nop
  }

  if (err != 0U)
 8013a0e:	7afb      	ldrb	r3, [r7, #11]
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	d11e      	bne.n	8013a52 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8013a14:	683b      	ldr	r3, [r7, #0]
 8013a16:	88db      	ldrh	r3, [r3, #6]
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d016      	beq.n	8013a4a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8013a1c:	893b      	ldrh	r3, [r7, #8]
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	d00e      	beq.n	8013a40 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8013a22:	683b      	ldr	r3, [r7, #0]
 8013a24:	88da      	ldrh	r2, [r3, #6]
 8013a26:	893b      	ldrh	r3, [r7, #8]
 8013a28:	4293      	cmp	r3, r2
 8013a2a:	bf28      	it	cs
 8013a2c:	4613      	movcs	r3, r2
 8013a2e:	b29b      	uxth	r3, r3
 8013a30:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8013a32:	893b      	ldrh	r3, [r7, #8]
 8013a34:	461a      	mov	r2, r3
 8013a36:	68f9      	ldr	r1, [r7, #12]
 8013a38:	6878      	ldr	r0, [r7, #4]
 8013a3a:	f000 fa44 	bl	8013ec6 <USBD_CtlSendData>
 8013a3e:	e009      	b.n	8013a54 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8013a40:	6839      	ldr	r1, [r7, #0]
 8013a42:	6878      	ldr	r0, [r7, #4]
 8013a44:	f000 f9ce 	bl	8013de4 <USBD_CtlError>
 8013a48:	e004      	b.n	8013a54 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8013a4a:	6878      	ldr	r0, [r7, #4]
 8013a4c:	f000 fa95 	bl	8013f7a <USBD_CtlSendStatus>
 8013a50:	e000      	b.n	8013a54 <USBD_GetDescriptor+0x320>
    return;
 8013a52:	bf00      	nop
  }
}
 8013a54:	3710      	adds	r7, #16
 8013a56:	46bd      	mov	sp, r7
 8013a58:	bd80      	pop	{r7, pc}
 8013a5a:	bf00      	nop

08013a5c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013a5c:	b580      	push	{r7, lr}
 8013a5e:	b084      	sub	sp, #16
 8013a60:	af00      	add	r7, sp, #0
 8013a62:	6078      	str	r0, [r7, #4]
 8013a64:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8013a66:	683b      	ldr	r3, [r7, #0]
 8013a68:	889b      	ldrh	r3, [r3, #4]
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	d131      	bne.n	8013ad2 <USBD_SetAddress+0x76>
 8013a6e:	683b      	ldr	r3, [r7, #0]
 8013a70:	88db      	ldrh	r3, [r3, #6]
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	d12d      	bne.n	8013ad2 <USBD_SetAddress+0x76>
 8013a76:	683b      	ldr	r3, [r7, #0]
 8013a78:	885b      	ldrh	r3, [r3, #2]
 8013a7a:	2b7f      	cmp	r3, #127	@ 0x7f
 8013a7c:	d829      	bhi.n	8013ad2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8013a7e:	683b      	ldr	r3, [r7, #0]
 8013a80:	885b      	ldrh	r3, [r3, #2]
 8013a82:	b2db      	uxtb	r3, r3
 8013a84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013a88:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013a90:	b2db      	uxtb	r3, r3
 8013a92:	2b03      	cmp	r3, #3
 8013a94:	d104      	bne.n	8013aa0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8013a96:	6839      	ldr	r1, [r7, #0]
 8013a98:	6878      	ldr	r0, [r7, #4]
 8013a9a:	f000 f9a3 	bl	8013de4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013a9e:	e01d      	b.n	8013adc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8013aa0:	687b      	ldr	r3, [r7, #4]
 8013aa2:	7bfa      	ldrb	r2, [r7, #15]
 8013aa4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8013aa8:	7bfb      	ldrb	r3, [r7, #15]
 8013aaa:	4619      	mov	r1, r3
 8013aac:	6878      	ldr	r0, [r7, #4]
 8013aae:	f003 ff07 	bl	80178c0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8013ab2:	6878      	ldr	r0, [r7, #4]
 8013ab4:	f000 fa61 	bl	8013f7a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8013ab8:	7bfb      	ldrb	r3, [r7, #15]
 8013aba:	2b00      	cmp	r3, #0
 8013abc:	d004      	beq.n	8013ac8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	2202      	movs	r2, #2
 8013ac2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013ac6:	e009      	b.n	8013adc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	2201      	movs	r2, #1
 8013acc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013ad0:	e004      	b.n	8013adc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8013ad2:	6839      	ldr	r1, [r7, #0]
 8013ad4:	6878      	ldr	r0, [r7, #4]
 8013ad6:	f000 f985 	bl	8013de4 <USBD_CtlError>
  }
}
 8013ada:	bf00      	nop
 8013adc:	bf00      	nop
 8013ade:	3710      	adds	r7, #16
 8013ae0:	46bd      	mov	sp, r7
 8013ae2:	bd80      	pop	{r7, pc}

08013ae4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013ae4:	b580      	push	{r7, lr}
 8013ae6:	b084      	sub	sp, #16
 8013ae8:	af00      	add	r7, sp, #0
 8013aea:	6078      	str	r0, [r7, #4]
 8013aec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013aee:	2300      	movs	r3, #0
 8013af0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8013af2:	683b      	ldr	r3, [r7, #0]
 8013af4:	885b      	ldrh	r3, [r3, #2]
 8013af6:	b2da      	uxtb	r2, r3
 8013af8:	4b4c      	ldr	r3, [pc, #304]	@ (8013c2c <USBD_SetConfig+0x148>)
 8013afa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8013afc:	4b4b      	ldr	r3, [pc, #300]	@ (8013c2c <USBD_SetConfig+0x148>)
 8013afe:	781b      	ldrb	r3, [r3, #0]
 8013b00:	2b01      	cmp	r3, #1
 8013b02:	d905      	bls.n	8013b10 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8013b04:	6839      	ldr	r1, [r7, #0]
 8013b06:	6878      	ldr	r0, [r7, #4]
 8013b08:	f000 f96c 	bl	8013de4 <USBD_CtlError>
    return USBD_FAIL;
 8013b0c:	2303      	movs	r3, #3
 8013b0e:	e088      	b.n	8013c22 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b16:	b2db      	uxtb	r3, r3
 8013b18:	2b02      	cmp	r3, #2
 8013b1a:	d002      	beq.n	8013b22 <USBD_SetConfig+0x3e>
 8013b1c:	2b03      	cmp	r3, #3
 8013b1e:	d025      	beq.n	8013b6c <USBD_SetConfig+0x88>
 8013b20:	e071      	b.n	8013c06 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8013b22:	4b42      	ldr	r3, [pc, #264]	@ (8013c2c <USBD_SetConfig+0x148>)
 8013b24:	781b      	ldrb	r3, [r3, #0]
 8013b26:	2b00      	cmp	r3, #0
 8013b28:	d01c      	beq.n	8013b64 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8013b2a:	4b40      	ldr	r3, [pc, #256]	@ (8013c2c <USBD_SetConfig+0x148>)
 8013b2c:	781b      	ldrb	r3, [r3, #0]
 8013b2e:	461a      	mov	r2, r3
 8013b30:	687b      	ldr	r3, [r7, #4]
 8013b32:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013b34:	4b3d      	ldr	r3, [pc, #244]	@ (8013c2c <USBD_SetConfig+0x148>)
 8013b36:	781b      	ldrb	r3, [r3, #0]
 8013b38:	4619      	mov	r1, r3
 8013b3a:	6878      	ldr	r0, [r7, #4]
 8013b3c:	f7ff f990 	bl	8012e60 <USBD_SetClassConfig>
 8013b40:	4603      	mov	r3, r0
 8013b42:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8013b44:	7bfb      	ldrb	r3, [r7, #15]
 8013b46:	2b00      	cmp	r3, #0
 8013b48:	d004      	beq.n	8013b54 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8013b4a:	6839      	ldr	r1, [r7, #0]
 8013b4c:	6878      	ldr	r0, [r7, #4]
 8013b4e:	f000 f949 	bl	8013de4 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013b52:	e065      	b.n	8013c20 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8013b54:	6878      	ldr	r0, [r7, #4]
 8013b56:	f000 fa10 	bl	8013f7a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8013b5a:	687b      	ldr	r3, [r7, #4]
 8013b5c:	2203      	movs	r2, #3
 8013b5e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013b62:	e05d      	b.n	8013c20 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8013b64:	6878      	ldr	r0, [r7, #4]
 8013b66:	f000 fa08 	bl	8013f7a <USBD_CtlSendStatus>
      break;
 8013b6a:	e059      	b.n	8013c20 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8013b6c:	4b2f      	ldr	r3, [pc, #188]	@ (8013c2c <USBD_SetConfig+0x148>)
 8013b6e:	781b      	ldrb	r3, [r3, #0]
 8013b70:	2b00      	cmp	r3, #0
 8013b72:	d112      	bne.n	8013b9a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013b74:	687b      	ldr	r3, [r7, #4]
 8013b76:	2202      	movs	r2, #2
 8013b78:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8013b7c:	4b2b      	ldr	r3, [pc, #172]	@ (8013c2c <USBD_SetConfig+0x148>)
 8013b7e:	781b      	ldrb	r3, [r3, #0]
 8013b80:	461a      	mov	r2, r3
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013b86:	4b29      	ldr	r3, [pc, #164]	@ (8013c2c <USBD_SetConfig+0x148>)
 8013b88:	781b      	ldrb	r3, [r3, #0]
 8013b8a:	4619      	mov	r1, r3
 8013b8c:	6878      	ldr	r0, [r7, #4]
 8013b8e:	f7ff f983 	bl	8012e98 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8013b92:	6878      	ldr	r0, [r7, #4]
 8013b94:	f000 f9f1 	bl	8013f7a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013b98:	e042      	b.n	8013c20 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8013b9a:	4b24      	ldr	r3, [pc, #144]	@ (8013c2c <USBD_SetConfig+0x148>)
 8013b9c:	781b      	ldrb	r3, [r3, #0]
 8013b9e:	461a      	mov	r2, r3
 8013ba0:	687b      	ldr	r3, [r7, #4]
 8013ba2:	685b      	ldr	r3, [r3, #4]
 8013ba4:	429a      	cmp	r2, r3
 8013ba6:	d02a      	beq.n	8013bfe <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013ba8:	687b      	ldr	r3, [r7, #4]
 8013baa:	685b      	ldr	r3, [r3, #4]
 8013bac:	b2db      	uxtb	r3, r3
 8013bae:	4619      	mov	r1, r3
 8013bb0:	6878      	ldr	r0, [r7, #4]
 8013bb2:	f7ff f971 	bl	8012e98 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8013bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8013c2c <USBD_SetConfig+0x148>)
 8013bb8:	781b      	ldrb	r3, [r3, #0]
 8013bba:	461a      	mov	r2, r3
 8013bbc:	687b      	ldr	r3, [r7, #4]
 8013bbe:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013bc0:	4b1a      	ldr	r3, [pc, #104]	@ (8013c2c <USBD_SetConfig+0x148>)
 8013bc2:	781b      	ldrb	r3, [r3, #0]
 8013bc4:	4619      	mov	r1, r3
 8013bc6:	6878      	ldr	r0, [r7, #4]
 8013bc8:	f7ff f94a 	bl	8012e60 <USBD_SetClassConfig>
 8013bcc:	4603      	mov	r3, r0
 8013bce:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013bd0:	7bfb      	ldrb	r3, [r7, #15]
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d00f      	beq.n	8013bf6 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8013bd6:	6839      	ldr	r1, [r7, #0]
 8013bd8:	6878      	ldr	r0, [r7, #4]
 8013bda:	f000 f903 	bl	8013de4 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	685b      	ldr	r3, [r3, #4]
 8013be2:	b2db      	uxtb	r3, r3
 8013be4:	4619      	mov	r1, r3
 8013be6:	6878      	ldr	r0, [r7, #4]
 8013be8:	f7ff f956 	bl	8012e98 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013bec:	687b      	ldr	r3, [r7, #4]
 8013bee:	2202      	movs	r2, #2
 8013bf0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013bf4:	e014      	b.n	8013c20 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8013bf6:	6878      	ldr	r0, [r7, #4]
 8013bf8:	f000 f9bf 	bl	8013f7a <USBD_CtlSendStatus>
      break;
 8013bfc:	e010      	b.n	8013c20 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8013bfe:	6878      	ldr	r0, [r7, #4]
 8013c00:	f000 f9bb 	bl	8013f7a <USBD_CtlSendStatus>
      break;
 8013c04:	e00c      	b.n	8013c20 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8013c06:	6839      	ldr	r1, [r7, #0]
 8013c08:	6878      	ldr	r0, [r7, #4]
 8013c0a:	f000 f8eb 	bl	8013de4 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013c0e:	4b07      	ldr	r3, [pc, #28]	@ (8013c2c <USBD_SetConfig+0x148>)
 8013c10:	781b      	ldrb	r3, [r3, #0]
 8013c12:	4619      	mov	r1, r3
 8013c14:	6878      	ldr	r0, [r7, #4]
 8013c16:	f7ff f93f 	bl	8012e98 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8013c1a:	2303      	movs	r3, #3
 8013c1c:	73fb      	strb	r3, [r7, #15]
      break;
 8013c1e:	bf00      	nop
  }

  return ret;
 8013c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8013c22:	4618      	mov	r0, r3
 8013c24:	3710      	adds	r7, #16
 8013c26:	46bd      	mov	sp, r7
 8013c28:	bd80      	pop	{r7, pc}
 8013c2a:	bf00      	nop
 8013c2c:	20002989 	.word	0x20002989

08013c30 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013c30:	b580      	push	{r7, lr}
 8013c32:	b082      	sub	sp, #8
 8013c34:	af00      	add	r7, sp, #0
 8013c36:	6078      	str	r0, [r7, #4]
 8013c38:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8013c3a:	683b      	ldr	r3, [r7, #0]
 8013c3c:	88db      	ldrh	r3, [r3, #6]
 8013c3e:	2b01      	cmp	r3, #1
 8013c40:	d004      	beq.n	8013c4c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8013c42:	6839      	ldr	r1, [r7, #0]
 8013c44:	6878      	ldr	r0, [r7, #4]
 8013c46:	f000 f8cd 	bl	8013de4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8013c4a:	e023      	b.n	8013c94 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8013c4c:	687b      	ldr	r3, [r7, #4]
 8013c4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c52:	b2db      	uxtb	r3, r3
 8013c54:	2b02      	cmp	r3, #2
 8013c56:	dc02      	bgt.n	8013c5e <USBD_GetConfig+0x2e>
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	dc03      	bgt.n	8013c64 <USBD_GetConfig+0x34>
 8013c5c:	e015      	b.n	8013c8a <USBD_GetConfig+0x5a>
 8013c5e:	2b03      	cmp	r3, #3
 8013c60:	d00b      	beq.n	8013c7a <USBD_GetConfig+0x4a>
 8013c62:	e012      	b.n	8013c8a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8013c64:	687b      	ldr	r3, [r7, #4]
 8013c66:	2200      	movs	r2, #0
 8013c68:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	3308      	adds	r3, #8
 8013c6e:	2201      	movs	r2, #1
 8013c70:	4619      	mov	r1, r3
 8013c72:	6878      	ldr	r0, [r7, #4]
 8013c74:	f000 f927 	bl	8013ec6 <USBD_CtlSendData>
        break;
 8013c78:	e00c      	b.n	8013c94 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	3304      	adds	r3, #4
 8013c7e:	2201      	movs	r2, #1
 8013c80:	4619      	mov	r1, r3
 8013c82:	6878      	ldr	r0, [r7, #4]
 8013c84:	f000 f91f 	bl	8013ec6 <USBD_CtlSendData>
        break;
 8013c88:	e004      	b.n	8013c94 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8013c8a:	6839      	ldr	r1, [r7, #0]
 8013c8c:	6878      	ldr	r0, [r7, #4]
 8013c8e:	f000 f8a9 	bl	8013de4 <USBD_CtlError>
        break;
 8013c92:	bf00      	nop
}
 8013c94:	bf00      	nop
 8013c96:	3708      	adds	r7, #8
 8013c98:	46bd      	mov	sp, r7
 8013c9a:	bd80      	pop	{r7, pc}

08013c9c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013c9c:	b580      	push	{r7, lr}
 8013c9e:	b082      	sub	sp, #8
 8013ca0:	af00      	add	r7, sp, #0
 8013ca2:	6078      	str	r0, [r7, #4]
 8013ca4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013ca6:	687b      	ldr	r3, [r7, #4]
 8013ca8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013cac:	b2db      	uxtb	r3, r3
 8013cae:	3b01      	subs	r3, #1
 8013cb0:	2b02      	cmp	r3, #2
 8013cb2:	d81e      	bhi.n	8013cf2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8013cb4:	683b      	ldr	r3, [r7, #0]
 8013cb6:	88db      	ldrh	r3, [r3, #6]
 8013cb8:	2b02      	cmp	r3, #2
 8013cba:	d004      	beq.n	8013cc6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8013cbc:	6839      	ldr	r1, [r7, #0]
 8013cbe:	6878      	ldr	r0, [r7, #4]
 8013cc0:	f000 f890 	bl	8013de4 <USBD_CtlError>
        break;
 8013cc4:	e01a      	b.n	8013cfc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	2201      	movs	r2, #1
 8013cca:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8013ccc:	687b      	ldr	r3, [r7, #4]
 8013cce:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8013cd2:	2b00      	cmp	r3, #0
 8013cd4:	d005      	beq.n	8013ce2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	68db      	ldr	r3, [r3, #12]
 8013cda:	f043 0202 	orr.w	r2, r3, #2
 8013cde:	687b      	ldr	r3, [r7, #4]
 8013ce0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	330c      	adds	r3, #12
 8013ce6:	2202      	movs	r2, #2
 8013ce8:	4619      	mov	r1, r3
 8013cea:	6878      	ldr	r0, [r7, #4]
 8013cec:	f000 f8eb 	bl	8013ec6 <USBD_CtlSendData>
      break;
 8013cf0:	e004      	b.n	8013cfc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8013cf2:	6839      	ldr	r1, [r7, #0]
 8013cf4:	6878      	ldr	r0, [r7, #4]
 8013cf6:	f000 f875 	bl	8013de4 <USBD_CtlError>
      break;
 8013cfa:	bf00      	nop
  }
}
 8013cfc:	bf00      	nop
 8013cfe:	3708      	adds	r7, #8
 8013d00:	46bd      	mov	sp, r7
 8013d02:	bd80      	pop	{r7, pc}

08013d04 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013d04:	b580      	push	{r7, lr}
 8013d06:	b082      	sub	sp, #8
 8013d08:	af00      	add	r7, sp, #0
 8013d0a:	6078      	str	r0, [r7, #4]
 8013d0c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013d0e:	683b      	ldr	r3, [r7, #0]
 8013d10:	885b      	ldrh	r3, [r3, #2]
 8013d12:	2b01      	cmp	r3, #1
 8013d14:	d106      	bne.n	8013d24 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	2201      	movs	r2, #1
 8013d1a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8013d1e:	6878      	ldr	r0, [r7, #4]
 8013d20:	f000 f92b 	bl	8013f7a <USBD_CtlSendStatus>
  }
}
 8013d24:	bf00      	nop
 8013d26:	3708      	adds	r7, #8
 8013d28:	46bd      	mov	sp, r7
 8013d2a:	bd80      	pop	{r7, pc}

08013d2c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013d2c:	b580      	push	{r7, lr}
 8013d2e:	b082      	sub	sp, #8
 8013d30:	af00      	add	r7, sp, #0
 8013d32:	6078      	str	r0, [r7, #4]
 8013d34:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013d3c:	b2db      	uxtb	r3, r3
 8013d3e:	3b01      	subs	r3, #1
 8013d40:	2b02      	cmp	r3, #2
 8013d42:	d80b      	bhi.n	8013d5c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013d44:	683b      	ldr	r3, [r7, #0]
 8013d46:	885b      	ldrh	r3, [r3, #2]
 8013d48:	2b01      	cmp	r3, #1
 8013d4a:	d10c      	bne.n	8013d66 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	2200      	movs	r2, #0
 8013d50:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8013d54:	6878      	ldr	r0, [r7, #4]
 8013d56:	f000 f910 	bl	8013f7a <USBD_CtlSendStatus>
      }
      break;
 8013d5a:	e004      	b.n	8013d66 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8013d5c:	6839      	ldr	r1, [r7, #0]
 8013d5e:	6878      	ldr	r0, [r7, #4]
 8013d60:	f000 f840 	bl	8013de4 <USBD_CtlError>
      break;
 8013d64:	e000      	b.n	8013d68 <USBD_ClrFeature+0x3c>
      break;
 8013d66:	bf00      	nop
  }
}
 8013d68:	bf00      	nop
 8013d6a:	3708      	adds	r7, #8
 8013d6c:	46bd      	mov	sp, r7
 8013d6e:	bd80      	pop	{r7, pc}

08013d70 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8013d70:	b580      	push	{r7, lr}
 8013d72:	b084      	sub	sp, #16
 8013d74:	af00      	add	r7, sp, #0
 8013d76:	6078      	str	r0, [r7, #4]
 8013d78:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8013d7a:	683b      	ldr	r3, [r7, #0]
 8013d7c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8013d7e:	68fb      	ldr	r3, [r7, #12]
 8013d80:	781a      	ldrb	r2, [r3, #0]
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8013d86:	68fb      	ldr	r3, [r7, #12]
 8013d88:	3301      	adds	r3, #1
 8013d8a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	781a      	ldrb	r2, [r3, #0]
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8013d94:	68fb      	ldr	r3, [r7, #12]
 8013d96:	3301      	adds	r3, #1
 8013d98:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8013d9a:	68f8      	ldr	r0, [r7, #12]
 8013d9c:	f7ff fa90 	bl	80132c0 <SWAPBYTE>
 8013da0:	4603      	mov	r3, r0
 8013da2:	461a      	mov	r2, r3
 8013da4:	687b      	ldr	r3, [r7, #4]
 8013da6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8013da8:	68fb      	ldr	r3, [r7, #12]
 8013daa:	3301      	adds	r3, #1
 8013dac:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013dae:	68fb      	ldr	r3, [r7, #12]
 8013db0:	3301      	adds	r3, #1
 8013db2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8013db4:	68f8      	ldr	r0, [r7, #12]
 8013db6:	f7ff fa83 	bl	80132c0 <SWAPBYTE>
 8013dba:	4603      	mov	r3, r0
 8013dbc:	461a      	mov	r2, r3
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8013dc2:	68fb      	ldr	r3, [r7, #12]
 8013dc4:	3301      	adds	r3, #1
 8013dc6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013dc8:	68fb      	ldr	r3, [r7, #12]
 8013dca:	3301      	adds	r3, #1
 8013dcc:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8013dce:	68f8      	ldr	r0, [r7, #12]
 8013dd0:	f7ff fa76 	bl	80132c0 <SWAPBYTE>
 8013dd4:	4603      	mov	r3, r0
 8013dd6:	461a      	mov	r2, r3
 8013dd8:	687b      	ldr	r3, [r7, #4]
 8013dda:	80da      	strh	r2, [r3, #6]
}
 8013ddc:	bf00      	nop
 8013dde:	3710      	adds	r7, #16
 8013de0:	46bd      	mov	sp, r7
 8013de2:	bd80      	pop	{r7, pc}

08013de4 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013de4:	b580      	push	{r7, lr}
 8013de6:	b082      	sub	sp, #8
 8013de8:	af00      	add	r7, sp, #0
 8013dea:	6078      	str	r0, [r7, #4]
 8013dec:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013dee:	2180      	movs	r1, #128	@ 0x80
 8013df0:	6878      	ldr	r0, [r7, #4]
 8013df2:	f003 fcfb 	bl	80177ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013df6:	2100      	movs	r1, #0
 8013df8:	6878      	ldr	r0, [r7, #4]
 8013dfa:	f003 fcf7 	bl	80177ec <USBD_LL_StallEP>
}
 8013dfe:	bf00      	nop
 8013e00:	3708      	adds	r7, #8
 8013e02:	46bd      	mov	sp, r7
 8013e04:	bd80      	pop	{r7, pc}

08013e06 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8013e06:	b580      	push	{r7, lr}
 8013e08:	b086      	sub	sp, #24
 8013e0a:	af00      	add	r7, sp, #0
 8013e0c:	60f8      	str	r0, [r7, #12]
 8013e0e:	60b9      	str	r1, [r7, #8]
 8013e10:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8013e12:	2300      	movs	r3, #0
 8013e14:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	d036      	beq.n	8013e8a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8013e1c:	68fb      	ldr	r3, [r7, #12]
 8013e1e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8013e20:	6938      	ldr	r0, [r7, #16]
 8013e22:	f000 f836 	bl	8013e92 <USBD_GetLen>
 8013e26:	4603      	mov	r3, r0
 8013e28:	3301      	adds	r3, #1
 8013e2a:	b29b      	uxth	r3, r3
 8013e2c:	005b      	lsls	r3, r3, #1
 8013e2e:	b29a      	uxth	r2, r3
 8013e30:	687b      	ldr	r3, [r7, #4]
 8013e32:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8013e34:	7dfb      	ldrb	r3, [r7, #23]
 8013e36:	68ba      	ldr	r2, [r7, #8]
 8013e38:	4413      	add	r3, r2
 8013e3a:	687a      	ldr	r2, [r7, #4]
 8013e3c:	7812      	ldrb	r2, [r2, #0]
 8013e3e:	701a      	strb	r2, [r3, #0]
  idx++;
 8013e40:	7dfb      	ldrb	r3, [r7, #23]
 8013e42:	3301      	adds	r3, #1
 8013e44:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8013e46:	7dfb      	ldrb	r3, [r7, #23]
 8013e48:	68ba      	ldr	r2, [r7, #8]
 8013e4a:	4413      	add	r3, r2
 8013e4c:	2203      	movs	r2, #3
 8013e4e:	701a      	strb	r2, [r3, #0]
  idx++;
 8013e50:	7dfb      	ldrb	r3, [r7, #23]
 8013e52:	3301      	adds	r3, #1
 8013e54:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8013e56:	e013      	b.n	8013e80 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8013e58:	7dfb      	ldrb	r3, [r7, #23]
 8013e5a:	68ba      	ldr	r2, [r7, #8]
 8013e5c:	4413      	add	r3, r2
 8013e5e:	693a      	ldr	r2, [r7, #16]
 8013e60:	7812      	ldrb	r2, [r2, #0]
 8013e62:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8013e64:	693b      	ldr	r3, [r7, #16]
 8013e66:	3301      	adds	r3, #1
 8013e68:	613b      	str	r3, [r7, #16]
    idx++;
 8013e6a:	7dfb      	ldrb	r3, [r7, #23]
 8013e6c:	3301      	adds	r3, #1
 8013e6e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8013e70:	7dfb      	ldrb	r3, [r7, #23]
 8013e72:	68ba      	ldr	r2, [r7, #8]
 8013e74:	4413      	add	r3, r2
 8013e76:	2200      	movs	r2, #0
 8013e78:	701a      	strb	r2, [r3, #0]
    idx++;
 8013e7a:	7dfb      	ldrb	r3, [r7, #23]
 8013e7c:	3301      	adds	r3, #1
 8013e7e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8013e80:	693b      	ldr	r3, [r7, #16]
 8013e82:	781b      	ldrb	r3, [r3, #0]
 8013e84:	2b00      	cmp	r3, #0
 8013e86:	d1e7      	bne.n	8013e58 <USBD_GetString+0x52>
 8013e88:	e000      	b.n	8013e8c <USBD_GetString+0x86>
    return;
 8013e8a:	bf00      	nop
  }
}
 8013e8c:	3718      	adds	r7, #24
 8013e8e:	46bd      	mov	sp, r7
 8013e90:	bd80      	pop	{r7, pc}

08013e92 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8013e92:	b480      	push	{r7}
 8013e94:	b085      	sub	sp, #20
 8013e96:	af00      	add	r7, sp, #0
 8013e98:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8013e9a:	2300      	movs	r3, #0
 8013e9c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8013ea2:	e005      	b.n	8013eb0 <USBD_GetLen+0x1e>
  {
    len++;
 8013ea4:	7bfb      	ldrb	r3, [r7, #15]
 8013ea6:	3301      	adds	r3, #1
 8013ea8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8013eaa:	68bb      	ldr	r3, [r7, #8]
 8013eac:	3301      	adds	r3, #1
 8013eae:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013eb0:	68bb      	ldr	r3, [r7, #8]
 8013eb2:	781b      	ldrb	r3, [r3, #0]
 8013eb4:	2b00      	cmp	r3, #0
 8013eb6:	d1f5      	bne.n	8013ea4 <USBD_GetLen+0x12>
  }

  return len;
 8013eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8013eba:	4618      	mov	r0, r3
 8013ebc:	3714      	adds	r7, #20
 8013ebe:	46bd      	mov	sp, r7
 8013ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ec4:	4770      	bx	lr

08013ec6 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8013ec6:	b580      	push	{r7, lr}
 8013ec8:	b084      	sub	sp, #16
 8013eca:	af00      	add	r7, sp, #0
 8013ecc:	60f8      	str	r0, [r7, #12]
 8013ece:	60b9      	str	r1, [r7, #8]
 8013ed0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013ed2:	68fb      	ldr	r3, [r7, #12]
 8013ed4:	2202      	movs	r2, #2
 8013ed6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8013eda:	68fb      	ldr	r3, [r7, #12]
 8013edc:	687a      	ldr	r2, [r7, #4]
 8013ede:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8013ee0:	68fb      	ldr	r3, [r7, #12]
 8013ee2:	687a      	ldr	r2, [r7, #4]
 8013ee4:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	68ba      	ldr	r2, [r7, #8]
 8013eea:	2100      	movs	r1, #0
 8013eec:	68f8      	ldr	r0, [r7, #12]
 8013eee:	f003 fd06 	bl	80178fe <USBD_LL_Transmit>

  return USBD_OK;
 8013ef2:	2300      	movs	r3, #0
}
 8013ef4:	4618      	mov	r0, r3
 8013ef6:	3710      	adds	r7, #16
 8013ef8:	46bd      	mov	sp, r7
 8013efa:	bd80      	pop	{r7, pc}

08013efc <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8013efc:	b580      	push	{r7, lr}
 8013efe:	b084      	sub	sp, #16
 8013f00:	af00      	add	r7, sp, #0
 8013f02:	60f8      	str	r0, [r7, #12]
 8013f04:	60b9      	str	r1, [r7, #8]
 8013f06:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013f08:	687b      	ldr	r3, [r7, #4]
 8013f0a:	68ba      	ldr	r2, [r7, #8]
 8013f0c:	2100      	movs	r1, #0
 8013f0e:	68f8      	ldr	r0, [r7, #12]
 8013f10:	f003 fcf5 	bl	80178fe <USBD_LL_Transmit>

  return USBD_OK;
 8013f14:	2300      	movs	r3, #0
}
 8013f16:	4618      	mov	r0, r3
 8013f18:	3710      	adds	r7, #16
 8013f1a:	46bd      	mov	sp, r7
 8013f1c:	bd80      	pop	{r7, pc}

08013f1e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8013f1e:	b580      	push	{r7, lr}
 8013f20:	b084      	sub	sp, #16
 8013f22:	af00      	add	r7, sp, #0
 8013f24:	60f8      	str	r0, [r7, #12]
 8013f26:	60b9      	str	r1, [r7, #8]
 8013f28:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8013f2a:	68fb      	ldr	r3, [r7, #12]
 8013f2c:	2203      	movs	r2, #3
 8013f2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8013f32:	68fb      	ldr	r3, [r7, #12]
 8013f34:	687a      	ldr	r2, [r7, #4]
 8013f36:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8013f3a:	68fb      	ldr	r3, [r7, #12]
 8013f3c:	687a      	ldr	r2, [r7, #4]
 8013f3e:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013f42:	687b      	ldr	r3, [r7, #4]
 8013f44:	68ba      	ldr	r2, [r7, #8]
 8013f46:	2100      	movs	r1, #0
 8013f48:	68f8      	ldr	r0, [r7, #12]
 8013f4a:	f003 fcf9 	bl	8017940 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013f4e:	2300      	movs	r3, #0
}
 8013f50:	4618      	mov	r0, r3
 8013f52:	3710      	adds	r7, #16
 8013f54:	46bd      	mov	sp, r7
 8013f56:	bd80      	pop	{r7, pc}

08013f58 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8013f58:	b580      	push	{r7, lr}
 8013f5a:	b084      	sub	sp, #16
 8013f5c:	af00      	add	r7, sp, #0
 8013f5e:	60f8      	str	r0, [r7, #12]
 8013f60:	60b9      	str	r1, [r7, #8]
 8013f62:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013f64:	687b      	ldr	r3, [r7, #4]
 8013f66:	68ba      	ldr	r2, [r7, #8]
 8013f68:	2100      	movs	r1, #0
 8013f6a:	68f8      	ldr	r0, [r7, #12]
 8013f6c:	f003 fce8 	bl	8017940 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013f70:	2300      	movs	r3, #0
}
 8013f72:	4618      	mov	r0, r3
 8013f74:	3710      	adds	r7, #16
 8013f76:	46bd      	mov	sp, r7
 8013f78:	bd80      	pop	{r7, pc}

08013f7a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8013f7a:	b580      	push	{r7, lr}
 8013f7c:	b082      	sub	sp, #8
 8013f7e:	af00      	add	r7, sp, #0
 8013f80:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8013f82:	687b      	ldr	r3, [r7, #4]
 8013f84:	2204      	movs	r2, #4
 8013f86:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013f8a:	2300      	movs	r3, #0
 8013f8c:	2200      	movs	r2, #0
 8013f8e:	2100      	movs	r1, #0
 8013f90:	6878      	ldr	r0, [r7, #4]
 8013f92:	f003 fcb4 	bl	80178fe <USBD_LL_Transmit>

  return USBD_OK;
 8013f96:	2300      	movs	r3, #0
}
 8013f98:	4618      	mov	r0, r3
 8013f9a:	3708      	adds	r7, #8
 8013f9c:	46bd      	mov	sp, r7
 8013f9e:	bd80      	pop	{r7, pc}

08013fa0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013fa0:	b580      	push	{r7, lr}
 8013fa2:	b082      	sub	sp, #8
 8013fa4:	af00      	add	r7, sp, #0
 8013fa6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	2205      	movs	r2, #5
 8013fac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013fb0:	2300      	movs	r3, #0
 8013fb2:	2200      	movs	r2, #0
 8013fb4:	2100      	movs	r1, #0
 8013fb6:	6878      	ldr	r0, [r7, #4]
 8013fb8:	f003 fcc2 	bl	8017940 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013fbc:	2300      	movs	r3, #0
}
 8013fbe:	4618      	mov	r0, r3
 8013fc0:	3708      	adds	r7, #8
 8013fc2:	46bd      	mov	sp, r7
 8013fc4:	bd80      	pop	{r7, pc}
	...

08013fc8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8013fc8:	b580      	push	{r7, lr}
 8013fca:	b084      	sub	sp, #16
 8013fcc:	af00      	add	r7, sp, #0
 8013fce:	4603      	mov	r3, r0
 8013fd0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8013fd2:	79fb      	ldrb	r3, [r7, #7]
 8013fd4:	4a08      	ldr	r2, [pc, #32]	@ (8013ff8 <disk_status+0x30>)
 8013fd6:	009b      	lsls	r3, r3, #2
 8013fd8:	4413      	add	r3, r2
 8013fda:	685b      	ldr	r3, [r3, #4]
 8013fdc:	685b      	ldr	r3, [r3, #4]
 8013fde:	79fa      	ldrb	r2, [r7, #7]
 8013fe0:	4905      	ldr	r1, [pc, #20]	@ (8013ff8 <disk_status+0x30>)
 8013fe2:	440a      	add	r2, r1
 8013fe4:	7a12      	ldrb	r2, [r2, #8]
 8013fe6:	4610      	mov	r0, r2
 8013fe8:	4798      	blx	r3
 8013fea:	4603      	mov	r3, r0
 8013fec:	73fb      	strb	r3, [r7, #15]
  return stat;
 8013fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8013ff0:	4618      	mov	r0, r3
 8013ff2:	3710      	adds	r7, #16
 8013ff4:	46bd      	mov	sp, r7
 8013ff6:	bd80      	pop	{r7, pc}
 8013ff8:	20002bb4 	.word	0x20002bb4

08013ffc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8013ffc:	b580      	push	{r7, lr}
 8013ffe:	b084      	sub	sp, #16
 8014000:	af00      	add	r7, sp, #0
 8014002:	4603      	mov	r3, r0
 8014004:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8014006:	2300      	movs	r3, #0
 8014008:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801400a:	79fb      	ldrb	r3, [r7, #7]
 801400c:	4a0d      	ldr	r2, [pc, #52]	@ (8014044 <disk_initialize+0x48>)
 801400e:	5cd3      	ldrb	r3, [r2, r3]
 8014010:	2b00      	cmp	r3, #0
 8014012:	d111      	bne.n	8014038 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8014014:	79fb      	ldrb	r3, [r7, #7]
 8014016:	4a0b      	ldr	r2, [pc, #44]	@ (8014044 <disk_initialize+0x48>)
 8014018:	2101      	movs	r1, #1
 801401a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 801401c:	79fb      	ldrb	r3, [r7, #7]
 801401e:	4a09      	ldr	r2, [pc, #36]	@ (8014044 <disk_initialize+0x48>)
 8014020:	009b      	lsls	r3, r3, #2
 8014022:	4413      	add	r3, r2
 8014024:	685b      	ldr	r3, [r3, #4]
 8014026:	681b      	ldr	r3, [r3, #0]
 8014028:	79fa      	ldrb	r2, [r7, #7]
 801402a:	4906      	ldr	r1, [pc, #24]	@ (8014044 <disk_initialize+0x48>)
 801402c:	440a      	add	r2, r1
 801402e:	7a12      	ldrb	r2, [r2, #8]
 8014030:	4610      	mov	r0, r2
 8014032:	4798      	blx	r3
 8014034:	4603      	mov	r3, r0
 8014036:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8014038:	7bfb      	ldrb	r3, [r7, #15]
}
 801403a:	4618      	mov	r0, r3
 801403c:	3710      	adds	r7, #16
 801403e:	46bd      	mov	sp, r7
 8014040:	bd80      	pop	{r7, pc}
 8014042:	bf00      	nop
 8014044:	20002bb4 	.word	0x20002bb4

08014048 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8014048:	b590      	push	{r4, r7, lr}
 801404a:	b087      	sub	sp, #28
 801404c:	af00      	add	r7, sp, #0
 801404e:	60b9      	str	r1, [r7, #8]
 8014050:	607a      	str	r2, [r7, #4]
 8014052:	603b      	str	r3, [r7, #0]
 8014054:	4603      	mov	r3, r0
 8014056:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8014058:	7bfb      	ldrb	r3, [r7, #15]
 801405a:	4a0a      	ldr	r2, [pc, #40]	@ (8014084 <disk_read+0x3c>)
 801405c:	009b      	lsls	r3, r3, #2
 801405e:	4413      	add	r3, r2
 8014060:	685b      	ldr	r3, [r3, #4]
 8014062:	689c      	ldr	r4, [r3, #8]
 8014064:	7bfb      	ldrb	r3, [r7, #15]
 8014066:	4a07      	ldr	r2, [pc, #28]	@ (8014084 <disk_read+0x3c>)
 8014068:	4413      	add	r3, r2
 801406a:	7a18      	ldrb	r0, [r3, #8]
 801406c:	683b      	ldr	r3, [r7, #0]
 801406e:	687a      	ldr	r2, [r7, #4]
 8014070:	68b9      	ldr	r1, [r7, #8]
 8014072:	47a0      	blx	r4
 8014074:	4603      	mov	r3, r0
 8014076:	75fb      	strb	r3, [r7, #23]
  return res;
 8014078:	7dfb      	ldrb	r3, [r7, #23]
}
 801407a:	4618      	mov	r0, r3
 801407c:	371c      	adds	r7, #28
 801407e:	46bd      	mov	sp, r7
 8014080:	bd90      	pop	{r4, r7, pc}
 8014082:	bf00      	nop
 8014084:	20002bb4 	.word	0x20002bb4

08014088 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8014088:	b590      	push	{r4, r7, lr}
 801408a:	b087      	sub	sp, #28
 801408c:	af00      	add	r7, sp, #0
 801408e:	60b9      	str	r1, [r7, #8]
 8014090:	607a      	str	r2, [r7, #4]
 8014092:	603b      	str	r3, [r7, #0]
 8014094:	4603      	mov	r3, r0
 8014096:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8014098:	7bfb      	ldrb	r3, [r7, #15]
 801409a:	4a0a      	ldr	r2, [pc, #40]	@ (80140c4 <disk_write+0x3c>)
 801409c:	009b      	lsls	r3, r3, #2
 801409e:	4413      	add	r3, r2
 80140a0:	685b      	ldr	r3, [r3, #4]
 80140a2:	68dc      	ldr	r4, [r3, #12]
 80140a4:	7bfb      	ldrb	r3, [r7, #15]
 80140a6:	4a07      	ldr	r2, [pc, #28]	@ (80140c4 <disk_write+0x3c>)
 80140a8:	4413      	add	r3, r2
 80140aa:	7a18      	ldrb	r0, [r3, #8]
 80140ac:	683b      	ldr	r3, [r7, #0]
 80140ae:	687a      	ldr	r2, [r7, #4]
 80140b0:	68b9      	ldr	r1, [r7, #8]
 80140b2:	47a0      	blx	r4
 80140b4:	4603      	mov	r3, r0
 80140b6:	75fb      	strb	r3, [r7, #23]
  return res;
 80140b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80140ba:	4618      	mov	r0, r3
 80140bc:	371c      	adds	r7, #28
 80140be:	46bd      	mov	sp, r7
 80140c0:	bd90      	pop	{r4, r7, pc}
 80140c2:	bf00      	nop
 80140c4:	20002bb4 	.word	0x20002bb4

080140c8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80140c8:	b580      	push	{r7, lr}
 80140ca:	b084      	sub	sp, #16
 80140cc:	af00      	add	r7, sp, #0
 80140ce:	4603      	mov	r3, r0
 80140d0:	603a      	str	r2, [r7, #0]
 80140d2:	71fb      	strb	r3, [r7, #7]
 80140d4:	460b      	mov	r3, r1
 80140d6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80140d8:	79fb      	ldrb	r3, [r7, #7]
 80140da:	4a09      	ldr	r2, [pc, #36]	@ (8014100 <disk_ioctl+0x38>)
 80140dc:	009b      	lsls	r3, r3, #2
 80140de:	4413      	add	r3, r2
 80140e0:	685b      	ldr	r3, [r3, #4]
 80140e2:	691b      	ldr	r3, [r3, #16]
 80140e4:	79fa      	ldrb	r2, [r7, #7]
 80140e6:	4906      	ldr	r1, [pc, #24]	@ (8014100 <disk_ioctl+0x38>)
 80140e8:	440a      	add	r2, r1
 80140ea:	7a10      	ldrb	r0, [r2, #8]
 80140ec:	79b9      	ldrb	r1, [r7, #6]
 80140ee:	683a      	ldr	r2, [r7, #0]
 80140f0:	4798      	blx	r3
 80140f2:	4603      	mov	r3, r0
 80140f4:	73fb      	strb	r3, [r7, #15]
  return res;
 80140f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80140f8:	4618      	mov	r0, r3
 80140fa:	3710      	adds	r7, #16
 80140fc:	46bd      	mov	sp, r7
 80140fe:	bd80      	pop	{r7, pc}
 8014100:	20002bb4 	.word	0x20002bb4

08014104 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8014104:	b480      	push	{r7}
 8014106:	b085      	sub	sp, #20
 8014108:	af00      	add	r7, sp, #0
 801410a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	3301      	adds	r3, #1
 8014110:	781b      	ldrb	r3, [r3, #0]
 8014112:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8014114:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014118:	021b      	lsls	r3, r3, #8
 801411a:	b21a      	sxth	r2, r3
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	781b      	ldrb	r3, [r3, #0]
 8014120:	b21b      	sxth	r3, r3
 8014122:	4313      	orrs	r3, r2
 8014124:	b21b      	sxth	r3, r3
 8014126:	81fb      	strh	r3, [r7, #14]
	return rv;
 8014128:	89fb      	ldrh	r3, [r7, #14]
}
 801412a:	4618      	mov	r0, r3
 801412c:	3714      	adds	r7, #20
 801412e:	46bd      	mov	sp, r7
 8014130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014134:	4770      	bx	lr

08014136 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8014136:	b480      	push	{r7}
 8014138:	b085      	sub	sp, #20
 801413a:	af00      	add	r7, sp, #0
 801413c:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 801413e:	687b      	ldr	r3, [r7, #4]
 8014140:	3303      	adds	r3, #3
 8014142:	781b      	ldrb	r3, [r3, #0]
 8014144:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8014146:	68fb      	ldr	r3, [r7, #12]
 8014148:	021b      	lsls	r3, r3, #8
 801414a:	687a      	ldr	r2, [r7, #4]
 801414c:	3202      	adds	r2, #2
 801414e:	7812      	ldrb	r2, [r2, #0]
 8014150:	4313      	orrs	r3, r2
 8014152:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8014154:	68fb      	ldr	r3, [r7, #12]
 8014156:	021b      	lsls	r3, r3, #8
 8014158:	687a      	ldr	r2, [r7, #4]
 801415a:	3201      	adds	r2, #1
 801415c:	7812      	ldrb	r2, [r2, #0]
 801415e:	4313      	orrs	r3, r2
 8014160:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8014162:	68fb      	ldr	r3, [r7, #12]
 8014164:	021b      	lsls	r3, r3, #8
 8014166:	687a      	ldr	r2, [r7, #4]
 8014168:	7812      	ldrb	r2, [r2, #0]
 801416a:	4313      	orrs	r3, r2
 801416c:	60fb      	str	r3, [r7, #12]
	return rv;
 801416e:	68fb      	ldr	r3, [r7, #12]
}
 8014170:	4618      	mov	r0, r3
 8014172:	3714      	adds	r7, #20
 8014174:	46bd      	mov	sp, r7
 8014176:	f85d 7b04 	ldr.w	r7, [sp], #4
 801417a:	4770      	bx	lr

0801417c <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 801417c:	b480      	push	{r7}
 801417e:	b083      	sub	sp, #12
 8014180:	af00      	add	r7, sp, #0
 8014182:	6078      	str	r0, [r7, #4]
 8014184:	460b      	mov	r3, r1
 8014186:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8014188:	687b      	ldr	r3, [r7, #4]
 801418a:	1c5a      	adds	r2, r3, #1
 801418c:	607a      	str	r2, [r7, #4]
 801418e:	887a      	ldrh	r2, [r7, #2]
 8014190:	b2d2      	uxtb	r2, r2
 8014192:	701a      	strb	r2, [r3, #0]
 8014194:	887b      	ldrh	r3, [r7, #2]
 8014196:	0a1b      	lsrs	r3, r3, #8
 8014198:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	1c5a      	adds	r2, r3, #1
 801419e:	607a      	str	r2, [r7, #4]
 80141a0:	887a      	ldrh	r2, [r7, #2]
 80141a2:	b2d2      	uxtb	r2, r2
 80141a4:	701a      	strb	r2, [r3, #0]
}
 80141a6:	bf00      	nop
 80141a8:	370c      	adds	r7, #12
 80141aa:	46bd      	mov	sp, r7
 80141ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141b0:	4770      	bx	lr

080141b2 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80141b2:	b480      	push	{r7}
 80141b4:	b083      	sub	sp, #12
 80141b6:	af00      	add	r7, sp, #0
 80141b8:	6078      	str	r0, [r7, #4]
 80141ba:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80141bc:	687b      	ldr	r3, [r7, #4]
 80141be:	1c5a      	adds	r2, r3, #1
 80141c0:	607a      	str	r2, [r7, #4]
 80141c2:	683a      	ldr	r2, [r7, #0]
 80141c4:	b2d2      	uxtb	r2, r2
 80141c6:	701a      	strb	r2, [r3, #0]
 80141c8:	683b      	ldr	r3, [r7, #0]
 80141ca:	0a1b      	lsrs	r3, r3, #8
 80141cc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80141ce:	687b      	ldr	r3, [r7, #4]
 80141d0:	1c5a      	adds	r2, r3, #1
 80141d2:	607a      	str	r2, [r7, #4]
 80141d4:	683a      	ldr	r2, [r7, #0]
 80141d6:	b2d2      	uxtb	r2, r2
 80141d8:	701a      	strb	r2, [r3, #0]
 80141da:	683b      	ldr	r3, [r7, #0]
 80141dc:	0a1b      	lsrs	r3, r3, #8
 80141de:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	1c5a      	adds	r2, r3, #1
 80141e4:	607a      	str	r2, [r7, #4]
 80141e6:	683a      	ldr	r2, [r7, #0]
 80141e8:	b2d2      	uxtb	r2, r2
 80141ea:	701a      	strb	r2, [r3, #0]
 80141ec:	683b      	ldr	r3, [r7, #0]
 80141ee:	0a1b      	lsrs	r3, r3, #8
 80141f0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	1c5a      	adds	r2, r3, #1
 80141f6:	607a      	str	r2, [r7, #4]
 80141f8:	683a      	ldr	r2, [r7, #0]
 80141fa:	b2d2      	uxtb	r2, r2
 80141fc:	701a      	strb	r2, [r3, #0]
}
 80141fe:	bf00      	nop
 8014200:	370c      	adds	r7, #12
 8014202:	46bd      	mov	sp, r7
 8014204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014208:	4770      	bx	lr

0801420a <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 801420a:	b480      	push	{r7}
 801420c:	b087      	sub	sp, #28
 801420e:	af00      	add	r7, sp, #0
 8014210:	60f8      	str	r0, [r7, #12]
 8014212:	60b9      	str	r1, [r7, #8]
 8014214:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8014216:	68fb      	ldr	r3, [r7, #12]
 8014218:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 801421a:	68bb      	ldr	r3, [r7, #8]
 801421c:	613b      	str	r3, [r7, #16]

	if (cnt) {
 801421e:	687b      	ldr	r3, [r7, #4]
 8014220:	2b00      	cmp	r3, #0
 8014222:	d00d      	beq.n	8014240 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8014224:	693a      	ldr	r2, [r7, #16]
 8014226:	1c53      	adds	r3, r2, #1
 8014228:	613b      	str	r3, [r7, #16]
 801422a:	697b      	ldr	r3, [r7, #20]
 801422c:	1c59      	adds	r1, r3, #1
 801422e:	6179      	str	r1, [r7, #20]
 8014230:	7812      	ldrb	r2, [r2, #0]
 8014232:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8014234:	687b      	ldr	r3, [r7, #4]
 8014236:	3b01      	subs	r3, #1
 8014238:	607b      	str	r3, [r7, #4]
 801423a:	687b      	ldr	r3, [r7, #4]
 801423c:	2b00      	cmp	r3, #0
 801423e:	d1f1      	bne.n	8014224 <mem_cpy+0x1a>
	}
}
 8014240:	bf00      	nop
 8014242:	371c      	adds	r7, #28
 8014244:	46bd      	mov	sp, r7
 8014246:	f85d 7b04 	ldr.w	r7, [sp], #4
 801424a:	4770      	bx	lr

0801424c <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 801424c:	b480      	push	{r7}
 801424e:	b087      	sub	sp, #28
 8014250:	af00      	add	r7, sp, #0
 8014252:	60f8      	str	r0, [r7, #12]
 8014254:	60b9      	str	r1, [r7, #8]
 8014256:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8014258:	68fb      	ldr	r3, [r7, #12]
 801425a:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 801425c:	697b      	ldr	r3, [r7, #20]
 801425e:	1c5a      	adds	r2, r3, #1
 8014260:	617a      	str	r2, [r7, #20]
 8014262:	68ba      	ldr	r2, [r7, #8]
 8014264:	b2d2      	uxtb	r2, r2
 8014266:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8014268:	687b      	ldr	r3, [r7, #4]
 801426a:	3b01      	subs	r3, #1
 801426c:	607b      	str	r3, [r7, #4]
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	2b00      	cmp	r3, #0
 8014272:	d1f3      	bne.n	801425c <mem_set+0x10>
}
 8014274:	bf00      	nop
 8014276:	bf00      	nop
 8014278:	371c      	adds	r7, #28
 801427a:	46bd      	mov	sp, r7
 801427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014280:	4770      	bx	lr

08014282 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8014282:	b480      	push	{r7}
 8014284:	b089      	sub	sp, #36	@ 0x24
 8014286:	af00      	add	r7, sp, #0
 8014288:	60f8      	str	r0, [r7, #12]
 801428a:	60b9      	str	r1, [r7, #8]
 801428c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 801428e:	68fb      	ldr	r3, [r7, #12]
 8014290:	61fb      	str	r3, [r7, #28]
 8014292:	68bb      	ldr	r3, [r7, #8]
 8014294:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8014296:	2300      	movs	r3, #0
 8014298:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 801429a:	69fb      	ldr	r3, [r7, #28]
 801429c:	1c5a      	adds	r2, r3, #1
 801429e:	61fa      	str	r2, [r7, #28]
 80142a0:	781b      	ldrb	r3, [r3, #0]
 80142a2:	4619      	mov	r1, r3
 80142a4:	69bb      	ldr	r3, [r7, #24]
 80142a6:	1c5a      	adds	r2, r3, #1
 80142a8:	61ba      	str	r2, [r7, #24]
 80142aa:	781b      	ldrb	r3, [r3, #0]
 80142ac:	1acb      	subs	r3, r1, r3
 80142ae:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	3b01      	subs	r3, #1
 80142b4:	607b      	str	r3, [r7, #4]
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	2b00      	cmp	r3, #0
 80142ba:	d002      	beq.n	80142c2 <mem_cmp+0x40>
 80142bc:	697b      	ldr	r3, [r7, #20]
 80142be:	2b00      	cmp	r3, #0
 80142c0:	d0eb      	beq.n	801429a <mem_cmp+0x18>

	return r;
 80142c2:	697b      	ldr	r3, [r7, #20]
}
 80142c4:	4618      	mov	r0, r3
 80142c6:	3724      	adds	r7, #36	@ 0x24
 80142c8:	46bd      	mov	sp, r7
 80142ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142ce:	4770      	bx	lr

080142d0 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80142d0:	b480      	push	{r7}
 80142d2:	b083      	sub	sp, #12
 80142d4:	af00      	add	r7, sp, #0
 80142d6:	6078      	str	r0, [r7, #4]
 80142d8:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80142da:	e002      	b.n	80142e2 <chk_chr+0x12>
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	3301      	adds	r3, #1
 80142e0:	607b      	str	r3, [r7, #4]
 80142e2:	687b      	ldr	r3, [r7, #4]
 80142e4:	781b      	ldrb	r3, [r3, #0]
 80142e6:	2b00      	cmp	r3, #0
 80142e8:	d005      	beq.n	80142f6 <chk_chr+0x26>
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	781b      	ldrb	r3, [r3, #0]
 80142ee:	461a      	mov	r2, r3
 80142f0:	683b      	ldr	r3, [r7, #0]
 80142f2:	4293      	cmp	r3, r2
 80142f4:	d1f2      	bne.n	80142dc <chk_chr+0xc>
	return *str;
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	781b      	ldrb	r3, [r3, #0]
}
 80142fa:	4618      	mov	r0, r3
 80142fc:	370c      	adds	r7, #12
 80142fe:	46bd      	mov	sp, r7
 8014300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014304:	4770      	bx	lr
	...

08014308 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8014308:	b480      	push	{r7}
 801430a:	b085      	sub	sp, #20
 801430c:	af00      	add	r7, sp, #0
 801430e:	6078      	str	r0, [r7, #4]
 8014310:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8014312:	2300      	movs	r3, #0
 8014314:	60bb      	str	r3, [r7, #8]
 8014316:	68bb      	ldr	r3, [r7, #8]
 8014318:	60fb      	str	r3, [r7, #12]
 801431a:	e029      	b.n	8014370 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 801431c:	4a27      	ldr	r2, [pc, #156]	@ (80143bc <chk_lock+0xb4>)
 801431e:	68fb      	ldr	r3, [r7, #12]
 8014320:	011b      	lsls	r3, r3, #4
 8014322:	4413      	add	r3, r2
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	2b00      	cmp	r3, #0
 8014328:	d01d      	beq.n	8014366 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801432a:	4a24      	ldr	r2, [pc, #144]	@ (80143bc <chk_lock+0xb4>)
 801432c:	68fb      	ldr	r3, [r7, #12]
 801432e:	011b      	lsls	r3, r3, #4
 8014330:	4413      	add	r3, r2
 8014332:	681a      	ldr	r2, [r3, #0]
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	681b      	ldr	r3, [r3, #0]
 8014338:	429a      	cmp	r2, r3
 801433a:	d116      	bne.n	801436a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 801433c:	4a1f      	ldr	r2, [pc, #124]	@ (80143bc <chk_lock+0xb4>)
 801433e:	68fb      	ldr	r3, [r7, #12]
 8014340:	011b      	lsls	r3, r3, #4
 8014342:	4413      	add	r3, r2
 8014344:	3304      	adds	r3, #4
 8014346:	681a      	ldr	r2, [r3, #0]
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801434c:	429a      	cmp	r2, r3
 801434e:	d10c      	bne.n	801436a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014350:	4a1a      	ldr	r2, [pc, #104]	@ (80143bc <chk_lock+0xb4>)
 8014352:	68fb      	ldr	r3, [r7, #12]
 8014354:	011b      	lsls	r3, r3, #4
 8014356:	4413      	add	r3, r2
 8014358:	3308      	adds	r3, #8
 801435a:	681a      	ldr	r2, [r3, #0]
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8014360:	429a      	cmp	r2, r3
 8014362:	d102      	bne.n	801436a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014364:	e007      	b.n	8014376 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8014366:	2301      	movs	r3, #1
 8014368:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 801436a:	68fb      	ldr	r3, [r7, #12]
 801436c:	3301      	adds	r3, #1
 801436e:	60fb      	str	r3, [r7, #12]
 8014370:	68fb      	ldr	r3, [r7, #12]
 8014372:	2b01      	cmp	r3, #1
 8014374:	d9d2      	bls.n	801431c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8014376:	68fb      	ldr	r3, [r7, #12]
 8014378:	2b02      	cmp	r3, #2
 801437a:	d109      	bne.n	8014390 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 801437c:	68bb      	ldr	r3, [r7, #8]
 801437e:	2b00      	cmp	r3, #0
 8014380:	d102      	bne.n	8014388 <chk_lock+0x80>
 8014382:	683b      	ldr	r3, [r7, #0]
 8014384:	2b02      	cmp	r3, #2
 8014386:	d101      	bne.n	801438c <chk_lock+0x84>
 8014388:	2300      	movs	r3, #0
 801438a:	e010      	b.n	80143ae <chk_lock+0xa6>
 801438c:	2312      	movs	r3, #18
 801438e:	e00e      	b.n	80143ae <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8014390:	683b      	ldr	r3, [r7, #0]
 8014392:	2b00      	cmp	r3, #0
 8014394:	d108      	bne.n	80143a8 <chk_lock+0xa0>
 8014396:	4a09      	ldr	r2, [pc, #36]	@ (80143bc <chk_lock+0xb4>)
 8014398:	68fb      	ldr	r3, [r7, #12]
 801439a:	011b      	lsls	r3, r3, #4
 801439c:	4413      	add	r3, r2
 801439e:	330c      	adds	r3, #12
 80143a0:	881b      	ldrh	r3, [r3, #0]
 80143a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80143a6:	d101      	bne.n	80143ac <chk_lock+0xa4>
 80143a8:	2310      	movs	r3, #16
 80143aa:	e000      	b.n	80143ae <chk_lock+0xa6>
 80143ac:	2300      	movs	r3, #0
}
 80143ae:	4618      	mov	r0, r3
 80143b0:	3714      	adds	r7, #20
 80143b2:	46bd      	mov	sp, r7
 80143b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143b8:	4770      	bx	lr
 80143ba:	bf00      	nop
 80143bc:	20002994 	.word	0x20002994

080143c0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80143c0:	b480      	push	{r7}
 80143c2:	b083      	sub	sp, #12
 80143c4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80143c6:	2300      	movs	r3, #0
 80143c8:	607b      	str	r3, [r7, #4]
 80143ca:	e002      	b.n	80143d2 <enq_lock+0x12>
 80143cc:	687b      	ldr	r3, [r7, #4]
 80143ce:	3301      	adds	r3, #1
 80143d0:	607b      	str	r3, [r7, #4]
 80143d2:	687b      	ldr	r3, [r7, #4]
 80143d4:	2b01      	cmp	r3, #1
 80143d6:	d806      	bhi.n	80143e6 <enq_lock+0x26>
 80143d8:	4a09      	ldr	r2, [pc, #36]	@ (8014400 <enq_lock+0x40>)
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	011b      	lsls	r3, r3, #4
 80143de:	4413      	add	r3, r2
 80143e0:	681b      	ldr	r3, [r3, #0]
 80143e2:	2b00      	cmp	r3, #0
 80143e4:	d1f2      	bne.n	80143cc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80143e6:	687b      	ldr	r3, [r7, #4]
 80143e8:	2b02      	cmp	r3, #2
 80143ea:	bf14      	ite	ne
 80143ec:	2301      	movne	r3, #1
 80143ee:	2300      	moveq	r3, #0
 80143f0:	b2db      	uxtb	r3, r3
}
 80143f2:	4618      	mov	r0, r3
 80143f4:	370c      	adds	r7, #12
 80143f6:	46bd      	mov	sp, r7
 80143f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143fc:	4770      	bx	lr
 80143fe:	bf00      	nop
 8014400:	20002994 	.word	0x20002994

08014404 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8014404:	b480      	push	{r7}
 8014406:	b085      	sub	sp, #20
 8014408:	af00      	add	r7, sp, #0
 801440a:	6078      	str	r0, [r7, #4]
 801440c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801440e:	2300      	movs	r3, #0
 8014410:	60fb      	str	r3, [r7, #12]
 8014412:	e01f      	b.n	8014454 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8014414:	4a41      	ldr	r2, [pc, #260]	@ (801451c <inc_lock+0x118>)
 8014416:	68fb      	ldr	r3, [r7, #12]
 8014418:	011b      	lsls	r3, r3, #4
 801441a:	4413      	add	r3, r2
 801441c:	681a      	ldr	r2, [r3, #0]
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	681b      	ldr	r3, [r3, #0]
 8014422:	429a      	cmp	r2, r3
 8014424:	d113      	bne.n	801444e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8014426:	4a3d      	ldr	r2, [pc, #244]	@ (801451c <inc_lock+0x118>)
 8014428:	68fb      	ldr	r3, [r7, #12]
 801442a:	011b      	lsls	r3, r3, #4
 801442c:	4413      	add	r3, r2
 801442e:	3304      	adds	r3, #4
 8014430:	681a      	ldr	r2, [r3, #0]
 8014432:	687b      	ldr	r3, [r7, #4]
 8014434:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8014436:	429a      	cmp	r2, r3
 8014438:	d109      	bne.n	801444e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 801443a:	4a38      	ldr	r2, [pc, #224]	@ (801451c <inc_lock+0x118>)
 801443c:	68fb      	ldr	r3, [r7, #12]
 801443e:	011b      	lsls	r3, r3, #4
 8014440:	4413      	add	r3, r2
 8014442:	3308      	adds	r3, #8
 8014444:	681a      	ldr	r2, [r3, #0]
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 801444a:	429a      	cmp	r2, r3
 801444c:	d006      	beq.n	801445c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801444e:	68fb      	ldr	r3, [r7, #12]
 8014450:	3301      	adds	r3, #1
 8014452:	60fb      	str	r3, [r7, #12]
 8014454:	68fb      	ldr	r3, [r7, #12]
 8014456:	2b01      	cmp	r3, #1
 8014458:	d9dc      	bls.n	8014414 <inc_lock+0x10>
 801445a:	e000      	b.n	801445e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 801445c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 801445e:	68fb      	ldr	r3, [r7, #12]
 8014460:	2b02      	cmp	r3, #2
 8014462:	d132      	bne.n	80144ca <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014464:	2300      	movs	r3, #0
 8014466:	60fb      	str	r3, [r7, #12]
 8014468:	e002      	b.n	8014470 <inc_lock+0x6c>
 801446a:	68fb      	ldr	r3, [r7, #12]
 801446c:	3301      	adds	r3, #1
 801446e:	60fb      	str	r3, [r7, #12]
 8014470:	68fb      	ldr	r3, [r7, #12]
 8014472:	2b01      	cmp	r3, #1
 8014474:	d806      	bhi.n	8014484 <inc_lock+0x80>
 8014476:	4a29      	ldr	r2, [pc, #164]	@ (801451c <inc_lock+0x118>)
 8014478:	68fb      	ldr	r3, [r7, #12]
 801447a:	011b      	lsls	r3, r3, #4
 801447c:	4413      	add	r3, r2
 801447e:	681b      	ldr	r3, [r3, #0]
 8014480:	2b00      	cmp	r3, #0
 8014482:	d1f2      	bne.n	801446a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8014484:	68fb      	ldr	r3, [r7, #12]
 8014486:	2b02      	cmp	r3, #2
 8014488:	d101      	bne.n	801448e <inc_lock+0x8a>
 801448a:	2300      	movs	r3, #0
 801448c:	e040      	b.n	8014510 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801448e:	687b      	ldr	r3, [r7, #4]
 8014490:	681a      	ldr	r2, [r3, #0]
 8014492:	4922      	ldr	r1, [pc, #136]	@ (801451c <inc_lock+0x118>)
 8014494:	68fb      	ldr	r3, [r7, #12]
 8014496:	011b      	lsls	r3, r3, #4
 8014498:	440b      	add	r3, r1
 801449a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	689a      	ldr	r2, [r3, #8]
 80144a0:	491e      	ldr	r1, [pc, #120]	@ (801451c <inc_lock+0x118>)
 80144a2:	68fb      	ldr	r3, [r7, #12]
 80144a4:	011b      	lsls	r3, r3, #4
 80144a6:	440b      	add	r3, r1
 80144a8:	3304      	adds	r3, #4
 80144aa:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80144ac:	687b      	ldr	r3, [r7, #4]
 80144ae:	695a      	ldr	r2, [r3, #20]
 80144b0:	491a      	ldr	r1, [pc, #104]	@ (801451c <inc_lock+0x118>)
 80144b2:	68fb      	ldr	r3, [r7, #12]
 80144b4:	011b      	lsls	r3, r3, #4
 80144b6:	440b      	add	r3, r1
 80144b8:	3308      	adds	r3, #8
 80144ba:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80144bc:	4a17      	ldr	r2, [pc, #92]	@ (801451c <inc_lock+0x118>)
 80144be:	68fb      	ldr	r3, [r7, #12]
 80144c0:	011b      	lsls	r3, r3, #4
 80144c2:	4413      	add	r3, r2
 80144c4:	330c      	adds	r3, #12
 80144c6:	2200      	movs	r2, #0
 80144c8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80144ca:	683b      	ldr	r3, [r7, #0]
 80144cc:	2b00      	cmp	r3, #0
 80144ce:	d009      	beq.n	80144e4 <inc_lock+0xe0>
 80144d0:	4a12      	ldr	r2, [pc, #72]	@ (801451c <inc_lock+0x118>)
 80144d2:	68fb      	ldr	r3, [r7, #12]
 80144d4:	011b      	lsls	r3, r3, #4
 80144d6:	4413      	add	r3, r2
 80144d8:	330c      	adds	r3, #12
 80144da:	881b      	ldrh	r3, [r3, #0]
 80144dc:	2b00      	cmp	r3, #0
 80144de:	d001      	beq.n	80144e4 <inc_lock+0xe0>
 80144e0:	2300      	movs	r3, #0
 80144e2:	e015      	b.n	8014510 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80144e4:	683b      	ldr	r3, [r7, #0]
 80144e6:	2b00      	cmp	r3, #0
 80144e8:	d108      	bne.n	80144fc <inc_lock+0xf8>
 80144ea:	4a0c      	ldr	r2, [pc, #48]	@ (801451c <inc_lock+0x118>)
 80144ec:	68fb      	ldr	r3, [r7, #12]
 80144ee:	011b      	lsls	r3, r3, #4
 80144f0:	4413      	add	r3, r2
 80144f2:	330c      	adds	r3, #12
 80144f4:	881b      	ldrh	r3, [r3, #0]
 80144f6:	3301      	adds	r3, #1
 80144f8:	b29a      	uxth	r2, r3
 80144fa:	e001      	b.n	8014500 <inc_lock+0xfc>
 80144fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014500:	4906      	ldr	r1, [pc, #24]	@ (801451c <inc_lock+0x118>)
 8014502:	68fb      	ldr	r3, [r7, #12]
 8014504:	011b      	lsls	r3, r3, #4
 8014506:	440b      	add	r3, r1
 8014508:	330c      	adds	r3, #12
 801450a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 801450c:	68fb      	ldr	r3, [r7, #12]
 801450e:	3301      	adds	r3, #1
}
 8014510:	4618      	mov	r0, r3
 8014512:	3714      	adds	r7, #20
 8014514:	46bd      	mov	sp, r7
 8014516:	f85d 7b04 	ldr.w	r7, [sp], #4
 801451a:	4770      	bx	lr
 801451c:	20002994 	.word	0x20002994

08014520 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8014520:	b480      	push	{r7}
 8014522:	b085      	sub	sp, #20
 8014524:	af00      	add	r7, sp, #0
 8014526:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8014528:	687b      	ldr	r3, [r7, #4]
 801452a:	3b01      	subs	r3, #1
 801452c:	607b      	str	r3, [r7, #4]
 801452e:	687b      	ldr	r3, [r7, #4]
 8014530:	2b01      	cmp	r3, #1
 8014532:	d825      	bhi.n	8014580 <dec_lock+0x60>
		n = Files[i].ctr;
 8014534:	4a17      	ldr	r2, [pc, #92]	@ (8014594 <dec_lock+0x74>)
 8014536:	687b      	ldr	r3, [r7, #4]
 8014538:	011b      	lsls	r3, r3, #4
 801453a:	4413      	add	r3, r2
 801453c:	330c      	adds	r3, #12
 801453e:	881b      	ldrh	r3, [r3, #0]
 8014540:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8014542:	89fb      	ldrh	r3, [r7, #14]
 8014544:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014548:	d101      	bne.n	801454e <dec_lock+0x2e>
 801454a:	2300      	movs	r3, #0
 801454c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 801454e:	89fb      	ldrh	r3, [r7, #14]
 8014550:	2b00      	cmp	r3, #0
 8014552:	d002      	beq.n	801455a <dec_lock+0x3a>
 8014554:	89fb      	ldrh	r3, [r7, #14]
 8014556:	3b01      	subs	r3, #1
 8014558:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 801455a:	4a0e      	ldr	r2, [pc, #56]	@ (8014594 <dec_lock+0x74>)
 801455c:	687b      	ldr	r3, [r7, #4]
 801455e:	011b      	lsls	r3, r3, #4
 8014560:	4413      	add	r3, r2
 8014562:	330c      	adds	r3, #12
 8014564:	89fa      	ldrh	r2, [r7, #14]
 8014566:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8014568:	89fb      	ldrh	r3, [r7, #14]
 801456a:	2b00      	cmp	r3, #0
 801456c:	d105      	bne.n	801457a <dec_lock+0x5a>
 801456e:	4a09      	ldr	r2, [pc, #36]	@ (8014594 <dec_lock+0x74>)
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	011b      	lsls	r3, r3, #4
 8014574:	4413      	add	r3, r2
 8014576:	2200      	movs	r2, #0
 8014578:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 801457a:	2300      	movs	r3, #0
 801457c:	737b      	strb	r3, [r7, #13]
 801457e:	e001      	b.n	8014584 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8014580:	2302      	movs	r3, #2
 8014582:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8014584:	7b7b      	ldrb	r3, [r7, #13]
}
 8014586:	4618      	mov	r0, r3
 8014588:	3714      	adds	r7, #20
 801458a:	46bd      	mov	sp, r7
 801458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014590:	4770      	bx	lr
 8014592:	bf00      	nop
 8014594:	20002994 	.word	0x20002994

08014598 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8014598:	b480      	push	{r7}
 801459a:	b085      	sub	sp, #20
 801459c:	af00      	add	r7, sp, #0
 801459e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80145a0:	2300      	movs	r3, #0
 80145a2:	60fb      	str	r3, [r7, #12]
 80145a4:	e010      	b.n	80145c8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80145a6:	4a0d      	ldr	r2, [pc, #52]	@ (80145dc <clear_lock+0x44>)
 80145a8:	68fb      	ldr	r3, [r7, #12]
 80145aa:	011b      	lsls	r3, r3, #4
 80145ac:	4413      	add	r3, r2
 80145ae:	681b      	ldr	r3, [r3, #0]
 80145b0:	687a      	ldr	r2, [r7, #4]
 80145b2:	429a      	cmp	r2, r3
 80145b4:	d105      	bne.n	80145c2 <clear_lock+0x2a>
 80145b6:	4a09      	ldr	r2, [pc, #36]	@ (80145dc <clear_lock+0x44>)
 80145b8:	68fb      	ldr	r3, [r7, #12]
 80145ba:	011b      	lsls	r3, r3, #4
 80145bc:	4413      	add	r3, r2
 80145be:	2200      	movs	r2, #0
 80145c0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80145c2:	68fb      	ldr	r3, [r7, #12]
 80145c4:	3301      	adds	r3, #1
 80145c6:	60fb      	str	r3, [r7, #12]
 80145c8:	68fb      	ldr	r3, [r7, #12]
 80145ca:	2b01      	cmp	r3, #1
 80145cc:	d9eb      	bls.n	80145a6 <clear_lock+0xe>
	}
}
 80145ce:	bf00      	nop
 80145d0:	bf00      	nop
 80145d2:	3714      	adds	r7, #20
 80145d4:	46bd      	mov	sp, r7
 80145d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145da:	4770      	bx	lr
 80145dc:	20002994 	.word	0x20002994

080145e0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80145e0:	b580      	push	{r7, lr}
 80145e2:	b086      	sub	sp, #24
 80145e4:	af00      	add	r7, sp, #0
 80145e6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80145e8:	2300      	movs	r3, #0
 80145ea:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80145ec:	687b      	ldr	r3, [r7, #4]
 80145ee:	78db      	ldrb	r3, [r3, #3]
 80145f0:	2b00      	cmp	r3, #0
 80145f2:	d034      	beq.n	801465e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80145f4:	687b      	ldr	r3, [r7, #4]
 80145f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80145f8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80145fa:	687b      	ldr	r3, [r7, #4]
 80145fc:	7858      	ldrb	r0, [r3, #1]
 80145fe:	687b      	ldr	r3, [r7, #4]
 8014600:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014604:	2301      	movs	r3, #1
 8014606:	697a      	ldr	r2, [r7, #20]
 8014608:	f7ff fd3e 	bl	8014088 <disk_write>
 801460c:	4603      	mov	r3, r0
 801460e:	2b00      	cmp	r3, #0
 8014610:	d002      	beq.n	8014618 <sync_window+0x38>
			res = FR_DISK_ERR;
 8014612:	2301      	movs	r3, #1
 8014614:	73fb      	strb	r3, [r7, #15]
 8014616:	e022      	b.n	801465e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8014618:	687b      	ldr	r3, [r7, #4]
 801461a:	2200      	movs	r2, #0
 801461c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 801461e:	687b      	ldr	r3, [r7, #4]
 8014620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014622:	697a      	ldr	r2, [r7, #20]
 8014624:	1ad2      	subs	r2, r2, r3
 8014626:	687b      	ldr	r3, [r7, #4]
 8014628:	69db      	ldr	r3, [r3, #28]
 801462a:	429a      	cmp	r2, r3
 801462c:	d217      	bcs.n	801465e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	789b      	ldrb	r3, [r3, #2]
 8014632:	613b      	str	r3, [r7, #16]
 8014634:	e010      	b.n	8014658 <sync_window+0x78>
					wsect += fs->fsize;
 8014636:	687b      	ldr	r3, [r7, #4]
 8014638:	69db      	ldr	r3, [r3, #28]
 801463a:	697a      	ldr	r2, [r7, #20]
 801463c:	4413      	add	r3, r2
 801463e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	7858      	ldrb	r0, [r3, #1]
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 801464a:	2301      	movs	r3, #1
 801464c:	697a      	ldr	r2, [r7, #20]
 801464e:	f7ff fd1b 	bl	8014088 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8014652:	693b      	ldr	r3, [r7, #16]
 8014654:	3b01      	subs	r3, #1
 8014656:	613b      	str	r3, [r7, #16]
 8014658:	693b      	ldr	r3, [r7, #16]
 801465a:	2b01      	cmp	r3, #1
 801465c:	d8eb      	bhi.n	8014636 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 801465e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014660:	4618      	mov	r0, r3
 8014662:	3718      	adds	r7, #24
 8014664:	46bd      	mov	sp, r7
 8014666:	bd80      	pop	{r7, pc}

08014668 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8014668:	b580      	push	{r7, lr}
 801466a:	b084      	sub	sp, #16
 801466c:	af00      	add	r7, sp, #0
 801466e:	6078      	str	r0, [r7, #4]
 8014670:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8014672:	2300      	movs	r3, #0
 8014674:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801467a:	683a      	ldr	r2, [r7, #0]
 801467c:	429a      	cmp	r2, r3
 801467e:	d01b      	beq.n	80146b8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8014680:	6878      	ldr	r0, [r7, #4]
 8014682:	f7ff ffad 	bl	80145e0 <sync_window>
 8014686:	4603      	mov	r3, r0
 8014688:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 801468a:	7bfb      	ldrb	r3, [r7, #15]
 801468c:	2b00      	cmp	r3, #0
 801468e:	d113      	bne.n	80146b8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8014690:	687b      	ldr	r3, [r7, #4]
 8014692:	7858      	ldrb	r0, [r3, #1]
 8014694:	687b      	ldr	r3, [r7, #4]
 8014696:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 801469a:	2301      	movs	r3, #1
 801469c:	683a      	ldr	r2, [r7, #0]
 801469e:	f7ff fcd3 	bl	8014048 <disk_read>
 80146a2:	4603      	mov	r3, r0
 80146a4:	2b00      	cmp	r3, #0
 80146a6:	d004      	beq.n	80146b2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80146a8:	f04f 33ff 	mov.w	r3, #4294967295
 80146ac:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80146ae:	2301      	movs	r3, #1
 80146b0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80146b2:	687b      	ldr	r3, [r7, #4]
 80146b4:	683a      	ldr	r2, [r7, #0]
 80146b6:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 80146b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80146ba:	4618      	mov	r0, r3
 80146bc:	3710      	adds	r7, #16
 80146be:	46bd      	mov	sp, r7
 80146c0:	bd80      	pop	{r7, pc}
	...

080146c4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80146c4:	b580      	push	{r7, lr}
 80146c6:	b084      	sub	sp, #16
 80146c8:	af00      	add	r7, sp, #0
 80146ca:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80146cc:	6878      	ldr	r0, [r7, #4]
 80146ce:	f7ff ff87 	bl	80145e0 <sync_window>
 80146d2:	4603      	mov	r3, r0
 80146d4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80146d6:	7bfb      	ldrb	r3, [r7, #15]
 80146d8:	2b00      	cmp	r3, #0
 80146da:	d158      	bne.n	801478e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80146dc:	687b      	ldr	r3, [r7, #4]
 80146de:	781b      	ldrb	r3, [r3, #0]
 80146e0:	2b03      	cmp	r3, #3
 80146e2:	d148      	bne.n	8014776 <sync_fs+0xb2>
 80146e4:	687b      	ldr	r3, [r7, #4]
 80146e6:	791b      	ldrb	r3, [r3, #4]
 80146e8:	2b01      	cmp	r3, #1
 80146ea:	d144      	bne.n	8014776 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80146ec:	687b      	ldr	r3, [r7, #4]
 80146ee:	3334      	adds	r3, #52	@ 0x34
 80146f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80146f4:	2100      	movs	r1, #0
 80146f6:	4618      	mov	r0, r3
 80146f8:	f7ff fda8 	bl	801424c <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80146fc:	687b      	ldr	r3, [r7, #4]
 80146fe:	3334      	adds	r3, #52	@ 0x34
 8014700:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8014704:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8014708:	4618      	mov	r0, r3
 801470a:	f7ff fd37 	bl	801417c <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 801470e:	687b      	ldr	r3, [r7, #4]
 8014710:	3334      	adds	r3, #52	@ 0x34
 8014712:	4921      	ldr	r1, [pc, #132]	@ (8014798 <sync_fs+0xd4>)
 8014714:	4618      	mov	r0, r3
 8014716:	f7ff fd4c 	bl	80141b2 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 801471a:	687b      	ldr	r3, [r7, #4]
 801471c:	3334      	adds	r3, #52	@ 0x34
 801471e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8014722:	491e      	ldr	r1, [pc, #120]	@ (801479c <sync_fs+0xd8>)
 8014724:	4618      	mov	r0, r3
 8014726:	f7ff fd44 	bl	80141b2 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 801472a:	687b      	ldr	r3, [r7, #4]
 801472c:	3334      	adds	r3, #52	@ 0x34
 801472e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8014732:	687b      	ldr	r3, [r7, #4]
 8014734:	695b      	ldr	r3, [r3, #20]
 8014736:	4619      	mov	r1, r3
 8014738:	4610      	mov	r0, r2
 801473a:	f7ff fd3a 	bl	80141b2 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 801473e:	687b      	ldr	r3, [r7, #4]
 8014740:	3334      	adds	r3, #52	@ 0x34
 8014742:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	691b      	ldr	r3, [r3, #16]
 801474a:	4619      	mov	r1, r3
 801474c:	4610      	mov	r0, r2
 801474e:	f7ff fd30 	bl	80141b2 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8014752:	687b      	ldr	r3, [r7, #4]
 8014754:	6a1b      	ldr	r3, [r3, #32]
 8014756:	1c5a      	adds	r2, r3, #1
 8014758:	687b      	ldr	r3, [r7, #4]
 801475a:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 801475c:	687b      	ldr	r3, [r7, #4]
 801475e:	7858      	ldrb	r0, [r3, #1]
 8014760:	687b      	ldr	r3, [r7, #4]
 8014762:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014766:	687b      	ldr	r3, [r7, #4]
 8014768:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801476a:	2301      	movs	r3, #1
 801476c:	f7ff fc8c 	bl	8014088 <disk_write>
			fs->fsi_flag = 0;
 8014770:	687b      	ldr	r3, [r7, #4]
 8014772:	2200      	movs	r2, #0
 8014774:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8014776:	687b      	ldr	r3, [r7, #4]
 8014778:	785b      	ldrb	r3, [r3, #1]
 801477a:	2200      	movs	r2, #0
 801477c:	2100      	movs	r1, #0
 801477e:	4618      	mov	r0, r3
 8014780:	f7ff fca2 	bl	80140c8 <disk_ioctl>
 8014784:	4603      	mov	r3, r0
 8014786:	2b00      	cmp	r3, #0
 8014788:	d001      	beq.n	801478e <sync_fs+0xca>
 801478a:	2301      	movs	r3, #1
 801478c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 801478e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014790:	4618      	mov	r0, r3
 8014792:	3710      	adds	r7, #16
 8014794:	46bd      	mov	sp, r7
 8014796:	bd80      	pop	{r7, pc}
 8014798:	41615252 	.word	0x41615252
 801479c:	61417272 	.word	0x61417272

080147a0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80147a0:	b480      	push	{r7}
 80147a2:	b083      	sub	sp, #12
 80147a4:	af00      	add	r7, sp, #0
 80147a6:	6078      	str	r0, [r7, #4]
 80147a8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80147aa:	683b      	ldr	r3, [r7, #0]
 80147ac:	3b02      	subs	r3, #2
 80147ae:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80147b0:	687b      	ldr	r3, [r7, #4]
 80147b2:	699b      	ldr	r3, [r3, #24]
 80147b4:	3b02      	subs	r3, #2
 80147b6:	683a      	ldr	r2, [r7, #0]
 80147b8:	429a      	cmp	r2, r3
 80147ba:	d301      	bcc.n	80147c0 <clust2sect+0x20>
 80147bc:	2300      	movs	r3, #0
 80147be:	e008      	b.n	80147d2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80147c0:	687b      	ldr	r3, [r7, #4]
 80147c2:	895b      	ldrh	r3, [r3, #10]
 80147c4:	461a      	mov	r2, r3
 80147c6:	683b      	ldr	r3, [r7, #0]
 80147c8:	fb03 f202 	mul.w	r2, r3, r2
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80147d0:	4413      	add	r3, r2
}
 80147d2:	4618      	mov	r0, r3
 80147d4:	370c      	adds	r7, #12
 80147d6:	46bd      	mov	sp, r7
 80147d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147dc:	4770      	bx	lr

080147de <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80147de:	b580      	push	{r7, lr}
 80147e0:	b086      	sub	sp, #24
 80147e2:	af00      	add	r7, sp, #0
 80147e4:	6078      	str	r0, [r7, #4]
 80147e6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80147e8:	687b      	ldr	r3, [r7, #4]
 80147ea:	681b      	ldr	r3, [r3, #0]
 80147ec:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80147ee:	683b      	ldr	r3, [r7, #0]
 80147f0:	2b01      	cmp	r3, #1
 80147f2:	d904      	bls.n	80147fe <get_fat+0x20>
 80147f4:	693b      	ldr	r3, [r7, #16]
 80147f6:	699b      	ldr	r3, [r3, #24]
 80147f8:	683a      	ldr	r2, [r7, #0]
 80147fa:	429a      	cmp	r2, r3
 80147fc:	d302      	bcc.n	8014804 <get_fat+0x26>
		val = 1;	/* Internal error */
 80147fe:	2301      	movs	r3, #1
 8014800:	617b      	str	r3, [r7, #20]
 8014802:	e08e      	b.n	8014922 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8014804:	f04f 33ff 	mov.w	r3, #4294967295
 8014808:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 801480a:	693b      	ldr	r3, [r7, #16]
 801480c:	781b      	ldrb	r3, [r3, #0]
 801480e:	2b03      	cmp	r3, #3
 8014810:	d061      	beq.n	80148d6 <get_fat+0xf8>
 8014812:	2b03      	cmp	r3, #3
 8014814:	dc7b      	bgt.n	801490e <get_fat+0x130>
 8014816:	2b01      	cmp	r3, #1
 8014818:	d002      	beq.n	8014820 <get_fat+0x42>
 801481a:	2b02      	cmp	r3, #2
 801481c:	d041      	beq.n	80148a2 <get_fat+0xc4>
 801481e:	e076      	b.n	801490e <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8014820:	683b      	ldr	r3, [r7, #0]
 8014822:	60fb      	str	r3, [r7, #12]
 8014824:	68fb      	ldr	r3, [r7, #12]
 8014826:	085b      	lsrs	r3, r3, #1
 8014828:	68fa      	ldr	r2, [r7, #12]
 801482a:	4413      	add	r3, r2
 801482c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801482e:	693b      	ldr	r3, [r7, #16]
 8014830:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014832:	68fb      	ldr	r3, [r7, #12]
 8014834:	0a5b      	lsrs	r3, r3, #9
 8014836:	4413      	add	r3, r2
 8014838:	4619      	mov	r1, r3
 801483a:	6938      	ldr	r0, [r7, #16]
 801483c:	f7ff ff14 	bl	8014668 <move_window>
 8014840:	4603      	mov	r3, r0
 8014842:	2b00      	cmp	r3, #0
 8014844:	d166      	bne.n	8014914 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8014846:	68fb      	ldr	r3, [r7, #12]
 8014848:	1c5a      	adds	r2, r3, #1
 801484a:	60fa      	str	r2, [r7, #12]
 801484c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014850:	693a      	ldr	r2, [r7, #16]
 8014852:	4413      	add	r3, r2
 8014854:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8014858:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801485a:	693b      	ldr	r3, [r7, #16]
 801485c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801485e:	68fb      	ldr	r3, [r7, #12]
 8014860:	0a5b      	lsrs	r3, r3, #9
 8014862:	4413      	add	r3, r2
 8014864:	4619      	mov	r1, r3
 8014866:	6938      	ldr	r0, [r7, #16]
 8014868:	f7ff fefe 	bl	8014668 <move_window>
 801486c:	4603      	mov	r3, r0
 801486e:	2b00      	cmp	r3, #0
 8014870:	d152      	bne.n	8014918 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8014872:	68fb      	ldr	r3, [r7, #12]
 8014874:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014878:	693a      	ldr	r2, [r7, #16]
 801487a:	4413      	add	r3, r2
 801487c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8014880:	021b      	lsls	r3, r3, #8
 8014882:	68ba      	ldr	r2, [r7, #8]
 8014884:	4313      	orrs	r3, r2
 8014886:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8014888:	683b      	ldr	r3, [r7, #0]
 801488a:	f003 0301 	and.w	r3, r3, #1
 801488e:	2b00      	cmp	r3, #0
 8014890:	d002      	beq.n	8014898 <get_fat+0xba>
 8014892:	68bb      	ldr	r3, [r7, #8]
 8014894:	091b      	lsrs	r3, r3, #4
 8014896:	e002      	b.n	801489e <get_fat+0xc0>
 8014898:	68bb      	ldr	r3, [r7, #8]
 801489a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801489e:	617b      	str	r3, [r7, #20]
			break;
 80148a0:	e03f      	b.n	8014922 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80148a2:	693b      	ldr	r3, [r7, #16]
 80148a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80148a6:	683b      	ldr	r3, [r7, #0]
 80148a8:	0a1b      	lsrs	r3, r3, #8
 80148aa:	4413      	add	r3, r2
 80148ac:	4619      	mov	r1, r3
 80148ae:	6938      	ldr	r0, [r7, #16]
 80148b0:	f7ff feda 	bl	8014668 <move_window>
 80148b4:	4603      	mov	r3, r0
 80148b6:	2b00      	cmp	r3, #0
 80148b8:	d130      	bne.n	801491c <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80148ba:	693b      	ldr	r3, [r7, #16]
 80148bc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80148c0:	683b      	ldr	r3, [r7, #0]
 80148c2:	005b      	lsls	r3, r3, #1
 80148c4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80148c8:	4413      	add	r3, r2
 80148ca:	4618      	mov	r0, r3
 80148cc:	f7ff fc1a 	bl	8014104 <ld_word>
 80148d0:	4603      	mov	r3, r0
 80148d2:	617b      	str	r3, [r7, #20]
			break;
 80148d4:	e025      	b.n	8014922 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80148d6:	693b      	ldr	r3, [r7, #16]
 80148d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80148da:	683b      	ldr	r3, [r7, #0]
 80148dc:	09db      	lsrs	r3, r3, #7
 80148de:	4413      	add	r3, r2
 80148e0:	4619      	mov	r1, r3
 80148e2:	6938      	ldr	r0, [r7, #16]
 80148e4:	f7ff fec0 	bl	8014668 <move_window>
 80148e8:	4603      	mov	r3, r0
 80148ea:	2b00      	cmp	r3, #0
 80148ec:	d118      	bne.n	8014920 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80148ee:	693b      	ldr	r3, [r7, #16]
 80148f0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80148f4:	683b      	ldr	r3, [r7, #0]
 80148f6:	009b      	lsls	r3, r3, #2
 80148f8:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80148fc:	4413      	add	r3, r2
 80148fe:	4618      	mov	r0, r3
 8014900:	f7ff fc19 	bl	8014136 <ld_dword>
 8014904:	4603      	mov	r3, r0
 8014906:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 801490a:	617b      	str	r3, [r7, #20]
			break;
 801490c:	e009      	b.n	8014922 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 801490e:	2301      	movs	r3, #1
 8014910:	617b      	str	r3, [r7, #20]
 8014912:	e006      	b.n	8014922 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014914:	bf00      	nop
 8014916:	e004      	b.n	8014922 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014918:	bf00      	nop
 801491a:	e002      	b.n	8014922 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801491c:	bf00      	nop
 801491e:	e000      	b.n	8014922 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8014920:	bf00      	nop
		}
	}

	return val;
 8014922:	697b      	ldr	r3, [r7, #20]
}
 8014924:	4618      	mov	r0, r3
 8014926:	3718      	adds	r7, #24
 8014928:	46bd      	mov	sp, r7
 801492a:	bd80      	pop	{r7, pc}

0801492c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 801492c:	b590      	push	{r4, r7, lr}
 801492e:	b089      	sub	sp, #36	@ 0x24
 8014930:	af00      	add	r7, sp, #0
 8014932:	60f8      	str	r0, [r7, #12]
 8014934:	60b9      	str	r1, [r7, #8]
 8014936:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8014938:	2302      	movs	r3, #2
 801493a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 801493c:	68bb      	ldr	r3, [r7, #8]
 801493e:	2b01      	cmp	r3, #1
 8014940:	f240 80d9 	bls.w	8014af6 <put_fat+0x1ca>
 8014944:	68fb      	ldr	r3, [r7, #12]
 8014946:	699b      	ldr	r3, [r3, #24]
 8014948:	68ba      	ldr	r2, [r7, #8]
 801494a:	429a      	cmp	r2, r3
 801494c:	f080 80d3 	bcs.w	8014af6 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8014950:	68fb      	ldr	r3, [r7, #12]
 8014952:	781b      	ldrb	r3, [r3, #0]
 8014954:	2b03      	cmp	r3, #3
 8014956:	f000 8096 	beq.w	8014a86 <put_fat+0x15a>
 801495a:	2b03      	cmp	r3, #3
 801495c:	f300 80cb 	bgt.w	8014af6 <put_fat+0x1ca>
 8014960:	2b01      	cmp	r3, #1
 8014962:	d002      	beq.n	801496a <put_fat+0x3e>
 8014964:	2b02      	cmp	r3, #2
 8014966:	d06e      	beq.n	8014a46 <put_fat+0x11a>
 8014968:	e0c5      	b.n	8014af6 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 801496a:	68bb      	ldr	r3, [r7, #8]
 801496c:	61bb      	str	r3, [r7, #24]
 801496e:	69bb      	ldr	r3, [r7, #24]
 8014970:	085b      	lsrs	r3, r3, #1
 8014972:	69ba      	ldr	r2, [r7, #24]
 8014974:	4413      	add	r3, r2
 8014976:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014978:	68fb      	ldr	r3, [r7, #12]
 801497a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801497c:	69bb      	ldr	r3, [r7, #24]
 801497e:	0a5b      	lsrs	r3, r3, #9
 8014980:	4413      	add	r3, r2
 8014982:	4619      	mov	r1, r3
 8014984:	68f8      	ldr	r0, [r7, #12]
 8014986:	f7ff fe6f 	bl	8014668 <move_window>
 801498a:	4603      	mov	r3, r0
 801498c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801498e:	7ffb      	ldrb	r3, [r7, #31]
 8014990:	2b00      	cmp	r3, #0
 8014992:	f040 80a9 	bne.w	8014ae8 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8014996:	68fb      	ldr	r3, [r7, #12]
 8014998:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801499c:	69bb      	ldr	r3, [r7, #24]
 801499e:	1c59      	adds	r1, r3, #1
 80149a0:	61b9      	str	r1, [r7, #24]
 80149a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80149a6:	4413      	add	r3, r2
 80149a8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80149aa:	68bb      	ldr	r3, [r7, #8]
 80149ac:	f003 0301 	and.w	r3, r3, #1
 80149b0:	2b00      	cmp	r3, #0
 80149b2:	d00d      	beq.n	80149d0 <put_fat+0xa4>
 80149b4:	697b      	ldr	r3, [r7, #20]
 80149b6:	781b      	ldrb	r3, [r3, #0]
 80149b8:	b25b      	sxtb	r3, r3
 80149ba:	f003 030f 	and.w	r3, r3, #15
 80149be:	b25a      	sxtb	r2, r3
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	b25b      	sxtb	r3, r3
 80149c4:	011b      	lsls	r3, r3, #4
 80149c6:	b25b      	sxtb	r3, r3
 80149c8:	4313      	orrs	r3, r2
 80149ca:	b25b      	sxtb	r3, r3
 80149cc:	b2db      	uxtb	r3, r3
 80149ce:	e001      	b.n	80149d4 <put_fat+0xa8>
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	b2db      	uxtb	r3, r3
 80149d4:	697a      	ldr	r2, [r7, #20]
 80149d6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80149d8:	68fb      	ldr	r3, [r7, #12]
 80149da:	2201      	movs	r2, #1
 80149dc:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80149de:	68fb      	ldr	r3, [r7, #12]
 80149e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80149e2:	69bb      	ldr	r3, [r7, #24]
 80149e4:	0a5b      	lsrs	r3, r3, #9
 80149e6:	4413      	add	r3, r2
 80149e8:	4619      	mov	r1, r3
 80149ea:	68f8      	ldr	r0, [r7, #12]
 80149ec:	f7ff fe3c 	bl	8014668 <move_window>
 80149f0:	4603      	mov	r3, r0
 80149f2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80149f4:	7ffb      	ldrb	r3, [r7, #31]
 80149f6:	2b00      	cmp	r3, #0
 80149f8:	d178      	bne.n	8014aec <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80149fa:	68fb      	ldr	r3, [r7, #12]
 80149fc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014a00:	69bb      	ldr	r3, [r7, #24]
 8014a02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014a06:	4413      	add	r3, r2
 8014a08:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8014a0a:	68bb      	ldr	r3, [r7, #8]
 8014a0c:	f003 0301 	and.w	r3, r3, #1
 8014a10:	2b00      	cmp	r3, #0
 8014a12:	d003      	beq.n	8014a1c <put_fat+0xf0>
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	091b      	lsrs	r3, r3, #4
 8014a18:	b2db      	uxtb	r3, r3
 8014a1a:	e00e      	b.n	8014a3a <put_fat+0x10e>
 8014a1c:	697b      	ldr	r3, [r7, #20]
 8014a1e:	781b      	ldrb	r3, [r3, #0]
 8014a20:	b25b      	sxtb	r3, r3
 8014a22:	f023 030f 	bic.w	r3, r3, #15
 8014a26:	b25a      	sxtb	r2, r3
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	0a1b      	lsrs	r3, r3, #8
 8014a2c:	b25b      	sxtb	r3, r3
 8014a2e:	f003 030f 	and.w	r3, r3, #15
 8014a32:	b25b      	sxtb	r3, r3
 8014a34:	4313      	orrs	r3, r2
 8014a36:	b25b      	sxtb	r3, r3
 8014a38:	b2db      	uxtb	r3, r3
 8014a3a:	697a      	ldr	r2, [r7, #20]
 8014a3c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8014a3e:	68fb      	ldr	r3, [r7, #12]
 8014a40:	2201      	movs	r2, #1
 8014a42:	70da      	strb	r2, [r3, #3]
			break;
 8014a44:	e057      	b.n	8014af6 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8014a46:	68fb      	ldr	r3, [r7, #12]
 8014a48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014a4a:	68bb      	ldr	r3, [r7, #8]
 8014a4c:	0a1b      	lsrs	r3, r3, #8
 8014a4e:	4413      	add	r3, r2
 8014a50:	4619      	mov	r1, r3
 8014a52:	68f8      	ldr	r0, [r7, #12]
 8014a54:	f7ff fe08 	bl	8014668 <move_window>
 8014a58:	4603      	mov	r3, r0
 8014a5a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014a5c:	7ffb      	ldrb	r3, [r7, #31]
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	d146      	bne.n	8014af0 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8014a62:	68fb      	ldr	r3, [r7, #12]
 8014a64:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014a68:	68bb      	ldr	r3, [r7, #8]
 8014a6a:	005b      	lsls	r3, r3, #1
 8014a6c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8014a70:	4413      	add	r3, r2
 8014a72:	687a      	ldr	r2, [r7, #4]
 8014a74:	b292      	uxth	r2, r2
 8014a76:	4611      	mov	r1, r2
 8014a78:	4618      	mov	r0, r3
 8014a7a:	f7ff fb7f 	bl	801417c <st_word>
			fs->wflag = 1;
 8014a7e:	68fb      	ldr	r3, [r7, #12]
 8014a80:	2201      	movs	r2, #1
 8014a82:	70da      	strb	r2, [r3, #3]
			break;
 8014a84:	e037      	b.n	8014af6 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8014a86:	68fb      	ldr	r3, [r7, #12]
 8014a88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014a8a:	68bb      	ldr	r3, [r7, #8]
 8014a8c:	09db      	lsrs	r3, r3, #7
 8014a8e:	4413      	add	r3, r2
 8014a90:	4619      	mov	r1, r3
 8014a92:	68f8      	ldr	r0, [r7, #12]
 8014a94:	f7ff fde8 	bl	8014668 <move_window>
 8014a98:	4603      	mov	r3, r0
 8014a9a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014a9c:	7ffb      	ldrb	r3, [r7, #31]
 8014a9e:	2b00      	cmp	r3, #0
 8014aa0:	d128      	bne.n	8014af4 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8014aa2:	687b      	ldr	r3, [r7, #4]
 8014aa4:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8014aa8:	68fb      	ldr	r3, [r7, #12]
 8014aaa:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014aae:	68bb      	ldr	r3, [r7, #8]
 8014ab0:	009b      	lsls	r3, r3, #2
 8014ab2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014ab6:	4413      	add	r3, r2
 8014ab8:	4618      	mov	r0, r3
 8014aba:	f7ff fb3c 	bl	8014136 <ld_dword>
 8014abe:	4603      	mov	r3, r0
 8014ac0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8014ac4:	4323      	orrs	r3, r4
 8014ac6:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8014ac8:	68fb      	ldr	r3, [r7, #12]
 8014aca:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014ace:	68bb      	ldr	r3, [r7, #8]
 8014ad0:	009b      	lsls	r3, r3, #2
 8014ad2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014ad6:	4413      	add	r3, r2
 8014ad8:	6879      	ldr	r1, [r7, #4]
 8014ada:	4618      	mov	r0, r3
 8014adc:	f7ff fb69 	bl	80141b2 <st_dword>
			fs->wflag = 1;
 8014ae0:	68fb      	ldr	r3, [r7, #12]
 8014ae2:	2201      	movs	r2, #1
 8014ae4:	70da      	strb	r2, [r3, #3]
			break;
 8014ae6:	e006      	b.n	8014af6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014ae8:	bf00      	nop
 8014aea:	e004      	b.n	8014af6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014aec:	bf00      	nop
 8014aee:	e002      	b.n	8014af6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014af0:	bf00      	nop
 8014af2:	e000      	b.n	8014af6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014af4:	bf00      	nop
		}
	}
	return res;
 8014af6:	7ffb      	ldrb	r3, [r7, #31]
}
 8014af8:	4618      	mov	r0, r3
 8014afa:	3724      	adds	r7, #36	@ 0x24
 8014afc:	46bd      	mov	sp, r7
 8014afe:	bd90      	pop	{r4, r7, pc}

08014b00 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8014b00:	b580      	push	{r7, lr}
 8014b02:	b088      	sub	sp, #32
 8014b04:	af00      	add	r7, sp, #0
 8014b06:	60f8      	str	r0, [r7, #12]
 8014b08:	60b9      	str	r1, [r7, #8]
 8014b0a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8014b0c:	2300      	movs	r3, #0
 8014b0e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8014b10:	68fb      	ldr	r3, [r7, #12]
 8014b12:	681b      	ldr	r3, [r3, #0]
 8014b14:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8014b16:	68bb      	ldr	r3, [r7, #8]
 8014b18:	2b01      	cmp	r3, #1
 8014b1a:	d904      	bls.n	8014b26 <remove_chain+0x26>
 8014b1c:	69bb      	ldr	r3, [r7, #24]
 8014b1e:	699b      	ldr	r3, [r3, #24]
 8014b20:	68ba      	ldr	r2, [r7, #8]
 8014b22:	429a      	cmp	r2, r3
 8014b24:	d301      	bcc.n	8014b2a <remove_chain+0x2a>
 8014b26:	2302      	movs	r3, #2
 8014b28:	e04b      	b.n	8014bc2 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8014b2a:	687b      	ldr	r3, [r7, #4]
 8014b2c:	2b00      	cmp	r3, #0
 8014b2e:	d00c      	beq.n	8014b4a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8014b30:	f04f 32ff 	mov.w	r2, #4294967295
 8014b34:	6879      	ldr	r1, [r7, #4]
 8014b36:	69b8      	ldr	r0, [r7, #24]
 8014b38:	f7ff fef8 	bl	801492c <put_fat>
 8014b3c:	4603      	mov	r3, r0
 8014b3e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8014b40:	7ffb      	ldrb	r3, [r7, #31]
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d001      	beq.n	8014b4a <remove_chain+0x4a>
 8014b46:	7ffb      	ldrb	r3, [r7, #31]
 8014b48:	e03b      	b.n	8014bc2 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8014b4a:	68b9      	ldr	r1, [r7, #8]
 8014b4c:	68f8      	ldr	r0, [r7, #12]
 8014b4e:	f7ff fe46 	bl	80147de <get_fat>
 8014b52:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8014b54:	697b      	ldr	r3, [r7, #20]
 8014b56:	2b00      	cmp	r3, #0
 8014b58:	d031      	beq.n	8014bbe <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8014b5a:	697b      	ldr	r3, [r7, #20]
 8014b5c:	2b01      	cmp	r3, #1
 8014b5e:	d101      	bne.n	8014b64 <remove_chain+0x64>
 8014b60:	2302      	movs	r3, #2
 8014b62:	e02e      	b.n	8014bc2 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8014b64:	697b      	ldr	r3, [r7, #20]
 8014b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014b6a:	d101      	bne.n	8014b70 <remove_chain+0x70>
 8014b6c:	2301      	movs	r3, #1
 8014b6e:	e028      	b.n	8014bc2 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8014b70:	2200      	movs	r2, #0
 8014b72:	68b9      	ldr	r1, [r7, #8]
 8014b74:	69b8      	ldr	r0, [r7, #24]
 8014b76:	f7ff fed9 	bl	801492c <put_fat>
 8014b7a:	4603      	mov	r3, r0
 8014b7c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8014b7e:	7ffb      	ldrb	r3, [r7, #31]
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	d001      	beq.n	8014b88 <remove_chain+0x88>
 8014b84:	7ffb      	ldrb	r3, [r7, #31]
 8014b86:	e01c      	b.n	8014bc2 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8014b88:	69bb      	ldr	r3, [r7, #24]
 8014b8a:	695a      	ldr	r2, [r3, #20]
 8014b8c:	69bb      	ldr	r3, [r7, #24]
 8014b8e:	699b      	ldr	r3, [r3, #24]
 8014b90:	3b02      	subs	r3, #2
 8014b92:	429a      	cmp	r2, r3
 8014b94:	d20b      	bcs.n	8014bae <remove_chain+0xae>
			fs->free_clst++;
 8014b96:	69bb      	ldr	r3, [r7, #24]
 8014b98:	695b      	ldr	r3, [r3, #20]
 8014b9a:	1c5a      	adds	r2, r3, #1
 8014b9c:	69bb      	ldr	r3, [r7, #24]
 8014b9e:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8014ba0:	69bb      	ldr	r3, [r7, #24]
 8014ba2:	791b      	ldrb	r3, [r3, #4]
 8014ba4:	f043 0301 	orr.w	r3, r3, #1
 8014ba8:	b2da      	uxtb	r2, r3
 8014baa:	69bb      	ldr	r3, [r7, #24]
 8014bac:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8014bae:	697b      	ldr	r3, [r7, #20]
 8014bb0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8014bb2:	69bb      	ldr	r3, [r7, #24]
 8014bb4:	699b      	ldr	r3, [r3, #24]
 8014bb6:	68ba      	ldr	r2, [r7, #8]
 8014bb8:	429a      	cmp	r2, r3
 8014bba:	d3c6      	bcc.n	8014b4a <remove_chain+0x4a>
 8014bbc:	e000      	b.n	8014bc0 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8014bbe:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8014bc0:	2300      	movs	r3, #0
}
 8014bc2:	4618      	mov	r0, r3
 8014bc4:	3720      	adds	r7, #32
 8014bc6:	46bd      	mov	sp, r7
 8014bc8:	bd80      	pop	{r7, pc}

08014bca <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8014bca:	b580      	push	{r7, lr}
 8014bcc:	b088      	sub	sp, #32
 8014bce:	af00      	add	r7, sp, #0
 8014bd0:	6078      	str	r0, [r7, #4]
 8014bd2:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8014bd4:	687b      	ldr	r3, [r7, #4]
 8014bd6:	681b      	ldr	r3, [r3, #0]
 8014bd8:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8014bda:	683b      	ldr	r3, [r7, #0]
 8014bdc:	2b00      	cmp	r3, #0
 8014bde:	d10d      	bne.n	8014bfc <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8014be0:	693b      	ldr	r3, [r7, #16]
 8014be2:	691b      	ldr	r3, [r3, #16]
 8014be4:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8014be6:	69bb      	ldr	r3, [r7, #24]
 8014be8:	2b00      	cmp	r3, #0
 8014bea:	d004      	beq.n	8014bf6 <create_chain+0x2c>
 8014bec:	693b      	ldr	r3, [r7, #16]
 8014bee:	699b      	ldr	r3, [r3, #24]
 8014bf0:	69ba      	ldr	r2, [r7, #24]
 8014bf2:	429a      	cmp	r2, r3
 8014bf4:	d31b      	bcc.n	8014c2e <create_chain+0x64>
 8014bf6:	2301      	movs	r3, #1
 8014bf8:	61bb      	str	r3, [r7, #24]
 8014bfa:	e018      	b.n	8014c2e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8014bfc:	6839      	ldr	r1, [r7, #0]
 8014bfe:	6878      	ldr	r0, [r7, #4]
 8014c00:	f7ff fded 	bl	80147de <get_fat>
 8014c04:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8014c06:	68fb      	ldr	r3, [r7, #12]
 8014c08:	2b01      	cmp	r3, #1
 8014c0a:	d801      	bhi.n	8014c10 <create_chain+0x46>
 8014c0c:	2301      	movs	r3, #1
 8014c0e:	e070      	b.n	8014cf2 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8014c10:	68fb      	ldr	r3, [r7, #12]
 8014c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014c16:	d101      	bne.n	8014c1c <create_chain+0x52>
 8014c18:	68fb      	ldr	r3, [r7, #12]
 8014c1a:	e06a      	b.n	8014cf2 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8014c1c:	693b      	ldr	r3, [r7, #16]
 8014c1e:	699b      	ldr	r3, [r3, #24]
 8014c20:	68fa      	ldr	r2, [r7, #12]
 8014c22:	429a      	cmp	r2, r3
 8014c24:	d201      	bcs.n	8014c2a <create_chain+0x60>
 8014c26:	68fb      	ldr	r3, [r7, #12]
 8014c28:	e063      	b.n	8014cf2 <create_chain+0x128>
		scl = clst;
 8014c2a:	683b      	ldr	r3, [r7, #0]
 8014c2c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8014c2e:	69bb      	ldr	r3, [r7, #24]
 8014c30:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8014c32:	69fb      	ldr	r3, [r7, #28]
 8014c34:	3301      	adds	r3, #1
 8014c36:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8014c38:	693b      	ldr	r3, [r7, #16]
 8014c3a:	699b      	ldr	r3, [r3, #24]
 8014c3c:	69fa      	ldr	r2, [r7, #28]
 8014c3e:	429a      	cmp	r2, r3
 8014c40:	d307      	bcc.n	8014c52 <create_chain+0x88>
				ncl = 2;
 8014c42:	2302      	movs	r3, #2
 8014c44:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8014c46:	69fa      	ldr	r2, [r7, #28]
 8014c48:	69bb      	ldr	r3, [r7, #24]
 8014c4a:	429a      	cmp	r2, r3
 8014c4c:	d901      	bls.n	8014c52 <create_chain+0x88>
 8014c4e:	2300      	movs	r3, #0
 8014c50:	e04f      	b.n	8014cf2 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8014c52:	69f9      	ldr	r1, [r7, #28]
 8014c54:	6878      	ldr	r0, [r7, #4]
 8014c56:	f7ff fdc2 	bl	80147de <get_fat>
 8014c5a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8014c5c:	68fb      	ldr	r3, [r7, #12]
 8014c5e:	2b00      	cmp	r3, #0
 8014c60:	d00e      	beq.n	8014c80 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8014c62:	68fb      	ldr	r3, [r7, #12]
 8014c64:	2b01      	cmp	r3, #1
 8014c66:	d003      	beq.n	8014c70 <create_chain+0xa6>
 8014c68:	68fb      	ldr	r3, [r7, #12]
 8014c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014c6e:	d101      	bne.n	8014c74 <create_chain+0xaa>
 8014c70:	68fb      	ldr	r3, [r7, #12]
 8014c72:	e03e      	b.n	8014cf2 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8014c74:	69fa      	ldr	r2, [r7, #28]
 8014c76:	69bb      	ldr	r3, [r7, #24]
 8014c78:	429a      	cmp	r2, r3
 8014c7a:	d1da      	bne.n	8014c32 <create_chain+0x68>
 8014c7c:	2300      	movs	r3, #0
 8014c7e:	e038      	b.n	8014cf2 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8014c80:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8014c82:	f04f 32ff 	mov.w	r2, #4294967295
 8014c86:	69f9      	ldr	r1, [r7, #28]
 8014c88:	6938      	ldr	r0, [r7, #16]
 8014c8a:	f7ff fe4f 	bl	801492c <put_fat>
 8014c8e:	4603      	mov	r3, r0
 8014c90:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8014c92:	7dfb      	ldrb	r3, [r7, #23]
 8014c94:	2b00      	cmp	r3, #0
 8014c96:	d109      	bne.n	8014cac <create_chain+0xe2>
 8014c98:	683b      	ldr	r3, [r7, #0]
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	d006      	beq.n	8014cac <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8014c9e:	69fa      	ldr	r2, [r7, #28]
 8014ca0:	6839      	ldr	r1, [r7, #0]
 8014ca2:	6938      	ldr	r0, [r7, #16]
 8014ca4:	f7ff fe42 	bl	801492c <put_fat>
 8014ca8:	4603      	mov	r3, r0
 8014caa:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8014cac:	7dfb      	ldrb	r3, [r7, #23]
 8014cae:	2b00      	cmp	r3, #0
 8014cb0:	d116      	bne.n	8014ce0 <create_chain+0x116>
		fs->last_clst = ncl;
 8014cb2:	693b      	ldr	r3, [r7, #16]
 8014cb4:	69fa      	ldr	r2, [r7, #28]
 8014cb6:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8014cb8:	693b      	ldr	r3, [r7, #16]
 8014cba:	695a      	ldr	r2, [r3, #20]
 8014cbc:	693b      	ldr	r3, [r7, #16]
 8014cbe:	699b      	ldr	r3, [r3, #24]
 8014cc0:	3b02      	subs	r3, #2
 8014cc2:	429a      	cmp	r2, r3
 8014cc4:	d804      	bhi.n	8014cd0 <create_chain+0x106>
 8014cc6:	693b      	ldr	r3, [r7, #16]
 8014cc8:	695b      	ldr	r3, [r3, #20]
 8014cca:	1e5a      	subs	r2, r3, #1
 8014ccc:	693b      	ldr	r3, [r7, #16]
 8014cce:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8014cd0:	693b      	ldr	r3, [r7, #16]
 8014cd2:	791b      	ldrb	r3, [r3, #4]
 8014cd4:	f043 0301 	orr.w	r3, r3, #1
 8014cd8:	b2da      	uxtb	r2, r3
 8014cda:	693b      	ldr	r3, [r7, #16]
 8014cdc:	711a      	strb	r2, [r3, #4]
 8014cde:	e007      	b.n	8014cf0 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8014ce0:	7dfb      	ldrb	r3, [r7, #23]
 8014ce2:	2b01      	cmp	r3, #1
 8014ce4:	d102      	bne.n	8014cec <create_chain+0x122>
 8014ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8014cea:	e000      	b.n	8014cee <create_chain+0x124>
 8014cec:	2301      	movs	r3, #1
 8014cee:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8014cf0:	69fb      	ldr	r3, [r7, #28]
}
 8014cf2:	4618      	mov	r0, r3
 8014cf4:	3720      	adds	r7, #32
 8014cf6:	46bd      	mov	sp, r7
 8014cf8:	bd80      	pop	{r7, pc}

08014cfa <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8014cfa:	b480      	push	{r7}
 8014cfc:	b087      	sub	sp, #28
 8014cfe:	af00      	add	r7, sp, #0
 8014d00:	6078      	str	r0, [r7, #4]
 8014d02:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8014d04:	687b      	ldr	r3, [r7, #4]
 8014d06:	681b      	ldr	r3, [r3, #0]
 8014d08:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014d0e:	3304      	adds	r3, #4
 8014d10:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8014d12:	683b      	ldr	r3, [r7, #0]
 8014d14:	0a5b      	lsrs	r3, r3, #9
 8014d16:	68fa      	ldr	r2, [r7, #12]
 8014d18:	8952      	ldrh	r2, [r2, #10]
 8014d1a:	fbb3 f3f2 	udiv	r3, r3, r2
 8014d1e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014d20:	693b      	ldr	r3, [r7, #16]
 8014d22:	1d1a      	adds	r2, r3, #4
 8014d24:	613a      	str	r2, [r7, #16]
 8014d26:	681b      	ldr	r3, [r3, #0]
 8014d28:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8014d2a:	68bb      	ldr	r3, [r7, #8]
 8014d2c:	2b00      	cmp	r3, #0
 8014d2e:	d101      	bne.n	8014d34 <clmt_clust+0x3a>
 8014d30:	2300      	movs	r3, #0
 8014d32:	e010      	b.n	8014d56 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8014d34:	697a      	ldr	r2, [r7, #20]
 8014d36:	68bb      	ldr	r3, [r7, #8]
 8014d38:	429a      	cmp	r2, r3
 8014d3a:	d307      	bcc.n	8014d4c <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8014d3c:	697a      	ldr	r2, [r7, #20]
 8014d3e:	68bb      	ldr	r3, [r7, #8]
 8014d40:	1ad3      	subs	r3, r2, r3
 8014d42:	617b      	str	r3, [r7, #20]
 8014d44:	693b      	ldr	r3, [r7, #16]
 8014d46:	3304      	adds	r3, #4
 8014d48:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014d4a:	e7e9      	b.n	8014d20 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8014d4c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8014d4e:	693b      	ldr	r3, [r7, #16]
 8014d50:	681a      	ldr	r2, [r3, #0]
 8014d52:	697b      	ldr	r3, [r7, #20]
 8014d54:	4413      	add	r3, r2
}
 8014d56:	4618      	mov	r0, r3
 8014d58:	371c      	adds	r7, #28
 8014d5a:	46bd      	mov	sp, r7
 8014d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d60:	4770      	bx	lr

08014d62 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8014d62:	b580      	push	{r7, lr}
 8014d64:	b086      	sub	sp, #24
 8014d66:	af00      	add	r7, sp, #0
 8014d68:	6078      	str	r0, [r7, #4]
 8014d6a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8014d6c:	687b      	ldr	r3, [r7, #4]
 8014d6e:	681b      	ldr	r3, [r3, #0]
 8014d70:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8014d72:	683b      	ldr	r3, [r7, #0]
 8014d74:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014d78:	d204      	bcs.n	8014d84 <dir_sdi+0x22>
 8014d7a:	683b      	ldr	r3, [r7, #0]
 8014d7c:	f003 031f 	and.w	r3, r3, #31
 8014d80:	2b00      	cmp	r3, #0
 8014d82:	d001      	beq.n	8014d88 <dir_sdi+0x26>
		return FR_INT_ERR;
 8014d84:	2302      	movs	r3, #2
 8014d86:	e063      	b.n	8014e50 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8014d88:	687b      	ldr	r3, [r7, #4]
 8014d8a:	683a      	ldr	r2, [r7, #0]
 8014d8c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8014d8e:	687b      	ldr	r3, [r7, #4]
 8014d90:	689b      	ldr	r3, [r3, #8]
 8014d92:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8014d94:	697b      	ldr	r3, [r7, #20]
 8014d96:	2b00      	cmp	r3, #0
 8014d98:	d106      	bne.n	8014da8 <dir_sdi+0x46>
 8014d9a:	693b      	ldr	r3, [r7, #16]
 8014d9c:	781b      	ldrb	r3, [r3, #0]
 8014d9e:	2b02      	cmp	r3, #2
 8014da0:	d902      	bls.n	8014da8 <dir_sdi+0x46>
		clst = fs->dirbase;
 8014da2:	693b      	ldr	r3, [r7, #16]
 8014da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014da6:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8014da8:	697b      	ldr	r3, [r7, #20]
 8014daa:	2b00      	cmp	r3, #0
 8014dac:	d10c      	bne.n	8014dc8 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8014dae:	683b      	ldr	r3, [r7, #0]
 8014db0:	095b      	lsrs	r3, r3, #5
 8014db2:	693a      	ldr	r2, [r7, #16]
 8014db4:	8912      	ldrh	r2, [r2, #8]
 8014db6:	4293      	cmp	r3, r2
 8014db8:	d301      	bcc.n	8014dbe <dir_sdi+0x5c>
 8014dba:	2302      	movs	r3, #2
 8014dbc:	e048      	b.n	8014e50 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8014dbe:	693b      	ldr	r3, [r7, #16]
 8014dc0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	61da      	str	r2, [r3, #28]
 8014dc6:	e029      	b.n	8014e1c <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8014dc8:	693b      	ldr	r3, [r7, #16]
 8014dca:	895b      	ldrh	r3, [r3, #10]
 8014dcc:	025b      	lsls	r3, r3, #9
 8014dce:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014dd0:	e019      	b.n	8014e06 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8014dd2:	687b      	ldr	r3, [r7, #4]
 8014dd4:	6979      	ldr	r1, [r7, #20]
 8014dd6:	4618      	mov	r0, r3
 8014dd8:	f7ff fd01 	bl	80147de <get_fat>
 8014ddc:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014dde:	697b      	ldr	r3, [r7, #20]
 8014de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014de4:	d101      	bne.n	8014dea <dir_sdi+0x88>
 8014de6:	2301      	movs	r3, #1
 8014de8:	e032      	b.n	8014e50 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8014dea:	697b      	ldr	r3, [r7, #20]
 8014dec:	2b01      	cmp	r3, #1
 8014dee:	d904      	bls.n	8014dfa <dir_sdi+0x98>
 8014df0:	693b      	ldr	r3, [r7, #16]
 8014df2:	699b      	ldr	r3, [r3, #24]
 8014df4:	697a      	ldr	r2, [r7, #20]
 8014df6:	429a      	cmp	r2, r3
 8014df8:	d301      	bcc.n	8014dfe <dir_sdi+0x9c>
 8014dfa:	2302      	movs	r3, #2
 8014dfc:	e028      	b.n	8014e50 <dir_sdi+0xee>
			ofs -= csz;
 8014dfe:	683a      	ldr	r2, [r7, #0]
 8014e00:	68fb      	ldr	r3, [r7, #12]
 8014e02:	1ad3      	subs	r3, r2, r3
 8014e04:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014e06:	683a      	ldr	r2, [r7, #0]
 8014e08:	68fb      	ldr	r3, [r7, #12]
 8014e0a:	429a      	cmp	r2, r3
 8014e0c:	d2e1      	bcs.n	8014dd2 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8014e0e:	6979      	ldr	r1, [r7, #20]
 8014e10:	6938      	ldr	r0, [r7, #16]
 8014e12:	f7ff fcc5 	bl	80147a0 <clust2sect>
 8014e16:	4602      	mov	r2, r0
 8014e18:	687b      	ldr	r3, [r7, #4]
 8014e1a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	697a      	ldr	r2, [r7, #20]
 8014e20:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	69db      	ldr	r3, [r3, #28]
 8014e26:	2b00      	cmp	r3, #0
 8014e28:	d101      	bne.n	8014e2e <dir_sdi+0xcc>
 8014e2a:	2302      	movs	r3, #2
 8014e2c:	e010      	b.n	8014e50 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8014e2e:	687b      	ldr	r3, [r7, #4]
 8014e30:	69da      	ldr	r2, [r3, #28]
 8014e32:	683b      	ldr	r3, [r7, #0]
 8014e34:	0a5b      	lsrs	r3, r3, #9
 8014e36:	441a      	add	r2, r3
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8014e3c:	693b      	ldr	r3, [r7, #16]
 8014e3e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014e42:	683b      	ldr	r3, [r7, #0]
 8014e44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014e48:	441a      	add	r2, r3
 8014e4a:	687b      	ldr	r3, [r7, #4]
 8014e4c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8014e4e:	2300      	movs	r3, #0
}
 8014e50:	4618      	mov	r0, r3
 8014e52:	3718      	adds	r7, #24
 8014e54:	46bd      	mov	sp, r7
 8014e56:	bd80      	pop	{r7, pc}

08014e58 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8014e58:	b580      	push	{r7, lr}
 8014e5a:	b086      	sub	sp, #24
 8014e5c:	af00      	add	r7, sp, #0
 8014e5e:	6078      	str	r0, [r7, #4]
 8014e60:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	681b      	ldr	r3, [r3, #0]
 8014e66:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8014e68:	687b      	ldr	r3, [r7, #4]
 8014e6a:	695b      	ldr	r3, [r3, #20]
 8014e6c:	3320      	adds	r3, #32
 8014e6e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8014e70:	687b      	ldr	r3, [r7, #4]
 8014e72:	69db      	ldr	r3, [r3, #28]
 8014e74:	2b00      	cmp	r3, #0
 8014e76:	d003      	beq.n	8014e80 <dir_next+0x28>
 8014e78:	68bb      	ldr	r3, [r7, #8]
 8014e7a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014e7e:	d301      	bcc.n	8014e84 <dir_next+0x2c>
 8014e80:	2304      	movs	r3, #4
 8014e82:	e0aa      	b.n	8014fda <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8014e84:	68bb      	ldr	r3, [r7, #8]
 8014e86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014e8a:	2b00      	cmp	r3, #0
 8014e8c:	f040 8098 	bne.w	8014fc0 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8014e90:	687b      	ldr	r3, [r7, #4]
 8014e92:	69db      	ldr	r3, [r3, #28]
 8014e94:	1c5a      	adds	r2, r3, #1
 8014e96:	687b      	ldr	r3, [r7, #4]
 8014e98:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8014e9a:	687b      	ldr	r3, [r7, #4]
 8014e9c:	699b      	ldr	r3, [r3, #24]
 8014e9e:	2b00      	cmp	r3, #0
 8014ea0:	d10b      	bne.n	8014eba <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8014ea2:	68bb      	ldr	r3, [r7, #8]
 8014ea4:	095b      	lsrs	r3, r3, #5
 8014ea6:	68fa      	ldr	r2, [r7, #12]
 8014ea8:	8912      	ldrh	r2, [r2, #8]
 8014eaa:	4293      	cmp	r3, r2
 8014eac:	f0c0 8088 	bcc.w	8014fc0 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8014eb0:	687b      	ldr	r3, [r7, #4]
 8014eb2:	2200      	movs	r2, #0
 8014eb4:	61da      	str	r2, [r3, #28]
 8014eb6:	2304      	movs	r3, #4
 8014eb8:	e08f      	b.n	8014fda <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8014eba:	68bb      	ldr	r3, [r7, #8]
 8014ebc:	0a5b      	lsrs	r3, r3, #9
 8014ebe:	68fa      	ldr	r2, [r7, #12]
 8014ec0:	8952      	ldrh	r2, [r2, #10]
 8014ec2:	3a01      	subs	r2, #1
 8014ec4:	4013      	ands	r3, r2
 8014ec6:	2b00      	cmp	r3, #0
 8014ec8:	d17a      	bne.n	8014fc0 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8014eca:	687a      	ldr	r2, [r7, #4]
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	699b      	ldr	r3, [r3, #24]
 8014ed0:	4619      	mov	r1, r3
 8014ed2:	4610      	mov	r0, r2
 8014ed4:	f7ff fc83 	bl	80147de <get_fat>
 8014ed8:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8014eda:	697b      	ldr	r3, [r7, #20]
 8014edc:	2b01      	cmp	r3, #1
 8014ede:	d801      	bhi.n	8014ee4 <dir_next+0x8c>
 8014ee0:	2302      	movs	r3, #2
 8014ee2:	e07a      	b.n	8014fda <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8014ee4:	697b      	ldr	r3, [r7, #20]
 8014ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014eea:	d101      	bne.n	8014ef0 <dir_next+0x98>
 8014eec:	2301      	movs	r3, #1
 8014eee:	e074      	b.n	8014fda <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8014ef0:	68fb      	ldr	r3, [r7, #12]
 8014ef2:	699b      	ldr	r3, [r3, #24]
 8014ef4:	697a      	ldr	r2, [r7, #20]
 8014ef6:	429a      	cmp	r2, r3
 8014ef8:	d358      	bcc.n	8014fac <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8014efa:	683b      	ldr	r3, [r7, #0]
 8014efc:	2b00      	cmp	r3, #0
 8014efe:	d104      	bne.n	8014f0a <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8014f00:	687b      	ldr	r3, [r7, #4]
 8014f02:	2200      	movs	r2, #0
 8014f04:	61da      	str	r2, [r3, #28]
 8014f06:	2304      	movs	r3, #4
 8014f08:	e067      	b.n	8014fda <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8014f0a:	687a      	ldr	r2, [r7, #4]
 8014f0c:	687b      	ldr	r3, [r7, #4]
 8014f0e:	699b      	ldr	r3, [r3, #24]
 8014f10:	4619      	mov	r1, r3
 8014f12:	4610      	mov	r0, r2
 8014f14:	f7ff fe59 	bl	8014bca <create_chain>
 8014f18:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8014f1a:	697b      	ldr	r3, [r7, #20]
 8014f1c:	2b00      	cmp	r3, #0
 8014f1e:	d101      	bne.n	8014f24 <dir_next+0xcc>
 8014f20:	2307      	movs	r3, #7
 8014f22:	e05a      	b.n	8014fda <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8014f24:	697b      	ldr	r3, [r7, #20]
 8014f26:	2b01      	cmp	r3, #1
 8014f28:	d101      	bne.n	8014f2e <dir_next+0xd6>
 8014f2a:	2302      	movs	r3, #2
 8014f2c:	e055      	b.n	8014fda <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014f2e:	697b      	ldr	r3, [r7, #20]
 8014f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f34:	d101      	bne.n	8014f3a <dir_next+0xe2>
 8014f36:	2301      	movs	r3, #1
 8014f38:	e04f      	b.n	8014fda <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8014f3a:	68f8      	ldr	r0, [r7, #12]
 8014f3c:	f7ff fb50 	bl	80145e0 <sync_window>
 8014f40:	4603      	mov	r3, r0
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	d001      	beq.n	8014f4a <dir_next+0xf2>
 8014f46:	2301      	movs	r3, #1
 8014f48:	e047      	b.n	8014fda <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8014f4a:	68fb      	ldr	r3, [r7, #12]
 8014f4c:	3334      	adds	r3, #52	@ 0x34
 8014f4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014f52:	2100      	movs	r1, #0
 8014f54:	4618      	mov	r0, r3
 8014f56:	f7ff f979 	bl	801424c <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8014f5a:	2300      	movs	r3, #0
 8014f5c:	613b      	str	r3, [r7, #16]
 8014f5e:	6979      	ldr	r1, [r7, #20]
 8014f60:	68f8      	ldr	r0, [r7, #12]
 8014f62:	f7ff fc1d 	bl	80147a0 <clust2sect>
 8014f66:	4602      	mov	r2, r0
 8014f68:	68fb      	ldr	r3, [r7, #12]
 8014f6a:	631a      	str	r2, [r3, #48]	@ 0x30
 8014f6c:	e012      	b.n	8014f94 <dir_next+0x13c>
						fs->wflag = 1;
 8014f6e:	68fb      	ldr	r3, [r7, #12]
 8014f70:	2201      	movs	r2, #1
 8014f72:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8014f74:	68f8      	ldr	r0, [r7, #12]
 8014f76:	f7ff fb33 	bl	80145e0 <sync_window>
 8014f7a:	4603      	mov	r3, r0
 8014f7c:	2b00      	cmp	r3, #0
 8014f7e:	d001      	beq.n	8014f84 <dir_next+0x12c>
 8014f80:	2301      	movs	r3, #1
 8014f82:	e02a      	b.n	8014fda <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8014f84:	693b      	ldr	r3, [r7, #16]
 8014f86:	3301      	adds	r3, #1
 8014f88:	613b      	str	r3, [r7, #16]
 8014f8a:	68fb      	ldr	r3, [r7, #12]
 8014f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014f8e:	1c5a      	adds	r2, r3, #1
 8014f90:	68fb      	ldr	r3, [r7, #12]
 8014f92:	631a      	str	r2, [r3, #48]	@ 0x30
 8014f94:	68fb      	ldr	r3, [r7, #12]
 8014f96:	895b      	ldrh	r3, [r3, #10]
 8014f98:	461a      	mov	r2, r3
 8014f9a:	693b      	ldr	r3, [r7, #16]
 8014f9c:	4293      	cmp	r3, r2
 8014f9e:	d3e6      	bcc.n	8014f6e <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8014fa0:	68fb      	ldr	r3, [r7, #12]
 8014fa2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014fa4:	693b      	ldr	r3, [r7, #16]
 8014fa6:	1ad2      	subs	r2, r2, r3
 8014fa8:	68fb      	ldr	r3, [r7, #12]
 8014faa:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8014fac:	687b      	ldr	r3, [r7, #4]
 8014fae:	697a      	ldr	r2, [r7, #20]
 8014fb0:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8014fb2:	6979      	ldr	r1, [r7, #20]
 8014fb4:	68f8      	ldr	r0, [r7, #12]
 8014fb6:	f7ff fbf3 	bl	80147a0 <clust2sect>
 8014fba:	4602      	mov	r2, r0
 8014fbc:	687b      	ldr	r3, [r7, #4]
 8014fbe:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8014fc0:	687b      	ldr	r3, [r7, #4]
 8014fc2:	68ba      	ldr	r2, [r7, #8]
 8014fc4:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8014fc6:	68fb      	ldr	r3, [r7, #12]
 8014fc8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014fcc:	68bb      	ldr	r3, [r7, #8]
 8014fce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014fd2:	441a      	add	r2, r3
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8014fd8:	2300      	movs	r3, #0
}
 8014fda:	4618      	mov	r0, r3
 8014fdc:	3718      	adds	r7, #24
 8014fde:	46bd      	mov	sp, r7
 8014fe0:	bd80      	pop	{r7, pc}

08014fe2 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8014fe2:	b580      	push	{r7, lr}
 8014fe4:	b086      	sub	sp, #24
 8014fe6:	af00      	add	r7, sp, #0
 8014fe8:	6078      	str	r0, [r7, #4]
 8014fea:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8014fec:	687b      	ldr	r3, [r7, #4]
 8014fee:	681b      	ldr	r3, [r3, #0]
 8014ff0:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8014ff2:	2100      	movs	r1, #0
 8014ff4:	6878      	ldr	r0, [r7, #4]
 8014ff6:	f7ff feb4 	bl	8014d62 <dir_sdi>
 8014ffa:	4603      	mov	r3, r0
 8014ffc:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8014ffe:	7dfb      	ldrb	r3, [r7, #23]
 8015000:	2b00      	cmp	r3, #0
 8015002:	d12b      	bne.n	801505c <dir_alloc+0x7a>
		n = 0;
 8015004:	2300      	movs	r3, #0
 8015006:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	69db      	ldr	r3, [r3, #28]
 801500c:	4619      	mov	r1, r3
 801500e:	68f8      	ldr	r0, [r7, #12]
 8015010:	f7ff fb2a 	bl	8014668 <move_window>
 8015014:	4603      	mov	r3, r0
 8015016:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8015018:	7dfb      	ldrb	r3, [r7, #23]
 801501a:	2b00      	cmp	r3, #0
 801501c:	d11d      	bne.n	801505a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 801501e:	687b      	ldr	r3, [r7, #4]
 8015020:	6a1b      	ldr	r3, [r3, #32]
 8015022:	781b      	ldrb	r3, [r3, #0]
 8015024:	2be5      	cmp	r3, #229	@ 0xe5
 8015026:	d004      	beq.n	8015032 <dir_alloc+0x50>
 8015028:	687b      	ldr	r3, [r7, #4]
 801502a:	6a1b      	ldr	r3, [r3, #32]
 801502c:	781b      	ldrb	r3, [r3, #0]
 801502e:	2b00      	cmp	r3, #0
 8015030:	d107      	bne.n	8015042 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8015032:	693b      	ldr	r3, [r7, #16]
 8015034:	3301      	adds	r3, #1
 8015036:	613b      	str	r3, [r7, #16]
 8015038:	693a      	ldr	r2, [r7, #16]
 801503a:	683b      	ldr	r3, [r7, #0]
 801503c:	429a      	cmp	r2, r3
 801503e:	d102      	bne.n	8015046 <dir_alloc+0x64>
 8015040:	e00c      	b.n	801505c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8015042:	2300      	movs	r3, #0
 8015044:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8015046:	2101      	movs	r1, #1
 8015048:	6878      	ldr	r0, [r7, #4]
 801504a:	f7ff ff05 	bl	8014e58 <dir_next>
 801504e:	4603      	mov	r3, r0
 8015050:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8015052:	7dfb      	ldrb	r3, [r7, #23]
 8015054:	2b00      	cmp	r3, #0
 8015056:	d0d7      	beq.n	8015008 <dir_alloc+0x26>
 8015058:	e000      	b.n	801505c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 801505a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801505c:	7dfb      	ldrb	r3, [r7, #23]
 801505e:	2b04      	cmp	r3, #4
 8015060:	d101      	bne.n	8015066 <dir_alloc+0x84>
 8015062:	2307      	movs	r3, #7
 8015064:	75fb      	strb	r3, [r7, #23]
	return res;
 8015066:	7dfb      	ldrb	r3, [r7, #23]
}
 8015068:	4618      	mov	r0, r3
 801506a:	3718      	adds	r7, #24
 801506c:	46bd      	mov	sp, r7
 801506e:	bd80      	pop	{r7, pc}

08015070 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8015070:	b580      	push	{r7, lr}
 8015072:	b084      	sub	sp, #16
 8015074:	af00      	add	r7, sp, #0
 8015076:	6078      	str	r0, [r7, #4]
 8015078:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801507a:	683b      	ldr	r3, [r7, #0]
 801507c:	331a      	adds	r3, #26
 801507e:	4618      	mov	r0, r3
 8015080:	f7ff f840 	bl	8014104 <ld_word>
 8015084:	4603      	mov	r3, r0
 8015086:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8015088:	687b      	ldr	r3, [r7, #4]
 801508a:	781b      	ldrb	r3, [r3, #0]
 801508c:	2b03      	cmp	r3, #3
 801508e:	d109      	bne.n	80150a4 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8015090:	683b      	ldr	r3, [r7, #0]
 8015092:	3314      	adds	r3, #20
 8015094:	4618      	mov	r0, r3
 8015096:	f7ff f835 	bl	8014104 <ld_word>
 801509a:	4603      	mov	r3, r0
 801509c:	041b      	lsls	r3, r3, #16
 801509e:	68fa      	ldr	r2, [r7, #12]
 80150a0:	4313      	orrs	r3, r2
 80150a2:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80150a4:	68fb      	ldr	r3, [r7, #12]
}
 80150a6:	4618      	mov	r0, r3
 80150a8:	3710      	adds	r7, #16
 80150aa:	46bd      	mov	sp, r7
 80150ac:	bd80      	pop	{r7, pc}

080150ae <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80150ae:	b580      	push	{r7, lr}
 80150b0:	b084      	sub	sp, #16
 80150b2:	af00      	add	r7, sp, #0
 80150b4:	60f8      	str	r0, [r7, #12]
 80150b6:	60b9      	str	r1, [r7, #8]
 80150b8:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80150ba:	68bb      	ldr	r3, [r7, #8]
 80150bc:	331a      	adds	r3, #26
 80150be:	687a      	ldr	r2, [r7, #4]
 80150c0:	b292      	uxth	r2, r2
 80150c2:	4611      	mov	r1, r2
 80150c4:	4618      	mov	r0, r3
 80150c6:	f7ff f859 	bl	801417c <st_word>
	if (fs->fs_type == FS_FAT32) {
 80150ca:	68fb      	ldr	r3, [r7, #12]
 80150cc:	781b      	ldrb	r3, [r3, #0]
 80150ce:	2b03      	cmp	r3, #3
 80150d0:	d109      	bne.n	80150e6 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80150d2:	68bb      	ldr	r3, [r7, #8]
 80150d4:	f103 0214 	add.w	r2, r3, #20
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	0c1b      	lsrs	r3, r3, #16
 80150dc:	b29b      	uxth	r3, r3
 80150de:	4619      	mov	r1, r3
 80150e0:	4610      	mov	r0, r2
 80150e2:	f7ff f84b 	bl	801417c <st_word>
	}
}
 80150e6:	bf00      	nop
 80150e8:	3710      	adds	r7, #16
 80150ea:	46bd      	mov	sp, r7
 80150ec:	bd80      	pop	{r7, pc}
	...

080150f0 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80150f0:	b590      	push	{r4, r7, lr}
 80150f2:	b087      	sub	sp, #28
 80150f4:	af00      	add	r7, sp, #0
 80150f6:	6078      	str	r0, [r7, #4]
 80150f8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80150fa:	683b      	ldr	r3, [r7, #0]
 80150fc:	331a      	adds	r3, #26
 80150fe:	4618      	mov	r0, r3
 8015100:	f7ff f800 	bl	8014104 <ld_word>
 8015104:	4603      	mov	r3, r0
 8015106:	2b00      	cmp	r3, #0
 8015108:	d001      	beq.n	801510e <cmp_lfn+0x1e>
 801510a:	2300      	movs	r3, #0
 801510c:	e059      	b.n	80151c2 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 801510e:	683b      	ldr	r3, [r7, #0]
 8015110:	781b      	ldrb	r3, [r3, #0]
 8015112:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015116:	1e5a      	subs	r2, r3, #1
 8015118:	4613      	mov	r3, r2
 801511a:	005b      	lsls	r3, r3, #1
 801511c:	4413      	add	r3, r2
 801511e:	009b      	lsls	r3, r3, #2
 8015120:	4413      	add	r3, r2
 8015122:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8015124:	2301      	movs	r3, #1
 8015126:	81fb      	strh	r3, [r7, #14]
 8015128:	2300      	movs	r3, #0
 801512a:	613b      	str	r3, [r7, #16]
 801512c:	e033      	b.n	8015196 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 801512e:	4a27      	ldr	r2, [pc, #156]	@ (80151cc <cmp_lfn+0xdc>)
 8015130:	693b      	ldr	r3, [r7, #16]
 8015132:	4413      	add	r3, r2
 8015134:	781b      	ldrb	r3, [r3, #0]
 8015136:	461a      	mov	r2, r3
 8015138:	683b      	ldr	r3, [r7, #0]
 801513a:	4413      	add	r3, r2
 801513c:	4618      	mov	r0, r3
 801513e:	f7fe ffe1 	bl	8014104 <ld_word>
 8015142:	4603      	mov	r3, r0
 8015144:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8015146:	89fb      	ldrh	r3, [r7, #14]
 8015148:	2b00      	cmp	r3, #0
 801514a:	d01a      	beq.n	8015182 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 801514c:	697b      	ldr	r3, [r7, #20]
 801514e:	2bfe      	cmp	r3, #254	@ 0xfe
 8015150:	d812      	bhi.n	8015178 <cmp_lfn+0x88>
 8015152:	89bb      	ldrh	r3, [r7, #12]
 8015154:	4618      	mov	r0, r3
 8015156:	f001 ff13 	bl	8016f80 <ff_wtoupper>
 801515a:	4603      	mov	r3, r0
 801515c:	461c      	mov	r4, r3
 801515e:	697b      	ldr	r3, [r7, #20]
 8015160:	1c5a      	adds	r2, r3, #1
 8015162:	617a      	str	r2, [r7, #20]
 8015164:	005b      	lsls	r3, r3, #1
 8015166:	687a      	ldr	r2, [r7, #4]
 8015168:	4413      	add	r3, r2
 801516a:	881b      	ldrh	r3, [r3, #0]
 801516c:	4618      	mov	r0, r3
 801516e:	f001 ff07 	bl	8016f80 <ff_wtoupper>
 8015172:	4603      	mov	r3, r0
 8015174:	429c      	cmp	r4, r3
 8015176:	d001      	beq.n	801517c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8015178:	2300      	movs	r3, #0
 801517a:	e022      	b.n	80151c2 <cmp_lfn+0xd2>
			}
			wc = uc;
 801517c:	89bb      	ldrh	r3, [r7, #12]
 801517e:	81fb      	strh	r3, [r7, #14]
 8015180:	e006      	b.n	8015190 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8015182:	89bb      	ldrh	r3, [r7, #12]
 8015184:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015188:	4293      	cmp	r3, r2
 801518a:	d001      	beq.n	8015190 <cmp_lfn+0xa0>
 801518c:	2300      	movs	r3, #0
 801518e:	e018      	b.n	80151c2 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8015190:	693b      	ldr	r3, [r7, #16]
 8015192:	3301      	adds	r3, #1
 8015194:	613b      	str	r3, [r7, #16]
 8015196:	693b      	ldr	r3, [r7, #16]
 8015198:	2b0c      	cmp	r3, #12
 801519a:	d9c8      	bls.n	801512e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 801519c:	683b      	ldr	r3, [r7, #0]
 801519e:	781b      	ldrb	r3, [r3, #0]
 80151a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80151a4:	2b00      	cmp	r3, #0
 80151a6:	d00b      	beq.n	80151c0 <cmp_lfn+0xd0>
 80151a8:	89fb      	ldrh	r3, [r7, #14]
 80151aa:	2b00      	cmp	r3, #0
 80151ac:	d008      	beq.n	80151c0 <cmp_lfn+0xd0>
 80151ae:	697b      	ldr	r3, [r7, #20]
 80151b0:	005b      	lsls	r3, r3, #1
 80151b2:	687a      	ldr	r2, [r7, #4]
 80151b4:	4413      	add	r3, r2
 80151b6:	881b      	ldrh	r3, [r3, #0]
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	d001      	beq.n	80151c0 <cmp_lfn+0xd0>
 80151bc:	2300      	movs	r3, #0
 80151be:	e000      	b.n	80151c2 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80151c0:	2301      	movs	r3, #1
}
 80151c2:	4618      	mov	r0, r3
 80151c4:	371c      	adds	r7, #28
 80151c6:	46bd      	mov	sp, r7
 80151c8:	bd90      	pop	{r4, r7, pc}
 80151ca:	bf00      	nop
 80151cc:	0801c788 	.word	0x0801c788

080151d0 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80151d0:	b580      	push	{r7, lr}
 80151d2:	b088      	sub	sp, #32
 80151d4:	af00      	add	r7, sp, #0
 80151d6:	60f8      	str	r0, [r7, #12]
 80151d8:	60b9      	str	r1, [r7, #8]
 80151da:	4611      	mov	r1, r2
 80151dc:	461a      	mov	r2, r3
 80151de:	460b      	mov	r3, r1
 80151e0:	71fb      	strb	r3, [r7, #7]
 80151e2:	4613      	mov	r3, r2
 80151e4:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80151e6:	68bb      	ldr	r3, [r7, #8]
 80151e8:	330d      	adds	r3, #13
 80151ea:	79ba      	ldrb	r2, [r7, #6]
 80151ec:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80151ee:	68bb      	ldr	r3, [r7, #8]
 80151f0:	330b      	adds	r3, #11
 80151f2:	220f      	movs	r2, #15
 80151f4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80151f6:	68bb      	ldr	r3, [r7, #8]
 80151f8:	330c      	adds	r3, #12
 80151fa:	2200      	movs	r2, #0
 80151fc:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80151fe:	68bb      	ldr	r3, [r7, #8]
 8015200:	331a      	adds	r3, #26
 8015202:	2100      	movs	r1, #0
 8015204:	4618      	mov	r0, r3
 8015206:	f7fe ffb9 	bl	801417c <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 801520a:	79fb      	ldrb	r3, [r7, #7]
 801520c:	1e5a      	subs	r2, r3, #1
 801520e:	4613      	mov	r3, r2
 8015210:	005b      	lsls	r3, r3, #1
 8015212:	4413      	add	r3, r2
 8015214:	009b      	lsls	r3, r3, #2
 8015216:	4413      	add	r3, r2
 8015218:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 801521a:	2300      	movs	r3, #0
 801521c:	82fb      	strh	r3, [r7, #22]
 801521e:	2300      	movs	r3, #0
 8015220:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8015222:	8afb      	ldrh	r3, [r7, #22]
 8015224:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015228:	4293      	cmp	r3, r2
 801522a:	d007      	beq.n	801523c <put_lfn+0x6c>
 801522c:	69fb      	ldr	r3, [r7, #28]
 801522e:	1c5a      	adds	r2, r3, #1
 8015230:	61fa      	str	r2, [r7, #28]
 8015232:	005b      	lsls	r3, r3, #1
 8015234:	68fa      	ldr	r2, [r7, #12]
 8015236:	4413      	add	r3, r2
 8015238:	881b      	ldrh	r3, [r3, #0]
 801523a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 801523c:	4a17      	ldr	r2, [pc, #92]	@ (801529c <put_lfn+0xcc>)
 801523e:	69bb      	ldr	r3, [r7, #24]
 8015240:	4413      	add	r3, r2
 8015242:	781b      	ldrb	r3, [r3, #0]
 8015244:	461a      	mov	r2, r3
 8015246:	68bb      	ldr	r3, [r7, #8]
 8015248:	4413      	add	r3, r2
 801524a:	8afa      	ldrh	r2, [r7, #22]
 801524c:	4611      	mov	r1, r2
 801524e:	4618      	mov	r0, r3
 8015250:	f7fe ff94 	bl	801417c <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8015254:	8afb      	ldrh	r3, [r7, #22]
 8015256:	2b00      	cmp	r3, #0
 8015258:	d102      	bne.n	8015260 <put_lfn+0x90>
 801525a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801525e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8015260:	69bb      	ldr	r3, [r7, #24]
 8015262:	3301      	adds	r3, #1
 8015264:	61bb      	str	r3, [r7, #24]
 8015266:	69bb      	ldr	r3, [r7, #24]
 8015268:	2b0c      	cmp	r3, #12
 801526a:	d9da      	bls.n	8015222 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 801526c:	8afb      	ldrh	r3, [r7, #22]
 801526e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015272:	4293      	cmp	r3, r2
 8015274:	d006      	beq.n	8015284 <put_lfn+0xb4>
 8015276:	69fb      	ldr	r3, [r7, #28]
 8015278:	005b      	lsls	r3, r3, #1
 801527a:	68fa      	ldr	r2, [r7, #12]
 801527c:	4413      	add	r3, r2
 801527e:	881b      	ldrh	r3, [r3, #0]
 8015280:	2b00      	cmp	r3, #0
 8015282:	d103      	bne.n	801528c <put_lfn+0xbc>
 8015284:	79fb      	ldrb	r3, [r7, #7]
 8015286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801528a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 801528c:	68bb      	ldr	r3, [r7, #8]
 801528e:	79fa      	ldrb	r2, [r7, #7]
 8015290:	701a      	strb	r2, [r3, #0]
}
 8015292:	bf00      	nop
 8015294:	3720      	adds	r7, #32
 8015296:	46bd      	mov	sp, r7
 8015298:	bd80      	pop	{r7, pc}
 801529a:	bf00      	nop
 801529c:	0801c788 	.word	0x0801c788

080152a0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80152a0:	b580      	push	{r7, lr}
 80152a2:	b08c      	sub	sp, #48	@ 0x30
 80152a4:	af00      	add	r7, sp, #0
 80152a6:	60f8      	str	r0, [r7, #12]
 80152a8:	60b9      	str	r1, [r7, #8]
 80152aa:	607a      	str	r2, [r7, #4]
 80152ac:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80152ae:	220b      	movs	r2, #11
 80152b0:	68b9      	ldr	r1, [r7, #8]
 80152b2:	68f8      	ldr	r0, [r7, #12]
 80152b4:	f7fe ffa9 	bl	801420a <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80152b8:	683b      	ldr	r3, [r7, #0]
 80152ba:	2b05      	cmp	r3, #5
 80152bc:	d92b      	bls.n	8015316 <gen_numname+0x76>
		sr = seq;
 80152be:	683b      	ldr	r3, [r7, #0]
 80152c0:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80152c2:	e022      	b.n	801530a <gen_numname+0x6a>
			wc = *lfn++;
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	1c9a      	adds	r2, r3, #2
 80152c8:	607a      	str	r2, [r7, #4]
 80152ca:	881b      	ldrh	r3, [r3, #0]
 80152cc:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 80152ce:	2300      	movs	r3, #0
 80152d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80152d2:	e017      	b.n	8015304 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80152d4:	69fb      	ldr	r3, [r7, #28]
 80152d6:	005a      	lsls	r2, r3, #1
 80152d8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80152da:	f003 0301 	and.w	r3, r3, #1
 80152de:	4413      	add	r3, r2
 80152e0:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80152e2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80152e4:	085b      	lsrs	r3, r3, #1
 80152e6:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80152e8:	69fb      	ldr	r3, [r7, #28]
 80152ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	d005      	beq.n	80152fe <gen_numname+0x5e>
 80152f2:	69fb      	ldr	r3, [r7, #28]
 80152f4:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 80152f8:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 80152fc:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80152fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015300:	3301      	adds	r3, #1
 8015302:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015306:	2b0f      	cmp	r3, #15
 8015308:	d9e4      	bls.n	80152d4 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 801530a:	687b      	ldr	r3, [r7, #4]
 801530c:	881b      	ldrh	r3, [r3, #0]
 801530e:	2b00      	cmp	r3, #0
 8015310:	d1d8      	bne.n	80152c4 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8015312:	69fb      	ldr	r3, [r7, #28]
 8015314:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8015316:	2307      	movs	r3, #7
 8015318:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 801531a:	683b      	ldr	r3, [r7, #0]
 801531c:	b2db      	uxtb	r3, r3
 801531e:	f003 030f 	and.w	r3, r3, #15
 8015322:	b2db      	uxtb	r3, r3
 8015324:	3330      	adds	r3, #48	@ 0x30
 8015326:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 801532a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801532e:	2b39      	cmp	r3, #57	@ 0x39
 8015330:	d904      	bls.n	801533c <gen_numname+0x9c>
 8015332:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015336:	3307      	adds	r3, #7
 8015338:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 801533c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801533e:	1e5a      	subs	r2, r3, #1
 8015340:	62ba      	str	r2, [r7, #40]	@ 0x28
 8015342:	3330      	adds	r3, #48	@ 0x30
 8015344:	443b      	add	r3, r7
 8015346:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801534a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 801534e:	683b      	ldr	r3, [r7, #0]
 8015350:	091b      	lsrs	r3, r3, #4
 8015352:	603b      	str	r3, [r7, #0]
	} while (seq);
 8015354:	683b      	ldr	r3, [r7, #0]
 8015356:	2b00      	cmp	r3, #0
 8015358:	d1df      	bne.n	801531a <gen_numname+0x7a>
	ns[i] = '~';
 801535a:	f107 0214 	add.w	r2, r7, #20
 801535e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015360:	4413      	add	r3, r2
 8015362:	227e      	movs	r2, #126	@ 0x7e
 8015364:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8015366:	2300      	movs	r3, #0
 8015368:	627b      	str	r3, [r7, #36]	@ 0x24
 801536a:	e002      	b.n	8015372 <gen_numname+0xd2>
 801536c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801536e:	3301      	adds	r3, #1
 8015370:	627b      	str	r3, [r7, #36]	@ 0x24
 8015372:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015376:	429a      	cmp	r2, r3
 8015378:	d205      	bcs.n	8015386 <gen_numname+0xe6>
 801537a:	68fa      	ldr	r2, [r7, #12]
 801537c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801537e:	4413      	add	r3, r2
 8015380:	781b      	ldrb	r3, [r3, #0]
 8015382:	2b20      	cmp	r3, #32
 8015384:	d1f2      	bne.n	801536c <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8015386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015388:	2b07      	cmp	r3, #7
 801538a:	d807      	bhi.n	801539c <gen_numname+0xfc>
 801538c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801538e:	1c5a      	adds	r2, r3, #1
 8015390:	62ba      	str	r2, [r7, #40]	@ 0x28
 8015392:	3330      	adds	r3, #48	@ 0x30
 8015394:	443b      	add	r3, r7
 8015396:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 801539a:	e000      	b.n	801539e <gen_numname+0xfe>
 801539c:	2120      	movs	r1, #32
 801539e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80153a0:	1c5a      	adds	r2, r3, #1
 80153a2:	627a      	str	r2, [r7, #36]	@ 0x24
 80153a4:	68fa      	ldr	r2, [r7, #12]
 80153a6:	4413      	add	r3, r2
 80153a8:	460a      	mov	r2, r1
 80153aa:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80153ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80153ae:	2b07      	cmp	r3, #7
 80153b0:	d9e9      	bls.n	8015386 <gen_numname+0xe6>
}
 80153b2:	bf00      	nop
 80153b4:	bf00      	nop
 80153b6:	3730      	adds	r7, #48	@ 0x30
 80153b8:	46bd      	mov	sp, r7
 80153ba:	bd80      	pop	{r7, pc}

080153bc <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80153bc:	b480      	push	{r7}
 80153be:	b085      	sub	sp, #20
 80153c0:	af00      	add	r7, sp, #0
 80153c2:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80153c4:	2300      	movs	r3, #0
 80153c6:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80153c8:	230b      	movs	r3, #11
 80153ca:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80153cc:	7bfb      	ldrb	r3, [r7, #15]
 80153ce:	b2da      	uxtb	r2, r3
 80153d0:	0852      	lsrs	r2, r2, #1
 80153d2:	01db      	lsls	r3, r3, #7
 80153d4:	4313      	orrs	r3, r2
 80153d6:	b2da      	uxtb	r2, r3
 80153d8:	687b      	ldr	r3, [r7, #4]
 80153da:	1c59      	adds	r1, r3, #1
 80153dc:	6079      	str	r1, [r7, #4]
 80153de:	781b      	ldrb	r3, [r3, #0]
 80153e0:	4413      	add	r3, r2
 80153e2:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80153e4:	68bb      	ldr	r3, [r7, #8]
 80153e6:	3b01      	subs	r3, #1
 80153e8:	60bb      	str	r3, [r7, #8]
 80153ea:	68bb      	ldr	r3, [r7, #8]
 80153ec:	2b00      	cmp	r3, #0
 80153ee:	d1ed      	bne.n	80153cc <sum_sfn+0x10>
	return sum;
 80153f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80153f2:	4618      	mov	r0, r3
 80153f4:	3714      	adds	r7, #20
 80153f6:	46bd      	mov	sp, r7
 80153f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153fc:	4770      	bx	lr

080153fe <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80153fe:	b580      	push	{r7, lr}
 8015400:	b086      	sub	sp, #24
 8015402:	af00      	add	r7, sp, #0
 8015404:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	681b      	ldr	r3, [r3, #0]
 801540a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 801540c:	2100      	movs	r1, #0
 801540e:	6878      	ldr	r0, [r7, #4]
 8015410:	f7ff fca7 	bl	8014d62 <dir_sdi>
 8015414:	4603      	mov	r3, r0
 8015416:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8015418:	7dfb      	ldrb	r3, [r7, #23]
 801541a:	2b00      	cmp	r3, #0
 801541c:	d001      	beq.n	8015422 <dir_find+0x24>
 801541e:	7dfb      	ldrb	r3, [r7, #23]
 8015420:	e0a9      	b.n	8015576 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015422:	23ff      	movs	r3, #255	@ 0xff
 8015424:	753b      	strb	r3, [r7, #20]
 8015426:	7d3b      	ldrb	r3, [r7, #20]
 8015428:	757b      	strb	r3, [r7, #21]
 801542a:	687b      	ldr	r3, [r7, #4]
 801542c:	f04f 32ff 	mov.w	r2, #4294967295
 8015430:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8015432:	687b      	ldr	r3, [r7, #4]
 8015434:	69db      	ldr	r3, [r3, #28]
 8015436:	4619      	mov	r1, r3
 8015438:	6938      	ldr	r0, [r7, #16]
 801543a:	f7ff f915 	bl	8014668 <move_window>
 801543e:	4603      	mov	r3, r0
 8015440:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8015442:	7dfb      	ldrb	r3, [r7, #23]
 8015444:	2b00      	cmp	r3, #0
 8015446:	f040 8090 	bne.w	801556a <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	6a1b      	ldr	r3, [r3, #32]
 801544e:	781b      	ldrb	r3, [r3, #0]
 8015450:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8015452:	7dbb      	ldrb	r3, [r7, #22]
 8015454:	2b00      	cmp	r3, #0
 8015456:	d102      	bne.n	801545e <dir_find+0x60>
 8015458:	2304      	movs	r3, #4
 801545a:	75fb      	strb	r3, [r7, #23]
 801545c:	e08a      	b.n	8015574 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 801545e:	687b      	ldr	r3, [r7, #4]
 8015460:	6a1b      	ldr	r3, [r3, #32]
 8015462:	330b      	adds	r3, #11
 8015464:	781b      	ldrb	r3, [r3, #0]
 8015466:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801546a:	73fb      	strb	r3, [r7, #15]
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	7bfa      	ldrb	r2, [r7, #15]
 8015470:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8015472:	7dbb      	ldrb	r3, [r7, #22]
 8015474:	2be5      	cmp	r3, #229	@ 0xe5
 8015476:	d007      	beq.n	8015488 <dir_find+0x8a>
 8015478:	7bfb      	ldrb	r3, [r7, #15]
 801547a:	f003 0308 	and.w	r3, r3, #8
 801547e:	2b00      	cmp	r3, #0
 8015480:	d009      	beq.n	8015496 <dir_find+0x98>
 8015482:	7bfb      	ldrb	r3, [r7, #15]
 8015484:	2b0f      	cmp	r3, #15
 8015486:	d006      	beq.n	8015496 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015488:	23ff      	movs	r3, #255	@ 0xff
 801548a:	757b      	strb	r3, [r7, #21]
 801548c:	687b      	ldr	r3, [r7, #4]
 801548e:	f04f 32ff 	mov.w	r2, #4294967295
 8015492:	631a      	str	r2, [r3, #48]	@ 0x30
 8015494:	e05e      	b.n	8015554 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8015496:	7bfb      	ldrb	r3, [r7, #15]
 8015498:	2b0f      	cmp	r3, #15
 801549a:	d136      	bne.n	801550a <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 801549c:	687b      	ldr	r3, [r7, #4]
 801549e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80154a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80154a6:	2b00      	cmp	r3, #0
 80154a8:	d154      	bne.n	8015554 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80154aa:	7dbb      	ldrb	r3, [r7, #22]
 80154ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80154b0:	2b00      	cmp	r3, #0
 80154b2:	d00d      	beq.n	80154d0 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80154b4:	687b      	ldr	r3, [r7, #4]
 80154b6:	6a1b      	ldr	r3, [r3, #32]
 80154b8:	7b5b      	ldrb	r3, [r3, #13]
 80154ba:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80154bc:	7dbb      	ldrb	r3, [r7, #22]
 80154be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80154c2:	75bb      	strb	r3, [r7, #22]
 80154c4:	7dbb      	ldrb	r3, [r7, #22]
 80154c6:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80154c8:	687b      	ldr	r3, [r7, #4]
 80154ca:	695a      	ldr	r2, [r3, #20]
 80154cc:	687b      	ldr	r3, [r7, #4]
 80154ce:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80154d0:	7dba      	ldrb	r2, [r7, #22]
 80154d2:	7d7b      	ldrb	r3, [r7, #21]
 80154d4:	429a      	cmp	r2, r3
 80154d6:	d115      	bne.n	8015504 <dir_find+0x106>
 80154d8:	687b      	ldr	r3, [r7, #4]
 80154da:	6a1b      	ldr	r3, [r3, #32]
 80154dc:	330d      	adds	r3, #13
 80154de:	781b      	ldrb	r3, [r3, #0]
 80154e0:	7d3a      	ldrb	r2, [r7, #20]
 80154e2:	429a      	cmp	r2, r3
 80154e4:	d10e      	bne.n	8015504 <dir_find+0x106>
 80154e6:	693b      	ldr	r3, [r7, #16]
 80154e8:	68da      	ldr	r2, [r3, #12]
 80154ea:	687b      	ldr	r3, [r7, #4]
 80154ec:	6a1b      	ldr	r3, [r3, #32]
 80154ee:	4619      	mov	r1, r3
 80154f0:	4610      	mov	r0, r2
 80154f2:	f7ff fdfd 	bl	80150f0 <cmp_lfn>
 80154f6:	4603      	mov	r3, r0
 80154f8:	2b00      	cmp	r3, #0
 80154fa:	d003      	beq.n	8015504 <dir_find+0x106>
 80154fc:	7d7b      	ldrb	r3, [r7, #21]
 80154fe:	3b01      	subs	r3, #1
 8015500:	b2db      	uxtb	r3, r3
 8015502:	e000      	b.n	8015506 <dir_find+0x108>
 8015504:	23ff      	movs	r3, #255	@ 0xff
 8015506:	757b      	strb	r3, [r7, #21]
 8015508:	e024      	b.n	8015554 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 801550a:	7d7b      	ldrb	r3, [r7, #21]
 801550c:	2b00      	cmp	r3, #0
 801550e:	d109      	bne.n	8015524 <dir_find+0x126>
 8015510:	687b      	ldr	r3, [r7, #4]
 8015512:	6a1b      	ldr	r3, [r3, #32]
 8015514:	4618      	mov	r0, r3
 8015516:	f7ff ff51 	bl	80153bc <sum_sfn>
 801551a:	4603      	mov	r3, r0
 801551c:	461a      	mov	r2, r3
 801551e:	7d3b      	ldrb	r3, [r7, #20]
 8015520:	4293      	cmp	r3, r2
 8015522:	d024      	beq.n	801556e <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801552a:	f003 0301 	and.w	r3, r3, #1
 801552e:	2b00      	cmp	r3, #0
 8015530:	d10a      	bne.n	8015548 <dir_find+0x14a>
 8015532:	687b      	ldr	r3, [r7, #4]
 8015534:	6a18      	ldr	r0, [r3, #32]
 8015536:	687b      	ldr	r3, [r7, #4]
 8015538:	3324      	adds	r3, #36	@ 0x24
 801553a:	220b      	movs	r2, #11
 801553c:	4619      	mov	r1, r3
 801553e:	f7fe fea0 	bl	8014282 <mem_cmp>
 8015542:	4603      	mov	r3, r0
 8015544:	2b00      	cmp	r3, #0
 8015546:	d014      	beq.n	8015572 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015548:	23ff      	movs	r3, #255	@ 0xff
 801554a:	757b      	strb	r3, [r7, #21]
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	f04f 32ff 	mov.w	r2, #4294967295
 8015552:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8015554:	2100      	movs	r1, #0
 8015556:	6878      	ldr	r0, [r7, #4]
 8015558:	f7ff fc7e 	bl	8014e58 <dir_next>
 801555c:	4603      	mov	r3, r0
 801555e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8015560:	7dfb      	ldrb	r3, [r7, #23]
 8015562:	2b00      	cmp	r3, #0
 8015564:	f43f af65 	beq.w	8015432 <dir_find+0x34>
 8015568:	e004      	b.n	8015574 <dir_find+0x176>
		if (res != FR_OK) break;
 801556a:	bf00      	nop
 801556c:	e002      	b.n	8015574 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 801556e:	bf00      	nop
 8015570:	e000      	b.n	8015574 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8015572:	bf00      	nop

	return res;
 8015574:	7dfb      	ldrb	r3, [r7, #23]
}
 8015576:	4618      	mov	r0, r3
 8015578:	3718      	adds	r7, #24
 801557a:	46bd      	mov	sp, r7
 801557c:	bd80      	pop	{r7, pc}
	...

08015580 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8015580:	b580      	push	{r7, lr}
 8015582:	b08c      	sub	sp, #48	@ 0x30
 8015584:	af00      	add	r7, sp, #0
 8015586:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	681b      	ldr	r3, [r3, #0]
 801558c:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015594:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8015598:	2b00      	cmp	r3, #0
 801559a:	d001      	beq.n	80155a0 <dir_register+0x20>
 801559c:	2306      	movs	r3, #6
 801559e:	e0e0      	b.n	8015762 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80155a0:	2300      	movs	r3, #0
 80155a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80155a4:	e002      	b.n	80155ac <dir_register+0x2c>
 80155a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155a8:	3301      	adds	r3, #1
 80155aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80155ac:	69fb      	ldr	r3, [r7, #28]
 80155ae:	68da      	ldr	r2, [r3, #12]
 80155b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155b2:	005b      	lsls	r3, r3, #1
 80155b4:	4413      	add	r3, r2
 80155b6:	881b      	ldrh	r3, [r3, #0]
 80155b8:	2b00      	cmp	r3, #0
 80155ba:	d1f4      	bne.n	80155a6 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80155bc:	687b      	ldr	r3, [r7, #4]
 80155be:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 80155c2:	f107 030c 	add.w	r3, r7, #12
 80155c6:	220c      	movs	r2, #12
 80155c8:	4618      	mov	r0, r3
 80155ca:	f7fe fe1e 	bl	801420a <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80155ce:	7dfb      	ldrb	r3, [r7, #23]
 80155d0:	f003 0301 	and.w	r3, r3, #1
 80155d4:	2b00      	cmp	r3, #0
 80155d6:	d032      	beq.n	801563e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80155d8:	687b      	ldr	r3, [r7, #4]
 80155da:	2240      	movs	r2, #64	@ 0x40
 80155dc:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 80155e0:	2301      	movs	r3, #1
 80155e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80155e4:	e016      	b.n	8015614 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80155e6:	687b      	ldr	r3, [r7, #4]
 80155e8:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80155ec:	69fb      	ldr	r3, [r7, #28]
 80155ee:	68da      	ldr	r2, [r3, #12]
 80155f0:	f107 010c 	add.w	r1, r7, #12
 80155f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155f6:	f7ff fe53 	bl	80152a0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80155fa:	6878      	ldr	r0, [r7, #4]
 80155fc:	f7ff feff 	bl	80153fe <dir_find>
 8015600:	4603      	mov	r3, r0
 8015602:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8015606:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801560a:	2b00      	cmp	r3, #0
 801560c:	d106      	bne.n	801561c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 801560e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015610:	3301      	adds	r3, #1
 8015612:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015616:	2b63      	cmp	r3, #99	@ 0x63
 8015618:	d9e5      	bls.n	80155e6 <dir_register+0x66>
 801561a:	e000      	b.n	801561e <dir_register+0x9e>
			if (res != FR_OK) break;
 801561c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 801561e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015620:	2b64      	cmp	r3, #100	@ 0x64
 8015622:	d101      	bne.n	8015628 <dir_register+0xa8>
 8015624:	2307      	movs	r3, #7
 8015626:	e09c      	b.n	8015762 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8015628:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801562c:	2b04      	cmp	r3, #4
 801562e:	d002      	beq.n	8015636 <dir_register+0xb6>
 8015630:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015634:	e095      	b.n	8015762 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8015636:	7dfa      	ldrb	r2, [r7, #23]
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 801563e:	7dfb      	ldrb	r3, [r7, #23]
 8015640:	f003 0302 	and.w	r3, r3, #2
 8015644:	2b00      	cmp	r3, #0
 8015646:	d007      	beq.n	8015658 <dir_register+0xd8>
 8015648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801564a:	330c      	adds	r3, #12
 801564c:	4a47      	ldr	r2, [pc, #284]	@ (801576c <dir_register+0x1ec>)
 801564e:	fba2 2303 	umull	r2, r3, r2, r3
 8015652:	089b      	lsrs	r3, r3, #2
 8015654:	3301      	adds	r3, #1
 8015656:	e000      	b.n	801565a <dir_register+0xda>
 8015658:	2301      	movs	r3, #1
 801565a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 801565c:	6a39      	ldr	r1, [r7, #32]
 801565e:	6878      	ldr	r0, [r7, #4]
 8015660:	f7ff fcbf 	bl	8014fe2 <dir_alloc>
 8015664:	4603      	mov	r3, r0
 8015666:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 801566a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801566e:	2b00      	cmp	r3, #0
 8015670:	d148      	bne.n	8015704 <dir_register+0x184>
 8015672:	6a3b      	ldr	r3, [r7, #32]
 8015674:	3b01      	subs	r3, #1
 8015676:	623b      	str	r3, [r7, #32]
 8015678:	6a3b      	ldr	r3, [r7, #32]
 801567a:	2b00      	cmp	r3, #0
 801567c:	d042      	beq.n	8015704 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 801567e:	687b      	ldr	r3, [r7, #4]
 8015680:	695a      	ldr	r2, [r3, #20]
 8015682:	6a3b      	ldr	r3, [r7, #32]
 8015684:	015b      	lsls	r3, r3, #5
 8015686:	1ad3      	subs	r3, r2, r3
 8015688:	4619      	mov	r1, r3
 801568a:	6878      	ldr	r0, [r7, #4]
 801568c:	f7ff fb69 	bl	8014d62 <dir_sdi>
 8015690:	4603      	mov	r3, r0
 8015692:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8015696:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801569a:	2b00      	cmp	r3, #0
 801569c:	d132      	bne.n	8015704 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 801569e:	687b      	ldr	r3, [r7, #4]
 80156a0:	3324      	adds	r3, #36	@ 0x24
 80156a2:	4618      	mov	r0, r3
 80156a4:	f7ff fe8a 	bl	80153bc <sum_sfn>
 80156a8:	4603      	mov	r3, r0
 80156aa:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80156ac:	687b      	ldr	r3, [r7, #4]
 80156ae:	69db      	ldr	r3, [r3, #28]
 80156b0:	4619      	mov	r1, r3
 80156b2:	69f8      	ldr	r0, [r7, #28]
 80156b4:	f7fe ffd8 	bl	8014668 <move_window>
 80156b8:	4603      	mov	r3, r0
 80156ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 80156be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80156c2:	2b00      	cmp	r3, #0
 80156c4:	d11d      	bne.n	8015702 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80156c6:	69fb      	ldr	r3, [r7, #28]
 80156c8:	68d8      	ldr	r0, [r3, #12]
 80156ca:	687b      	ldr	r3, [r7, #4]
 80156cc:	6a19      	ldr	r1, [r3, #32]
 80156ce:	6a3b      	ldr	r3, [r7, #32]
 80156d0:	b2da      	uxtb	r2, r3
 80156d2:	7efb      	ldrb	r3, [r7, #27]
 80156d4:	f7ff fd7c 	bl	80151d0 <put_lfn>
				fs->wflag = 1;
 80156d8:	69fb      	ldr	r3, [r7, #28]
 80156da:	2201      	movs	r2, #1
 80156dc:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80156de:	2100      	movs	r1, #0
 80156e0:	6878      	ldr	r0, [r7, #4]
 80156e2:	f7ff fbb9 	bl	8014e58 <dir_next>
 80156e6:	4603      	mov	r3, r0
 80156e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 80156ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80156f0:	2b00      	cmp	r3, #0
 80156f2:	d107      	bne.n	8015704 <dir_register+0x184>
 80156f4:	6a3b      	ldr	r3, [r7, #32]
 80156f6:	3b01      	subs	r3, #1
 80156f8:	623b      	str	r3, [r7, #32]
 80156fa:	6a3b      	ldr	r3, [r7, #32]
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	d1d5      	bne.n	80156ac <dir_register+0x12c>
 8015700:	e000      	b.n	8015704 <dir_register+0x184>
				if (res != FR_OK) break;
 8015702:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8015704:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015708:	2b00      	cmp	r3, #0
 801570a:	d128      	bne.n	801575e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	69db      	ldr	r3, [r3, #28]
 8015710:	4619      	mov	r1, r3
 8015712:	69f8      	ldr	r0, [r7, #28]
 8015714:	f7fe ffa8 	bl	8014668 <move_window>
 8015718:	4603      	mov	r3, r0
 801571a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 801571e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015722:	2b00      	cmp	r3, #0
 8015724:	d11b      	bne.n	801575e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8015726:	687b      	ldr	r3, [r7, #4]
 8015728:	6a1b      	ldr	r3, [r3, #32]
 801572a:	2220      	movs	r2, #32
 801572c:	2100      	movs	r1, #0
 801572e:	4618      	mov	r0, r3
 8015730:	f7fe fd8c 	bl	801424c <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8015734:	687b      	ldr	r3, [r7, #4]
 8015736:	6a18      	ldr	r0, [r3, #32]
 8015738:	687b      	ldr	r3, [r7, #4]
 801573a:	3324      	adds	r3, #36	@ 0x24
 801573c:	220b      	movs	r2, #11
 801573e:	4619      	mov	r1, r3
 8015740:	f7fe fd63 	bl	801420a <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8015744:	687b      	ldr	r3, [r7, #4]
 8015746:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 801574a:	687b      	ldr	r3, [r7, #4]
 801574c:	6a1b      	ldr	r3, [r3, #32]
 801574e:	330c      	adds	r3, #12
 8015750:	f002 0218 	and.w	r2, r2, #24
 8015754:	b2d2      	uxtb	r2, r2
 8015756:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8015758:	69fb      	ldr	r3, [r7, #28]
 801575a:	2201      	movs	r2, #1
 801575c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801575e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8015762:	4618      	mov	r0, r3
 8015764:	3730      	adds	r7, #48	@ 0x30
 8015766:	46bd      	mov	sp, r7
 8015768:	bd80      	pop	{r7, pc}
 801576a:	bf00      	nop
 801576c:	4ec4ec4f 	.word	0x4ec4ec4f

08015770 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8015770:	b580      	push	{r7, lr}
 8015772:	b08a      	sub	sp, #40	@ 0x28
 8015774:	af00      	add	r7, sp, #0
 8015776:	6078      	str	r0, [r7, #4]
 8015778:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 801577a:	683b      	ldr	r3, [r7, #0]
 801577c:	681b      	ldr	r3, [r3, #0]
 801577e:	613b      	str	r3, [r7, #16]
 8015780:	687b      	ldr	r3, [r7, #4]
 8015782:	681b      	ldr	r3, [r3, #0]
 8015784:	68db      	ldr	r3, [r3, #12]
 8015786:	60fb      	str	r3, [r7, #12]
 8015788:	2300      	movs	r3, #0
 801578a:	617b      	str	r3, [r7, #20]
 801578c:	697b      	ldr	r3, [r7, #20]
 801578e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8015790:	69bb      	ldr	r3, [r7, #24]
 8015792:	1c5a      	adds	r2, r3, #1
 8015794:	61ba      	str	r2, [r7, #24]
 8015796:	693a      	ldr	r2, [r7, #16]
 8015798:	4413      	add	r3, r2
 801579a:	781b      	ldrb	r3, [r3, #0]
 801579c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 801579e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157a0:	2b1f      	cmp	r3, #31
 80157a2:	d940      	bls.n	8015826 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80157a4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157a6:	2b2f      	cmp	r3, #47	@ 0x2f
 80157a8:	d006      	beq.n	80157b8 <create_name+0x48>
 80157aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157ac:	2b5c      	cmp	r3, #92	@ 0x5c
 80157ae:	d110      	bne.n	80157d2 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80157b0:	e002      	b.n	80157b8 <create_name+0x48>
 80157b2:	69bb      	ldr	r3, [r7, #24]
 80157b4:	3301      	adds	r3, #1
 80157b6:	61bb      	str	r3, [r7, #24]
 80157b8:	693a      	ldr	r2, [r7, #16]
 80157ba:	69bb      	ldr	r3, [r7, #24]
 80157bc:	4413      	add	r3, r2
 80157be:	781b      	ldrb	r3, [r3, #0]
 80157c0:	2b2f      	cmp	r3, #47	@ 0x2f
 80157c2:	d0f6      	beq.n	80157b2 <create_name+0x42>
 80157c4:	693a      	ldr	r2, [r7, #16]
 80157c6:	69bb      	ldr	r3, [r7, #24]
 80157c8:	4413      	add	r3, r2
 80157ca:	781b      	ldrb	r3, [r3, #0]
 80157cc:	2b5c      	cmp	r3, #92	@ 0x5c
 80157ce:	d0f0      	beq.n	80157b2 <create_name+0x42>
			break;
 80157d0:	e02a      	b.n	8015828 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80157d2:	697b      	ldr	r3, [r7, #20]
 80157d4:	2bfe      	cmp	r3, #254	@ 0xfe
 80157d6:	d901      	bls.n	80157dc <create_name+0x6c>
 80157d8:	2306      	movs	r3, #6
 80157da:	e17d      	b.n	8015ad8 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80157dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157de:	b2db      	uxtb	r3, r3
 80157e0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80157e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157e4:	2101      	movs	r1, #1
 80157e6:	4618      	mov	r0, r3
 80157e8:	f001 fb8e 	bl	8016f08 <ff_convert>
 80157ec:	4603      	mov	r3, r0
 80157ee:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80157f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157f2:	2b00      	cmp	r3, #0
 80157f4:	d101      	bne.n	80157fa <create_name+0x8a>
 80157f6:	2306      	movs	r3, #6
 80157f8:	e16e      	b.n	8015ad8 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80157fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80157fe:	d809      	bhi.n	8015814 <create_name+0xa4>
 8015800:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015802:	4619      	mov	r1, r3
 8015804:	488d      	ldr	r0, [pc, #564]	@ (8015a3c <create_name+0x2cc>)
 8015806:	f7fe fd63 	bl	80142d0 <chk_chr>
 801580a:	4603      	mov	r3, r0
 801580c:	2b00      	cmp	r3, #0
 801580e:	d001      	beq.n	8015814 <create_name+0xa4>
 8015810:	2306      	movs	r3, #6
 8015812:	e161      	b.n	8015ad8 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8015814:	697b      	ldr	r3, [r7, #20]
 8015816:	1c5a      	adds	r2, r3, #1
 8015818:	617a      	str	r2, [r7, #20]
 801581a:	005b      	lsls	r3, r3, #1
 801581c:	68fa      	ldr	r2, [r7, #12]
 801581e:	4413      	add	r3, r2
 8015820:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015822:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8015824:	e7b4      	b.n	8015790 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8015826:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8015828:	693a      	ldr	r2, [r7, #16]
 801582a:	69bb      	ldr	r3, [r7, #24]
 801582c:	441a      	add	r2, r3
 801582e:	683b      	ldr	r3, [r7, #0]
 8015830:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8015832:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015834:	2b1f      	cmp	r3, #31
 8015836:	d801      	bhi.n	801583c <create_name+0xcc>
 8015838:	2304      	movs	r3, #4
 801583a:	e000      	b.n	801583e <create_name+0xce>
 801583c:	2300      	movs	r3, #0
 801583e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8015842:	e011      	b.n	8015868 <create_name+0xf8>
		w = lfn[di - 1];
 8015844:	697b      	ldr	r3, [r7, #20]
 8015846:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801584a:	3b01      	subs	r3, #1
 801584c:	005b      	lsls	r3, r3, #1
 801584e:	68fa      	ldr	r2, [r7, #12]
 8015850:	4413      	add	r3, r2
 8015852:	881b      	ldrh	r3, [r3, #0]
 8015854:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8015856:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015858:	2b20      	cmp	r3, #32
 801585a:	d002      	beq.n	8015862 <create_name+0xf2>
 801585c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801585e:	2b2e      	cmp	r3, #46	@ 0x2e
 8015860:	d106      	bne.n	8015870 <create_name+0x100>
		di--;
 8015862:	697b      	ldr	r3, [r7, #20]
 8015864:	3b01      	subs	r3, #1
 8015866:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8015868:	697b      	ldr	r3, [r7, #20]
 801586a:	2b00      	cmp	r3, #0
 801586c:	d1ea      	bne.n	8015844 <create_name+0xd4>
 801586e:	e000      	b.n	8015872 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8015870:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8015872:	697b      	ldr	r3, [r7, #20]
 8015874:	005b      	lsls	r3, r3, #1
 8015876:	68fa      	ldr	r2, [r7, #12]
 8015878:	4413      	add	r3, r2
 801587a:	2200      	movs	r2, #0
 801587c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 801587e:	697b      	ldr	r3, [r7, #20]
 8015880:	2b00      	cmp	r3, #0
 8015882:	d101      	bne.n	8015888 <create_name+0x118>
 8015884:	2306      	movs	r3, #6
 8015886:	e127      	b.n	8015ad8 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8015888:	687b      	ldr	r3, [r7, #4]
 801588a:	3324      	adds	r3, #36	@ 0x24
 801588c:	220b      	movs	r2, #11
 801588e:	2120      	movs	r1, #32
 8015890:	4618      	mov	r0, r3
 8015892:	f7fe fcdb 	bl	801424c <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8015896:	2300      	movs	r3, #0
 8015898:	61bb      	str	r3, [r7, #24]
 801589a:	e002      	b.n	80158a2 <create_name+0x132>
 801589c:	69bb      	ldr	r3, [r7, #24]
 801589e:	3301      	adds	r3, #1
 80158a0:	61bb      	str	r3, [r7, #24]
 80158a2:	69bb      	ldr	r3, [r7, #24]
 80158a4:	005b      	lsls	r3, r3, #1
 80158a6:	68fa      	ldr	r2, [r7, #12]
 80158a8:	4413      	add	r3, r2
 80158aa:	881b      	ldrh	r3, [r3, #0]
 80158ac:	2b20      	cmp	r3, #32
 80158ae:	d0f5      	beq.n	801589c <create_name+0x12c>
 80158b0:	69bb      	ldr	r3, [r7, #24]
 80158b2:	005b      	lsls	r3, r3, #1
 80158b4:	68fa      	ldr	r2, [r7, #12]
 80158b6:	4413      	add	r3, r2
 80158b8:	881b      	ldrh	r3, [r3, #0]
 80158ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80158bc:	d0ee      	beq.n	801589c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80158be:	69bb      	ldr	r3, [r7, #24]
 80158c0:	2b00      	cmp	r3, #0
 80158c2:	d009      	beq.n	80158d8 <create_name+0x168>
 80158c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80158c8:	f043 0303 	orr.w	r3, r3, #3
 80158cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80158d0:	e002      	b.n	80158d8 <create_name+0x168>
 80158d2:	697b      	ldr	r3, [r7, #20]
 80158d4:	3b01      	subs	r3, #1
 80158d6:	617b      	str	r3, [r7, #20]
 80158d8:	697b      	ldr	r3, [r7, #20]
 80158da:	2b00      	cmp	r3, #0
 80158dc:	d009      	beq.n	80158f2 <create_name+0x182>
 80158de:	697b      	ldr	r3, [r7, #20]
 80158e0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80158e4:	3b01      	subs	r3, #1
 80158e6:	005b      	lsls	r3, r3, #1
 80158e8:	68fa      	ldr	r2, [r7, #12]
 80158ea:	4413      	add	r3, r2
 80158ec:	881b      	ldrh	r3, [r3, #0]
 80158ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80158f0:	d1ef      	bne.n	80158d2 <create_name+0x162>

	i = b = 0; ni = 8;
 80158f2:	2300      	movs	r3, #0
 80158f4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80158f8:	2300      	movs	r3, #0
 80158fa:	623b      	str	r3, [r7, #32]
 80158fc:	2308      	movs	r3, #8
 80158fe:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8015900:	69bb      	ldr	r3, [r7, #24]
 8015902:	1c5a      	adds	r2, r3, #1
 8015904:	61ba      	str	r2, [r7, #24]
 8015906:	005b      	lsls	r3, r3, #1
 8015908:	68fa      	ldr	r2, [r7, #12]
 801590a:	4413      	add	r3, r2
 801590c:	881b      	ldrh	r3, [r3, #0]
 801590e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8015910:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015912:	2b00      	cmp	r3, #0
 8015914:	f000 8090 	beq.w	8015a38 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8015918:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801591a:	2b20      	cmp	r3, #32
 801591c:	d006      	beq.n	801592c <create_name+0x1bc>
 801591e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015920:	2b2e      	cmp	r3, #46	@ 0x2e
 8015922:	d10a      	bne.n	801593a <create_name+0x1ca>
 8015924:	69ba      	ldr	r2, [r7, #24]
 8015926:	697b      	ldr	r3, [r7, #20]
 8015928:	429a      	cmp	r2, r3
 801592a:	d006      	beq.n	801593a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 801592c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015930:	f043 0303 	orr.w	r3, r3, #3
 8015934:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015938:	e07d      	b.n	8015a36 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 801593a:	6a3a      	ldr	r2, [r7, #32]
 801593c:	69fb      	ldr	r3, [r7, #28]
 801593e:	429a      	cmp	r2, r3
 8015940:	d203      	bcs.n	801594a <create_name+0x1da>
 8015942:	69ba      	ldr	r2, [r7, #24]
 8015944:	697b      	ldr	r3, [r7, #20]
 8015946:	429a      	cmp	r2, r3
 8015948:	d123      	bne.n	8015992 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 801594a:	69fb      	ldr	r3, [r7, #28]
 801594c:	2b0b      	cmp	r3, #11
 801594e:	d106      	bne.n	801595e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8015950:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015954:	f043 0303 	orr.w	r3, r3, #3
 8015958:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801595c:	e075      	b.n	8015a4a <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 801595e:	69ba      	ldr	r2, [r7, #24]
 8015960:	697b      	ldr	r3, [r7, #20]
 8015962:	429a      	cmp	r2, r3
 8015964:	d005      	beq.n	8015972 <create_name+0x202>
 8015966:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801596a:	f043 0303 	orr.w	r3, r3, #3
 801596e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8015972:	69ba      	ldr	r2, [r7, #24]
 8015974:	697b      	ldr	r3, [r7, #20]
 8015976:	429a      	cmp	r2, r3
 8015978:	d866      	bhi.n	8015a48 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 801597a:	697b      	ldr	r3, [r7, #20]
 801597c:	61bb      	str	r3, [r7, #24]
 801597e:	2308      	movs	r3, #8
 8015980:	623b      	str	r3, [r7, #32]
 8015982:	230b      	movs	r3, #11
 8015984:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8015986:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801598a:	009b      	lsls	r3, r3, #2
 801598c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015990:	e051      	b.n	8015a36 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8015992:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015994:	2b7f      	cmp	r3, #127	@ 0x7f
 8015996:	d914      	bls.n	80159c2 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8015998:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801599a:	2100      	movs	r1, #0
 801599c:	4618      	mov	r0, r3
 801599e:	f001 fab3 	bl	8016f08 <ff_convert>
 80159a2:	4603      	mov	r3, r0
 80159a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80159a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159a8:	2b00      	cmp	r3, #0
 80159aa:	d004      	beq.n	80159b6 <create_name+0x246>
 80159ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159ae:	3b80      	subs	r3, #128	@ 0x80
 80159b0:	4a23      	ldr	r2, [pc, #140]	@ (8015a40 <create_name+0x2d0>)
 80159b2:	5cd3      	ldrb	r3, [r2, r3]
 80159b4:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80159b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80159ba:	f043 0302 	orr.w	r3, r3, #2
 80159be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80159c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159c4:	2b00      	cmp	r3, #0
 80159c6:	d007      	beq.n	80159d8 <create_name+0x268>
 80159c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159ca:	4619      	mov	r1, r3
 80159cc:	481d      	ldr	r0, [pc, #116]	@ (8015a44 <create_name+0x2d4>)
 80159ce:	f7fe fc7f 	bl	80142d0 <chk_chr>
 80159d2:	4603      	mov	r3, r0
 80159d4:	2b00      	cmp	r3, #0
 80159d6:	d008      	beq.n	80159ea <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80159d8:	235f      	movs	r3, #95	@ 0x5f
 80159da:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80159dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80159e0:	f043 0303 	orr.w	r3, r3, #3
 80159e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80159e8:	e01b      	b.n	8015a22 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80159ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159ec:	2b40      	cmp	r3, #64	@ 0x40
 80159ee:	d909      	bls.n	8015a04 <create_name+0x294>
 80159f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159f2:	2b5a      	cmp	r3, #90	@ 0x5a
 80159f4:	d806      	bhi.n	8015a04 <create_name+0x294>
					b |= 2;
 80159f6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80159fa:	f043 0302 	orr.w	r3, r3, #2
 80159fe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015a02:	e00e      	b.n	8015a22 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8015a04:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015a06:	2b60      	cmp	r3, #96	@ 0x60
 8015a08:	d90b      	bls.n	8015a22 <create_name+0x2b2>
 8015a0a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015a0c:	2b7a      	cmp	r3, #122	@ 0x7a
 8015a0e:	d808      	bhi.n	8015a22 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8015a10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015a14:	f043 0301 	orr.w	r3, r3, #1
 8015a18:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015a1c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015a1e:	3b20      	subs	r3, #32
 8015a20:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8015a22:	6a3b      	ldr	r3, [r7, #32]
 8015a24:	1c5a      	adds	r2, r3, #1
 8015a26:	623a      	str	r2, [r7, #32]
 8015a28:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015a2a:	b2d1      	uxtb	r1, r2
 8015a2c:	687a      	ldr	r2, [r7, #4]
 8015a2e:	4413      	add	r3, r2
 8015a30:	460a      	mov	r2, r1
 8015a32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8015a36:	e763      	b.n	8015900 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8015a38:	bf00      	nop
 8015a3a:	e006      	b.n	8015a4a <create_name+0x2da>
 8015a3c:	0801ab5c 	.word	0x0801ab5c
 8015a40:	0801c708 	.word	0x0801c708
 8015a44:	0801ab68 	.word	0x0801ab68
			if (si > di) break;			/* No extension */
 8015a48:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8015a4a:	687b      	ldr	r3, [r7, #4]
 8015a4c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8015a50:	2be5      	cmp	r3, #229	@ 0xe5
 8015a52:	d103      	bne.n	8015a5c <create_name+0x2ec>
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	2205      	movs	r2, #5
 8015a58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8015a5c:	69fb      	ldr	r3, [r7, #28]
 8015a5e:	2b08      	cmp	r3, #8
 8015a60:	d104      	bne.n	8015a6c <create_name+0x2fc>
 8015a62:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015a66:	009b      	lsls	r3, r3, #2
 8015a68:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8015a6c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015a70:	f003 030c 	and.w	r3, r3, #12
 8015a74:	2b0c      	cmp	r3, #12
 8015a76:	d005      	beq.n	8015a84 <create_name+0x314>
 8015a78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015a7c:	f003 0303 	and.w	r3, r3, #3
 8015a80:	2b03      	cmp	r3, #3
 8015a82:	d105      	bne.n	8015a90 <create_name+0x320>
 8015a84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a88:	f043 0302 	orr.w	r3, r3, #2
 8015a8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8015a90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a94:	f003 0302 	and.w	r3, r3, #2
 8015a98:	2b00      	cmp	r3, #0
 8015a9a:	d117      	bne.n	8015acc <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8015a9c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015aa0:	f003 0303 	and.w	r3, r3, #3
 8015aa4:	2b01      	cmp	r3, #1
 8015aa6:	d105      	bne.n	8015ab4 <create_name+0x344>
 8015aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015aac:	f043 0310 	orr.w	r3, r3, #16
 8015ab0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8015ab4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015ab8:	f003 030c 	and.w	r3, r3, #12
 8015abc:	2b04      	cmp	r3, #4
 8015abe:	d105      	bne.n	8015acc <create_name+0x35c>
 8015ac0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015ac4:	f043 0308 	orr.w	r3, r3, #8
 8015ac8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8015acc:	687b      	ldr	r3, [r7, #4]
 8015ace:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8015ad2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8015ad6:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8015ad8:	4618      	mov	r0, r3
 8015ada:	3728      	adds	r7, #40	@ 0x28
 8015adc:	46bd      	mov	sp, r7
 8015ade:	bd80      	pop	{r7, pc}

08015ae0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8015ae0:	b580      	push	{r7, lr}
 8015ae2:	b086      	sub	sp, #24
 8015ae4:	af00      	add	r7, sp, #0
 8015ae6:	6078      	str	r0, [r7, #4]
 8015ae8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8015aea:	687b      	ldr	r3, [r7, #4]
 8015aec:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8015aee:	693b      	ldr	r3, [r7, #16]
 8015af0:	681b      	ldr	r3, [r3, #0]
 8015af2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8015af4:	e002      	b.n	8015afc <follow_path+0x1c>
 8015af6:	683b      	ldr	r3, [r7, #0]
 8015af8:	3301      	adds	r3, #1
 8015afa:	603b      	str	r3, [r7, #0]
 8015afc:	683b      	ldr	r3, [r7, #0]
 8015afe:	781b      	ldrb	r3, [r3, #0]
 8015b00:	2b2f      	cmp	r3, #47	@ 0x2f
 8015b02:	d0f8      	beq.n	8015af6 <follow_path+0x16>
 8015b04:	683b      	ldr	r3, [r7, #0]
 8015b06:	781b      	ldrb	r3, [r3, #0]
 8015b08:	2b5c      	cmp	r3, #92	@ 0x5c
 8015b0a:	d0f4      	beq.n	8015af6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8015b0c:	693b      	ldr	r3, [r7, #16]
 8015b0e:	2200      	movs	r2, #0
 8015b10:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8015b12:	683b      	ldr	r3, [r7, #0]
 8015b14:	781b      	ldrb	r3, [r3, #0]
 8015b16:	2b1f      	cmp	r3, #31
 8015b18:	d80a      	bhi.n	8015b30 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8015b1a:	687b      	ldr	r3, [r7, #4]
 8015b1c:	2280      	movs	r2, #128	@ 0x80
 8015b1e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8015b22:	2100      	movs	r1, #0
 8015b24:	6878      	ldr	r0, [r7, #4]
 8015b26:	f7ff f91c 	bl	8014d62 <dir_sdi>
 8015b2a:	4603      	mov	r3, r0
 8015b2c:	75fb      	strb	r3, [r7, #23]
 8015b2e:	e043      	b.n	8015bb8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015b30:	463b      	mov	r3, r7
 8015b32:	4619      	mov	r1, r3
 8015b34:	6878      	ldr	r0, [r7, #4]
 8015b36:	f7ff fe1b 	bl	8015770 <create_name>
 8015b3a:	4603      	mov	r3, r0
 8015b3c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8015b3e:	7dfb      	ldrb	r3, [r7, #23]
 8015b40:	2b00      	cmp	r3, #0
 8015b42:	d134      	bne.n	8015bae <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8015b44:	6878      	ldr	r0, [r7, #4]
 8015b46:	f7ff fc5a 	bl	80153fe <dir_find>
 8015b4a:	4603      	mov	r3, r0
 8015b4c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8015b4e:	687b      	ldr	r3, [r7, #4]
 8015b50:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015b54:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8015b56:	7dfb      	ldrb	r3, [r7, #23]
 8015b58:	2b00      	cmp	r3, #0
 8015b5a:	d00a      	beq.n	8015b72 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8015b5c:	7dfb      	ldrb	r3, [r7, #23]
 8015b5e:	2b04      	cmp	r3, #4
 8015b60:	d127      	bne.n	8015bb2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8015b62:	7afb      	ldrb	r3, [r7, #11]
 8015b64:	f003 0304 	and.w	r3, r3, #4
 8015b68:	2b00      	cmp	r3, #0
 8015b6a:	d122      	bne.n	8015bb2 <follow_path+0xd2>
 8015b6c:	2305      	movs	r3, #5
 8015b6e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8015b70:	e01f      	b.n	8015bb2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8015b72:	7afb      	ldrb	r3, [r7, #11]
 8015b74:	f003 0304 	and.w	r3, r3, #4
 8015b78:	2b00      	cmp	r3, #0
 8015b7a:	d11c      	bne.n	8015bb6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8015b7c:	693b      	ldr	r3, [r7, #16]
 8015b7e:	799b      	ldrb	r3, [r3, #6]
 8015b80:	f003 0310 	and.w	r3, r3, #16
 8015b84:	2b00      	cmp	r3, #0
 8015b86:	d102      	bne.n	8015b8e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8015b88:	2305      	movs	r3, #5
 8015b8a:	75fb      	strb	r3, [r7, #23]
 8015b8c:	e014      	b.n	8015bb8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8015b8e:	68fb      	ldr	r3, [r7, #12]
 8015b90:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015b94:	687b      	ldr	r3, [r7, #4]
 8015b96:	695b      	ldr	r3, [r3, #20]
 8015b98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015b9c:	4413      	add	r3, r2
 8015b9e:	4619      	mov	r1, r3
 8015ba0:	68f8      	ldr	r0, [r7, #12]
 8015ba2:	f7ff fa65 	bl	8015070 <ld_clust>
 8015ba6:	4602      	mov	r2, r0
 8015ba8:	693b      	ldr	r3, [r7, #16]
 8015baa:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015bac:	e7c0      	b.n	8015b30 <follow_path+0x50>
			if (res != FR_OK) break;
 8015bae:	bf00      	nop
 8015bb0:	e002      	b.n	8015bb8 <follow_path+0xd8>
				break;
 8015bb2:	bf00      	nop
 8015bb4:	e000      	b.n	8015bb8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8015bb6:	bf00      	nop
			}
		}
	}

	return res;
 8015bb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8015bba:	4618      	mov	r0, r3
 8015bbc:	3718      	adds	r7, #24
 8015bbe:	46bd      	mov	sp, r7
 8015bc0:	bd80      	pop	{r7, pc}

08015bc2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8015bc2:	b480      	push	{r7}
 8015bc4:	b087      	sub	sp, #28
 8015bc6:	af00      	add	r7, sp, #0
 8015bc8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8015bca:	f04f 33ff 	mov.w	r3, #4294967295
 8015bce:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8015bd0:	687b      	ldr	r3, [r7, #4]
 8015bd2:	681b      	ldr	r3, [r3, #0]
 8015bd4:	2b00      	cmp	r3, #0
 8015bd6:	d031      	beq.n	8015c3c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8015bd8:	687b      	ldr	r3, [r7, #4]
 8015bda:	681b      	ldr	r3, [r3, #0]
 8015bdc:	617b      	str	r3, [r7, #20]
 8015bde:	e002      	b.n	8015be6 <get_ldnumber+0x24>
 8015be0:	697b      	ldr	r3, [r7, #20]
 8015be2:	3301      	adds	r3, #1
 8015be4:	617b      	str	r3, [r7, #20]
 8015be6:	697b      	ldr	r3, [r7, #20]
 8015be8:	781b      	ldrb	r3, [r3, #0]
 8015bea:	2b1f      	cmp	r3, #31
 8015bec:	d903      	bls.n	8015bf6 <get_ldnumber+0x34>
 8015bee:	697b      	ldr	r3, [r7, #20]
 8015bf0:	781b      	ldrb	r3, [r3, #0]
 8015bf2:	2b3a      	cmp	r3, #58	@ 0x3a
 8015bf4:	d1f4      	bne.n	8015be0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8015bf6:	697b      	ldr	r3, [r7, #20]
 8015bf8:	781b      	ldrb	r3, [r3, #0]
 8015bfa:	2b3a      	cmp	r3, #58	@ 0x3a
 8015bfc:	d11c      	bne.n	8015c38 <get_ldnumber+0x76>
			tp = *path;
 8015bfe:	687b      	ldr	r3, [r7, #4]
 8015c00:	681b      	ldr	r3, [r3, #0]
 8015c02:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8015c04:	68fb      	ldr	r3, [r7, #12]
 8015c06:	1c5a      	adds	r2, r3, #1
 8015c08:	60fa      	str	r2, [r7, #12]
 8015c0a:	781b      	ldrb	r3, [r3, #0]
 8015c0c:	3b30      	subs	r3, #48	@ 0x30
 8015c0e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8015c10:	68bb      	ldr	r3, [r7, #8]
 8015c12:	2b09      	cmp	r3, #9
 8015c14:	d80e      	bhi.n	8015c34 <get_ldnumber+0x72>
 8015c16:	68fa      	ldr	r2, [r7, #12]
 8015c18:	697b      	ldr	r3, [r7, #20]
 8015c1a:	429a      	cmp	r2, r3
 8015c1c:	d10a      	bne.n	8015c34 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8015c1e:	68bb      	ldr	r3, [r7, #8]
 8015c20:	2b00      	cmp	r3, #0
 8015c22:	d107      	bne.n	8015c34 <get_ldnumber+0x72>
					vol = (int)i;
 8015c24:	68bb      	ldr	r3, [r7, #8]
 8015c26:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8015c28:	697b      	ldr	r3, [r7, #20]
 8015c2a:	3301      	adds	r3, #1
 8015c2c:	617b      	str	r3, [r7, #20]
 8015c2e:	687b      	ldr	r3, [r7, #4]
 8015c30:	697a      	ldr	r2, [r7, #20]
 8015c32:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8015c34:	693b      	ldr	r3, [r7, #16]
 8015c36:	e002      	b.n	8015c3e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8015c38:	2300      	movs	r3, #0
 8015c3a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8015c3c:	693b      	ldr	r3, [r7, #16]
}
 8015c3e:	4618      	mov	r0, r3
 8015c40:	371c      	adds	r7, #28
 8015c42:	46bd      	mov	sp, r7
 8015c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c48:	4770      	bx	lr
	...

08015c4c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8015c4c:	b580      	push	{r7, lr}
 8015c4e:	b082      	sub	sp, #8
 8015c50:	af00      	add	r7, sp, #0
 8015c52:	6078      	str	r0, [r7, #4]
 8015c54:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8015c56:	687b      	ldr	r3, [r7, #4]
 8015c58:	2200      	movs	r2, #0
 8015c5a:	70da      	strb	r2, [r3, #3]
 8015c5c:	687b      	ldr	r3, [r7, #4]
 8015c5e:	f04f 32ff 	mov.w	r2, #4294967295
 8015c62:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8015c64:	6839      	ldr	r1, [r7, #0]
 8015c66:	6878      	ldr	r0, [r7, #4]
 8015c68:	f7fe fcfe 	bl	8014668 <move_window>
 8015c6c:	4603      	mov	r3, r0
 8015c6e:	2b00      	cmp	r3, #0
 8015c70:	d001      	beq.n	8015c76 <check_fs+0x2a>
 8015c72:	2304      	movs	r3, #4
 8015c74:	e038      	b.n	8015ce8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8015c76:	687b      	ldr	r3, [r7, #4]
 8015c78:	3334      	adds	r3, #52	@ 0x34
 8015c7a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015c7e:	4618      	mov	r0, r3
 8015c80:	f7fe fa40 	bl	8014104 <ld_word>
 8015c84:	4603      	mov	r3, r0
 8015c86:	461a      	mov	r2, r3
 8015c88:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8015c8c:	429a      	cmp	r2, r3
 8015c8e:	d001      	beq.n	8015c94 <check_fs+0x48>
 8015c90:	2303      	movs	r3, #3
 8015c92:	e029      	b.n	8015ce8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015c9a:	2be9      	cmp	r3, #233	@ 0xe9
 8015c9c:	d009      	beq.n	8015cb2 <check_fs+0x66>
 8015c9e:	687b      	ldr	r3, [r7, #4]
 8015ca0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015ca4:	2beb      	cmp	r3, #235	@ 0xeb
 8015ca6:	d11e      	bne.n	8015ce6 <check_fs+0x9a>
 8015ca8:	687b      	ldr	r3, [r7, #4]
 8015caa:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8015cae:	2b90      	cmp	r3, #144	@ 0x90
 8015cb0:	d119      	bne.n	8015ce6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8015cb2:	687b      	ldr	r3, [r7, #4]
 8015cb4:	3334      	adds	r3, #52	@ 0x34
 8015cb6:	3336      	adds	r3, #54	@ 0x36
 8015cb8:	4618      	mov	r0, r3
 8015cba:	f7fe fa3c 	bl	8014136 <ld_dword>
 8015cbe:	4603      	mov	r3, r0
 8015cc0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8015cc4:	4a0a      	ldr	r2, [pc, #40]	@ (8015cf0 <check_fs+0xa4>)
 8015cc6:	4293      	cmp	r3, r2
 8015cc8:	d101      	bne.n	8015cce <check_fs+0x82>
 8015cca:	2300      	movs	r3, #0
 8015ccc:	e00c      	b.n	8015ce8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8015cce:	687b      	ldr	r3, [r7, #4]
 8015cd0:	3334      	adds	r3, #52	@ 0x34
 8015cd2:	3352      	adds	r3, #82	@ 0x52
 8015cd4:	4618      	mov	r0, r3
 8015cd6:	f7fe fa2e 	bl	8014136 <ld_dword>
 8015cda:	4603      	mov	r3, r0
 8015cdc:	4a05      	ldr	r2, [pc, #20]	@ (8015cf4 <check_fs+0xa8>)
 8015cde:	4293      	cmp	r3, r2
 8015ce0:	d101      	bne.n	8015ce6 <check_fs+0x9a>
 8015ce2:	2300      	movs	r3, #0
 8015ce4:	e000      	b.n	8015ce8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8015ce6:	2302      	movs	r3, #2
}
 8015ce8:	4618      	mov	r0, r3
 8015cea:	3708      	adds	r7, #8
 8015cec:	46bd      	mov	sp, r7
 8015cee:	bd80      	pop	{r7, pc}
 8015cf0:	00544146 	.word	0x00544146
 8015cf4:	33544146 	.word	0x33544146

08015cf8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8015cf8:	b580      	push	{r7, lr}
 8015cfa:	b096      	sub	sp, #88	@ 0x58
 8015cfc:	af00      	add	r7, sp, #0
 8015cfe:	60f8      	str	r0, [r7, #12]
 8015d00:	60b9      	str	r1, [r7, #8]
 8015d02:	4613      	mov	r3, r2
 8015d04:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8015d06:	68bb      	ldr	r3, [r7, #8]
 8015d08:	2200      	movs	r2, #0
 8015d0a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8015d0c:	68f8      	ldr	r0, [r7, #12]
 8015d0e:	f7ff ff58 	bl	8015bc2 <get_ldnumber>
 8015d12:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8015d14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015d16:	2b00      	cmp	r3, #0
 8015d18:	da01      	bge.n	8015d1e <find_volume+0x26>
 8015d1a:	230b      	movs	r3, #11
 8015d1c:	e230      	b.n	8016180 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8015d1e:	4aa1      	ldr	r2, [pc, #644]	@ (8015fa4 <find_volume+0x2ac>)
 8015d20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015d22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015d26:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8015d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d2a:	2b00      	cmp	r3, #0
 8015d2c:	d101      	bne.n	8015d32 <find_volume+0x3a>
 8015d2e:	230c      	movs	r3, #12
 8015d30:	e226      	b.n	8016180 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8015d32:	68bb      	ldr	r3, [r7, #8]
 8015d34:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015d36:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8015d38:	79fb      	ldrb	r3, [r7, #7]
 8015d3a:	f023 0301 	bic.w	r3, r3, #1
 8015d3e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8015d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d42:	781b      	ldrb	r3, [r3, #0]
 8015d44:	2b00      	cmp	r3, #0
 8015d46:	d01a      	beq.n	8015d7e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8015d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d4a:	785b      	ldrb	r3, [r3, #1]
 8015d4c:	4618      	mov	r0, r3
 8015d4e:	f7fe f93b 	bl	8013fc8 <disk_status>
 8015d52:	4603      	mov	r3, r0
 8015d54:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8015d58:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015d5c:	f003 0301 	and.w	r3, r3, #1
 8015d60:	2b00      	cmp	r3, #0
 8015d62:	d10c      	bne.n	8015d7e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8015d64:	79fb      	ldrb	r3, [r7, #7]
 8015d66:	2b00      	cmp	r3, #0
 8015d68:	d007      	beq.n	8015d7a <find_volume+0x82>
 8015d6a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015d6e:	f003 0304 	and.w	r3, r3, #4
 8015d72:	2b00      	cmp	r3, #0
 8015d74:	d001      	beq.n	8015d7a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8015d76:	230a      	movs	r3, #10
 8015d78:	e202      	b.n	8016180 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 8015d7a:	2300      	movs	r3, #0
 8015d7c:	e200      	b.n	8016180 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8015d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d80:	2200      	movs	r2, #0
 8015d82:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8015d84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015d86:	b2da      	uxtb	r2, r3
 8015d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d8a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8015d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d8e:	785b      	ldrb	r3, [r3, #1]
 8015d90:	4618      	mov	r0, r3
 8015d92:	f7fe f933 	bl	8013ffc <disk_initialize>
 8015d96:	4603      	mov	r3, r0
 8015d98:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8015d9c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015da0:	f003 0301 	and.w	r3, r3, #1
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	d001      	beq.n	8015dac <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8015da8:	2303      	movs	r3, #3
 8015daa:	e1e9      	b.n	8016180 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8015dac:	79fb      	ldrb	r3, [r7, #7]
 8015dae:	2b00      	cmp	r3, #0
 8015db0:	d007      	beq.n	8015dc2 <find_volume+0xca>
 8015db2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015db6:	f003 0304 	and.w	r3, r3, #4
 8015dba:	2b00      	cmp	r3, #0
 8015dbc:	d001      	beq.n	8015dc2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8015dbe:	230a      	movs	r3, #10
 8015dc0:	e1de      	b.n	8016180 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8015dc2:	2300      	movs	r3, #0
 8015dc4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8015dc6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015dc8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015dca:	f7ff ff3f 	bl	8015c4c <check_fs>
 8015dce:	4603      	mov	r3, r0
 8015dd0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8015dd4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015dd8:	2b02      	cmp	r3, #2
 8015dda:	d149      	bne.n	8015e70 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015ddc:	2300      	movs	r3, #0
 8015dde:	643b      	str	r3, [r7, #64]	@ 0x40
 8015de0:	e01e      	b.n	8015e20 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8015de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015de4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015de8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015dea:	011b      	lsls	r3, r3, #4
 8015dec:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8015df0:	4413      	add	r3, r2
 8015df2:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8015df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015df6:	3304      	adds	r3, #4
 8015df8:	781b      	ldrb	r3, [r3, #0]
 8015dfa:	2b00      	cmp	r3, #0
 8015dfc:	d006      	beq.n	8015e0c <find_volume+0x114>
 8015dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e00:	3308      	adds	r3, #8
 8015e02:	4618      	mov	r0, r3
 8015e04:	f7fe f997 	bl	8014136 <ld_dword>
 8015e08:	4602      	mov	r2, r0
 8015e0a:	e000      	b.n	8015e0e <find_volume+0x116>
 8015e0c:	2200      	movs	r2, #0
 8015e0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e10:	009b      	lsls	r3, r3, #2
 8015e12:	3358      	adds	r3, #88	@ 0x58
 8015e14:	443b      	add	r3, r7
 8015e16:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015e1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e1c:	3301      	adds	r3, #1
 8015e1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8015e20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e22:	2b03      	cmp	r3, #3
 8015e24:	d9dd      	bls.n	8015de2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8015e26:	2300      	movs	r3, #0
 8015e28:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8015e2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e2c:	2b00      	cmp	r3, #0
 8015e2e:	d002      	beq.n	8015e36 <find_volume+0x13e>
 8015e30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e32:	3b01      	subs	r3, #1
 8015e34:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8015e36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e38:	009b      	lsls	r3, r3, #2
 8015e3a:	3358      	adds	r3, #88	@ 0x58
 8015e3c:	443b      	add	r3, r7
 8015e3e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8015e42:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8015e44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d005      	beq.n	8015e56 <find_volume+0x15e>
 8015e4a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015e4c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015e4e:	f7ff fefd 	bl	8015c4c <check_fs>
 8015e52:	4603      	mov	r3, r0
 8015e54:	e000      	b.n	8015e58 <find_volume+0x160>
 8015e56:	2303      	movs	r3, #3
 8015e58:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8015e5c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015e60:	2b01      	cmp	r3, #1
 8015e62:	d905      	bls.n	8015e70 <find_volume+0x178>
 8015e64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e66:	3301      	adds	r3, #1
 8015e68:	643b      	str	r3, [r7, #64]	@ 0x40
 8015e6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e6c:	2b03      	cmp	r3, #3
 8015e6e:	d9e2      	bls.n	8015e36 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8015e70:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015e74:	2b04      	cmp	r3, #4
 8015e76:	d101      	bne.n	8015e7c <find_volume+0x184>
 8015e78:	2301      	movs	r3, #1
 8015e7a:	e181      	b.n	8016180 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8015e7c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015e80:	2b01      	cmp	r3, #1
 8015e82:	d901      	bls.n	8015e88 <find_volume+0x190>
 8015e84:	230d      	movs	r3, #13
 8015e86:	e17b      	b.n	8016180 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8015e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e8a:	3334      	adds	r3, #52	@ 0x34
 8015e8c:	330b      	adds	r3, #11
 8015e8e:	4618      	mov	r0, r3
 8015e90:	f7fe f938 	bl	8014104 <ld_word>
 8015e94:	4603      	mov	r3, r0
 8015e96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015e9a:	d001      	beq.n	8015ea0 <find_volume+0x1a8>
 8015e9c:	230d      	movs	r3, #13
 8015e9e:	e16f      	b.n	8016180 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8015ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ea2:	3334      	adds	r3, #52	@ 0x34
 8015ea4:	3316      	adds	r3, #22
 8015ea6:	4618      	mov	r0, r3
 8015ea8:	f7fe f92c 	bl	8014104 <ld_word>
 8015eac:	4603      	mov	r3, r0
 8015eae:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8015eb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015eb2:	2b00      	cmp	r3, #0
 8015eb4:	d106      	bne.n	8015ec4 <find_volume+0x1cc>
 8015eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015eb8:	3334      	adds	r3, #52	@ 0x34
 8015eba:	3324      	adds	r3, #36	@ 0x24
 8015ebc:	4618      	mov	r0, r3
 8015ebe:	f7fe f93a 	bl	8014136 <ld_dword>
 8015ec2:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8015ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ec6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8015ec8:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8015eca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ecc:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8015ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ed2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8015ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ed6:	789b      	ldrb	r3, [r3, #2]
 8015ed8:	2b01      	cmp	r3, #1
 8015eda:	d005      	beq.n	8015ee8 <find_volume+0x1f0>
 8015edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ede:	789b      	ldrb	r3, [r3, #2]
 8015ee0:	2b02      	cmp	r3, #2
 8015ee2:	d001      	beq.n	8015ee8 <find_volume+0x1f0>
 8015ee4:	230d      	movs	r3, #13
 8015ee6:	e14b      	b.n	8016180 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8015ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015eea:	789b      	ldrb	r3, [r3, #2]
 8015eec:	461a      	mov	r2, r3
 8015eee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015ef0:	fb02 f303 	mul.w	r3, r2, r3
 8015ef4:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8015ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ef8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8015efc:	461a      	mov	r2, r3
 8015efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f00:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8015f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f04:	895b      	ldrh	r3, [r3, #10]
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	d008      	beq.n	8015f1c <find_volume+0x224>
 8015f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f0c:	895b      	ldrh	r3, [r3, #10]
 8015f0e:	461a      	mov	r2, r3
 8015f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f12:	895b      	ldrh	r3, [r3, #10]
 8015f14:	3b01      	subs	r3, #1
 8015f16:	4013      	ands	r3, r2
 8015f18:	2b00      	cmp	r3, #0
 8015f1a:	d001      	beq.n	8015f20 <find_volume+0x228>
 8015f1c:	230d      	movs	r3, #13
 8015f1e:	e12f      	b.n	8016180 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8015f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f22:	3334      	adds	r3, #52	@ 0x34
 8015f24:	3311      	adds	r3, #17
 8015f26:	4618      	mov	r0, r3
 8015f28:	f7fe f8ec 	bl	8014104 <ld_word>
 8015f2c:	4603      	mov	r3, r0
 8015f2e:	461a      	mov	r2, r3
 8015f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f32:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8015f34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f36:	891b      	ldrh	r3, [r3, #8]
 8015f38:	f003 030f 	and.w	r3, r3, #15
 8015f3c:	b29b      	uxth	r3, r3
 8015f3e:	2b00      	cmp	r3, #0
 8015f40:	d001      	beq.n	8015f46 <find_volume+0x24e>
 8015f42:	230d      	movs	r3, #13
 8015f44:	e11c      	b.n	8016180 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8015f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f48:	3334      	adds	r3, #52	@ 0x34
 8015f4a:	3313      	adds	r3, #19
 8015f4c:	4618      	mov	r0, r3
 8015f4e:	f7fe f8d9 	bl	8014104 <ld_word>
 8015f52:	4603      	mov	r3, r0
 8015f54:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8015f56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015f58:	2b00      	cmp	r3, #0
 8015f5a:	d106      	bne.n	8015f6a <find_volume+0x272>
 8015f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f5e:	3334      	adds	r3, #52	@ 0x34
 8015f60:	3320      	adds	r3, #32
 8015f62:	4618      	mov	r0, r3
 8015f64:	f7fe f8e7 	bl	8014136 <ld_dword>
 8015f68:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8015f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f6c:	3334      	adds	r3, #52	@ 0x34
 8015f6e:	330e      	adds	r3, #14
 8015f70:	4618      	mov	r0, r3
 8015f72:	f7fe f8c7 	bl	8014104 <ld_word>
 8015f76:	4603      	mov	r3, r0
 8015f78:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8015f7a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015f7c:	2b00      	cmp	r3, #0
 8015f7e:	d101      	bne.n	8015f84 <find_volume+0x28c>
 8015f80:	230d      	movs	r3, #13
 8015f82:	e0fd      	b.n	8016180 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8015f84:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8015f86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015f88:	4413      	add	r3, r2
 8015f8a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015f8c:	8912      	ldrh	r2, [r2, #8]
 8015f8e:	0912      	lsrs	r2, r2, #4
 8015f90:	b292      	uxth	r2, r2
 8015f92:	4413      	add	r3, r2
 8015f94:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8015f96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f9a:	429a      	cmp	r2, r3
 8015f9c:	d204      	bcs.n	8015fa8 <find_volume+0x2b0>
 8015f9e:	230d      	movs	r3, #13
 8015fa0:	e0ee      	b.n	8016180 <find_volume+0x488>
 8015fa2:	bf00      	nop
 8015fa4:	2000298c 	.word	0x2000298c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8015fa8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015fac:	1ad3      	subs	r3, r2, r3
 8015fae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015fb0:	8952      	ldrh	r2, [r2, #10]
 8015fb2:	fbb3 f3f2 	udiv	r3, r3, r2
 8015fb6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8015fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fba:	2b00      	cmp	r3, #0
 8015fbc:	d101      	bne.n	8015fc2 <find_volume+0x2ca>
 8015fbe:	230d      	movs	r3, #13
 8015fc0:	e0de      	b.n	8016180 <find_volume+0x488>
		fmt = FS_FAT32;
 8015fc2:	2303      	movs	r3, #3
 8015fc4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8015fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fca:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8015fce:	4293      	cmp	r3, r2
 8015fd0:	d802      	bhi.n	8015fd8 <find_volume+0x2e0>
 8015fd2:	2302      	movs	r3, #2
 8015fd4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8015fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fda:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8015fde:	4293      	cmp	r3, r2
 8015fe0:	d802      	bhi.n	8015fe8 <find_volume+0x2f0>
 8015fe2:	2301      	movs	r3, #1
 8015fe4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8015fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fea:	1c9a      	adds	r2, r3, #2
 8015fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fee:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8015ff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ff2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8015ff4:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8015ff6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8015ff8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015ffa:	441a      	add	r2, r3
 8015ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ffe:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8016000:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016004:	441a      	add	r2, r3
 8016006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016008:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 801600a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801600e:	2b03      	cmp	r3, #3
 8016010:	d11e      	bne.n	8016050 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8016012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016014:	3334      	adds	r3, #52	@ 0x34
 8016016:	332a      	adds	r3, #42	@ 0x2a
 8016018:	4618      	mov	r0, r3
 801601a:	f7fe f873 	bl	8014104 <ld_word>
 801601e:	4603      	mov	r3, r0
 8016020:	2b00      	cmp	r3, #0
 8016022:	d001      	beq.n	8016028 <find_volume+0x330>
 8016024:	230d      	movs	r3, #13
 8016026:	e0ab      	b.n	8016180 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8016028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801602a:	891b      	ldrh	r3, [r3, #8]
 801602c:	2b00      	cmp	r3, #0
 801602e:	d001      	beq.n	8016034 <find_volume+0x33c>
 8016030:	230d      	movs	r3, #13
 8016032:	e0a5      	b.n	8016180 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8016034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016036:	3334      	adds	r3, #52	@ 0x34
 8016038:	332c      	adds	r3, #44	@ 0x2c
 801603a:	4618      	mov	r0, r3
 801603c:	f7fe f87b 	bl	8014136 <ld_dword>
 8016040:	4602      	mov	r2, r0
 8016042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016044:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8016046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016048:	699b      	ldr	r3, [r3, #24]
 801604a:	009b      	lsls	r3, r3, #2
 801604c:	647b      	str	r3, [r7, #68]	@ 0x44
 801604e:	e01f      	b.n	8016090 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8016050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016052:	891b      	ldrh	r3, [r3, #8]
 8016054:	2b00      	cmp	r3, #0
 8016056:	d101      	bne.n	801605c <find_volume+0x364>
 8016058:	230d      	movs	r3, #13
 801605a:	e091      	b.n	8016180 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801605c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801605e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016060:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016062:	441a      	add	r2, r3
 8016064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016066:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8016068:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801606c:	2b02      	cmp	r3, #2
 801606e:	d103      	bne.n	8016078 <find_volume+0x380>
 8016070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016072:	699b      	ldr	r3, [r3, #24]
 8016074:	005b      	lsls	r3, r3, #1
 8016076:	e00a      	b.n	801608e <find_volume+0x396>
 8016078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801607a:	699a      	ldr	r2, [r3, #24]
 801607c:	4613      	mov	r3, r2
 801607e:	005b      	lsls	r3, r3, #1
 8016080:	4413      	add	r3, r2
 8016082:	085a      	lsrs	r2, r3, #1
 8016084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016086:	699b      	ldr	r3, [r3, #24]
 8016088:	f003 0301 	and.w	r3, r3, #1
 801608c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801608e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8016090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016092:	69da      	ldr	r2, [r3, #28]
 8016094:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016096:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 801609a:	0a5b      	lsrs	r3, r3, #9
 801609c:	429a      	cmp	r2, r3
 801609e:	d201      	bcs.n	80160a4 <find_volume+0x3ac>
 80160a0:	230d      	movs	r3, #13
 80160a2:	e06d      	b.n	8016180 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80160a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160a6:	f04f 32ff 	mov.w	r2, #4294967295
 80160aa:	615a      	str	r2, [r3, #20]
 80160ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160ae:	695a      	ldr	r2, [r3, #20]
 80160b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160b2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80160b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160b6:	2280      	movs	r2, #128	@ 0x80
 80160b8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80160ba:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80160be:	2b03      	cmp	r3, #3
 80160c0:	d149      	bne.n	8016156 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80160c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160c4:	3334      	adds	r3, #52	@ 0x34
 80160c6:	3330      	adds	r3, #48	@ 0x30
 80160c8:	4618      	mov	r0, r3
 80160ca:	f7fe f81b 	bl	8014104 <ld_word>
 80160ce:	4603      	mov	r3, r0
 80160d0:	2b01      	cmp	r3, #1
 80160d2:	d140      	bne.n	8016156 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80160d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80160d6:	3301      	adds	r3, #1
 80160d8:	4619      	mov	r1, r3
 80160da:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80160dc:	f7fe fac4 	bl	8014668 <move_window>
 80160e0:	4603      	mov	r3, r0
 80160e2:	2b00      	cmp	r3, #0
 80160e4:	d137      	bne.n	8016156 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 80160e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160e8:	2200      	movs	r2, #0
 80160ea:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80160ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160ee:	3334      	adds	r3, #52	@ 0x34
 80160f0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80160f4:	4618      	mov	r0, r3
 80160f6:	f7fe f805 	bl	8014104 <ld_word>
 80160fa:	4603      	mov	r3, r0
 80160fc:	461a      	mov	r2, r3
 80160fe:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8016102:	429a      	cmp	r2, r3
 8016104:	d127      	bne.n	8016156 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8016106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016108:	3334      	adds	r3, #52	@ 0x34
 801610a:	4618      	mov	r0, r3
 801610c:	f7fe f813 	bl	8014136 <ld_dword>
 8016110:	4603      	mov	r3, r0
 8016112:	4a1d      	ldr	r2, [pc, #116]	@ (8016188 <find_volume+0x490>)
 8016114:	4293      	cmp	r3, r2
 8016116:	d11e      	bne.n	8016156 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8016118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801611a:	3334      	adds	r3, #52	@ 0x34
 801611c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8016120:	4618      	mov	r0, r3
 8016122:	f7fe f808 	bl	8014136 <ld_dword>
 8016126:	4603      	mov	r3, r0
 8016128:	4a18      	ldr	r2, [pc, #96]	@ (801618c <find_volume+0x494>)
 801612a:	4293      	cmp	r3, r2
 801612c:	d113      	bne.n	8016156 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801612e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016130:	3334      	adds	r3, #52	@ 0x34
 8016132:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8016136:	4618      	mov	r0, r3
 8016138:	f7fd fffd 	bl	8014136 <ld_dword>
 801613c:	4602      	mov	r2, r0
 801613e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016140:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8016142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016144:	3334      	adds	r3, #52	@ 0x34
 8016146:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 801614a:	4618      	mov	r0, r3
 801614c:	f7fd fff3 	bl	8014136 <ld_dword>
 8016150:	4602      	mov	r2, r0
 8016152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016154:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8016156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016158:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 801615c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801615e:	4b0c      	ldr	r3, [pc, #48]	@ (8016190 <find_volume+0x498>)
 8016160:	881b      	ldrh	r3, [r3, #0]
 8016162:	3301      	adds	r3, #1
 8016164:	b29a      	uxth	r2, r3
 8016166:	4b0a      	ldr	r3, [pc, #40]	@ (8016190 <find_volume+0x498>)
 8016168:	801a      	strh	r2, [r3, #0]
 801616a:	4b09      	ldr	r3, [pc, #36]	@ (8016190 <find_volume+0x498>)
 801616c:	881a      	ldrh	r2, [r3, #0]
 801616e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016170:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8016172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016174:	4a07      	ldr	r2, [pc, #28]	@ (8016194 <find_volume+0x49c>)
 8016176:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8016178:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801617a:	f7fe fa0d 	bl	8014598 <clear_lock>
#endif
	return FR_OK;
 801617e:	2300      	movs	r3, #0
}
 8016180:	4618      	mov	r0, r3
 8016182:	3758      	adds	r7, #88	@ 0x58
 8016184:	46bd      	mov	sp, r7
 8016186:	bd80      	pop	{r7, pc}
 8016188:	41615252 	.word	0x41615252
 801618c:	61417272 	.word	0x61417272
 8016190:	20002990 	.word	0x20002990
 8016194:	200029b4 	.word	0x200029b4

08016198 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8016198:	b580      	push	{r7, lr}
 801619a:	b084      	sub	sp, #16
 801619c:	af00      	add	r7, sp, #0
 801619e:	6078      	str	r0, [r7, #4]
 80161a0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80161a2:	2309      	movs	r3, #9
 80161a4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	d01c      	beq.n	80161e6 <validate+0x4e>
 80161ac:	687b      	ldr	r3, [r7, #4]
 80161ae:	681b      	ldr	r3, [r3, #0]
 80161b0:	2b00      	cmp	r3, #0
 80161b2:	d018      	beq.n	80161e6 <validate+0x4e>
 80161b4:	687b      	ldr	r3, [r7, #4]
 80161b6:	681b      	ldr	r3, [r3, #0]
 80161b8:	781b      	ldrb	r3, [r3, #0]
 80161ba:	2b00      	cmp	r3, #0
 80161bc:	d013      	beq.n	80161e6 <validate+0x4e>
 80161be:	687b      	ldr	r3, [r7, #4]
 80161c0:	889a      	ldrh	r2, [r3, #4]
 80161c2:	687b      	ldr	r3, [r7, #4]
 80161c4:	681b      	ldr	r3, [r3, #0]
 80161c6:	88db      	ldrh	r3, [r3, #6]
 80161c8:	429a      	cmp	r2, r3
 80161ca:	d10c      	bne.n	80161e6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80161cc:	687b      	ldr	r3, [r7, #4]
 80161ce:	681b      	ldr	r3, [r3, #0]
 80161d0:	785b      	ldrb	r3, [r3, #1]
 80161d2:	4618      	mov	r0, r3
 80161d4:	f7fd fef8 	bl	8013fc8 <disk_status>
 80161d8:	4603      	mov	r3, r0
 80161da:	f003 0301 	and.w	r3, r3, #1
 80161de:	2b00      	cmp	r3, #0
 80161e0:	d101      	bne.n	80161e6 <validate+0x4e>
			res = FR_OK;
 80161e2:	2300      	movs	r3, #0
 80161e4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80161e6:	7bfb      	ldrb	r3, [r7, #15]
 80161e8:	2b00      	cmp	r3, #0
 80161ea:	d102      	bne.n	80161f2 <validate+0x5a>
 80161ec:	687b      	ldr	r3, [r7, #4]
 80161ee:	681b      	ldr	r3, [r3, #0]
 80161f0:	e000      	b.n	80161f4 <validate+0x5c>
 80161f2:	2300      	movs	r3, #0
 80161f4:	683a      	ldr	r2, [r7, #0]
 80161f6:	6013      	str	r3, [r2, #0]
	return res;
 80161f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80161fa:	4618      	mov	r0, r3
 80161fc:	3710      	adds	r7, #16
 80161fe:	46bd      	mov	sp, r7
 8016200:	bd80      	pop	{r7, pc}
	...

08016204 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8016204:	b580      	push	{r7, lr}
 8016206:	b088      	sub	sp, #32
 8016208:	af00      	add	r7, sp, #0
 801620a:	60f8      	str	r0, [r7, #12]
 801620c:	60b9      	str	r1, [r7, #8]
 801620e:	4613      	mov	r3, r2
 8016210:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8016212:	68bb      	ldr	r3, [r7, #8]
 8016214:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8016216:	f107 0310 	add.w	r3, r7, #16
 801621a:	4618      	mov	r0, r3
 801621c:	f7ff fcd1 	bl	8015bc2 <get_ldnumber>
 8016220:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8016222:	69fb      	ldr	r3, [r7, #28]
 8016224:	2b00      	cmp	r3, #0
 8016226:	da01      	bge.n	801622c <f_mount+0x28>
 8016228:	230b      	movs	r3, #11
 801622a:	e02b      	b.n	8016284 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 801622c:	4a17      	ldr	r2, [pc, #92]	@ (801628c <f_mount+0x88>)
 801622e:	69fb      	ldr	r3, [r7, #28]
 8016230:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016234:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8016236:	69bb      	ldr	r3, [r7, #24]
 8016238:	2b00      	cmp	r3, #0
 801623a:	d005      	beq.n	8016248 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 801623c:	69b8      	ldr	r0, [r7, #24]
 801623e:	f7fe f9ab 	bl	8014598 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8016242:	69bb      	ldr	r3, [r7, #24]
 8016244:	2200      	movs	r2, #0
 8016246:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8016248:	68fb      	ldr	r3, [r7, #12]
 801624a:	2b00      	cmp	r3, #0
 801624c:	d002      	beq.n	8016254 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 801624e:	68fb      	ldr	r3, [r7, #12]
 8016250:	2200      	movs	r2, #0
 8016252:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8016254:	68fa      	ldr	r2, [r7, #12]
 8016256:	490d      	ldr	r1, [pc, #52]	@ (801628c <f_mount+0x88>)
 8016258:	69fb      	ldr	r3, [r7, #28]
 801625a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801625e:	68fb      	ldr	r3, [r7, #12]
 8016260:	2b00      	cmp	r3, #0
 8016262:	d002      	beq.n	801626a <f_mount+0x66>
 8016264:	79fb      	ldrb	r3, [r7, #7]
 8016266:	2b01      	cmp	r3, #1
 8016268:	d001      	beq.n	801626e <f_mount+0x6a>
 801626a:	2300      	movs	r3, #0
 801626c:	e00a      	b.n	8016284 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801626e:	f107 010c 	add.w	r1, r7, #12
 8016272:	f107 0308 	add.w	r3, r7, #8
 8016276:	2200      	movs	r2, #0
 8016278:	4618      	mov	r0, r3
 801627a:	f7ff fd3d 	bl	8015cf8 <find_volume>
 801627e:	4603      	mov	r3, r0
 8016280:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8016282:	7dfb      	ldrb	r3, [r7, #23]
}
 8016284:	4618      	mov	r0, r3
 8016286:	3720      	adds	r7, #32
 8016288:	46bd      	mov	sp, r7
 801628a:	bd80      	pop	{r7, pc}
 801628c:	2000298c 	.word	0x2000298c

08016290 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8016290:	b580      	push	{r7, lr}
 8016292:	b09a      	sub	sp, #104	@ 0x68
 8016294:	af00      	add	r7, sp, #0
 8016296:	60f8      	str	r0, [r7, #12]
 8016298:	60b9      	str	r1, [r7, #8]
 801629a:	4613      	mov	r3, r2
 801629c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801629e:	68fb      	ldr	r3, [r7, #12]
 80162a0:	2b00      	cmp	r3, #0
 80162a2:	d101      	bne.n	80162a8 <f_open+0x18>
 80162a4:	2309      	movs	r3, #9
 80162a6:	e1a9      	b.n	80165fc <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80162a8:	79fb      	ldrb	r3, [r7, #7]
 80162aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80162ae:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80162b0:	79fa      	ldrb	r2, [r7, #7]
 80162b2:	f107 0114 	add.w	r1, r7, #20
 80162b6:	f107 0308 	add.w	r3, r7, #8
 80162ba:	4618      	mov	r0, r3
 80162bc:	f7ff fd1c 	bl	8015cf8 <find_volume>
 80162c0:	4603      	mov	r3, r0
 80162c2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 80162c6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80162ca:	2b00      	cmp	r3, #0
 80162cc:	f040 818d 	bne.w	80165ea <f_open+0x35a>
		dj.obj.fs = fs;
 80162d0:	697b      	ldr	r3, [r7, #20]
 80162d2:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80162d4:	68ba      	ldr	r2, [r7, #8]
 80162d6:	f107 0318 	add.w	r3, r7, #24
 80162da:	4611      	mov	r1, r2
 80162dc:	4618      	mov	r0, r3
 80162de:	f7ff fbff 	bl	8015ae0 <follow_path>
 80162e2:	4603      	mov	r3, r0
 80162e4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80162e8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80162ec:	2b00      	cmp	r3, #0
 80162ee:	d118      	bne.n	8016322 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80162f0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80162f4:	b25b      	sxtb	r3, r3
 80162f6:	2b00      	cmp	r3, #0
 80162f8:	da03      	bge.n	8016302 <f_open+0x72>
				res = FR_INVALID_NAME;
 80162fa:	2306      	movs	r3, #6
 80162fc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016300:	e00f      	b.n	8016322 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016302:	79fb      	ldrb	r3, [r7, #7]
 8016304:	2b01      	cmp	r3, #1
 8016306:	bf8c      	ite	hi
 8016308:	2301      	movhi	r3, #1
 801630a:	2300      	movls	r3, #0
 801630c:	b2db      	uxtb	r3, r3
 801630e:	461a      	mov	r2, r3
 8016310:	f107 0318 	add.w	r3, r7, #24
 8016314:	4611      	mov	r1, r2
 8016316:	4618      	mov	r0, r3
 8016318:	f7fd fff6 	bl	8014308 <chk_lock>
 801631c:	4603      	mov	r3, r0
 801631e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8016322:	79fb      	ldrb	r3, [r7, #7]
 8016324:	f003 031c 	and.w	r3, r3, #28
 8016328:	2b00      	cmp	r3, #0
 801632a:	d07f      	beq.n	801642c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 801632c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016330:	2b00      	cmp	r3, #0
 8016332:	d017      	beq.n	8016364 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8016334:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016338:	2b04      	cmp	r3, #4
 801633a:	d10e      	bne.n	801635a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 801633c:	f7fe f840 	bl	80143c0 <enq_lock>
 8016340:	4603      	mov	r3, r0
 8016342:	2b00      	cmp	r3, #0
 8016344:	d006      	beq.n	8016354 <f_open+0xc4>
 8016346:	f107 0318 	add.w	r3, r7, #24
 801634a:	4618      	mov	r0, r3
 801634c:	f7ff f918 	bl	8015580 <dir_register>
 8016350:	4603      	mov	r3, r0
 8016352:	e000      	b.n	8016356 <f_open+0xc6>
 8016354:	2312      	movs	r3, #18
 8016356:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801635a:	79fb      	ldrb	r3, [r7, #7]
 801635c:	f043 0308 	orr.w	r3, r3, #8
 8016360:	71fb      	strb	r3, [r7, #7]
 8016362:	e010      	b.n	8016386 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8016364:	7fbb      	ldrb	r3, [r7, #30]
 8016366:	f003 0311 	and.w	r3, r3, #17
 801636a:	2b00      	cmp	r3, #0
 801636c:	d003      	beq.n	8016376 <f_open+0xe6>
					res = FR_DENIED;
 801636e:	2307      	movs	r3, #7
 8016370:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016374:	e007      	b.n	8016386 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8016376:	79fb      	ldrb	r3, [r7, #7]
 8016378:	f003 0304 	and.w	r3, r3, #4
 801637c:	2b00      	cmp	r3, #0
 801637e:	d002      	beq.n	8016386 <f_open+0xf6>
 8016380:	2308      	movs	r3, #8
 8016382:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8016386:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801638a:	2b00      	cmp	r3, #0
 801638c:	d168      	bne.n	8016460 <f_open+0x1d0>
 801638e:	79fb      	ldrb	r3, [r7, #7]
 8016390:	f003 0308 	and.w	r3, r3, #8
 8016394:	2b00      	cmp	r3, #0
 8016396:	d063      	beq.n	8016460 <f_open+0x1d0>
				dw = GET_FATTIME();
 8016398:	f7fc f974 	bl	8012684 <get_fattime>
 801639c:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801639e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80163a0:	330e      	adds	r3, #14
 80163a2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80163a4:	4618      	mov	r0, r3
 80163a6:	f7fd ff04 	bl	80141b2 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80163aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80163ac:	3316      	adds	r3, #22
 80163ae:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80163b0:	4618      	mov	r0, r3
 80163b2:	f7fd fefe 	bl	80141b2 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80163b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80163b8:	330b      	adds	r3, #11
 80163ba:	2220      	movs	r2, #32
 80163bc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80163be:	697b      	ldr	r3, [r7, #20]
 80163c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80163c2:	4611      	mov	r1, r2
 80163c4:	4618      	mov	r0, r3
 80163c6:	f7fe fe53 	bl	8015070 <ld_clust>
 80163ca:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80163cc:	697b      	ldr	r3, [r7, #20]
 80163ce:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80163d0:	2200      	movs	r2, #0
 80163d2:	4618      	mov	r0, r3
 80163d4:	f7fe fe6b 	bl	80150ae <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80163d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80163da:	331c      	adds	r3, #28
 80163dc:	2100      	movs	r1, #0
 80163de:	4618      	mov	r0, r3
 80163e0:	f7fd fee7 	bl	80141b2 <st_dword>
					fs->wflag = 1;
 80163e4:	697b      	ldr	r3, [r7, #20]
 80163e6:	2201      	movs	r2, #1
 80163e8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80163ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80163ec:	2b00      	cmp	r3, #0
 80163ee:	d037      	beq.n	8016460 <f_open+0x1d0>
						dw = fs->winsect;
 80163f0:	697b      	ldr	r3, [r7, #20]
 80163f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80163f4:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80163f6:	f107 0318 	add.w	r3, r7, #24
 80163fa:	2200      	movs	r2, #0
 80163fc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80163fe:	4618      	mov	r0, r3
 8016400:	f7fe fb7e 	bl	8014b00 <remove_chain>
 8016404:	4603      	mov	r3, r0
 8016406:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 801640a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801640e:	2b00      	cmp	r3, #0
 8016410:	d126      	bne.n	8016460 <f_open+0x1d0>
							res = move_window(fs, dw);
 8016412:	697b      	ldr	r3, [r7, #20]
 8016414:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016416:	4618      	mov	r0, r3
 8016418:	f7fe f926 	bl	8014668 <move_window>
 801641c:	4603      	mov	r3, r0
 801641e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8016422:	697b      	ldr	r3, [r7, #20]
 8016424:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016426:	3a01      	subs	r2, #1
 8016428:	611a      	str	r2, [r3, #16]
 801642a:	e019      	b.n	8016460 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 801642c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016430:	2b00      	cmp	r3, #0
 8016432:	d115      	bne.n	8016460 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8016434:	7fbb      	ldrb	r3, [r7, #30]
 8016436:	f003 0310 	and.w	r3, r3, #16
 801643a:	2b00      	cmp	r3, #0
 801643c:	d003      	beq.n	8016446 <f_open+0x1b6>
					res = FR_NO_FILE;
 801643e:	2304      	movs	r3, #4
 8016440:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016444:	e00c      	b.n	8016460 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8016446:	79fb      	ldrb	r3, [r7, #7]
 8016448:	f003 0302 	and.w	r3, r3, #2
 801644c:	2b00      	cmp	r3, #0
 801644e:	d007      	beq.n	8016460 <f_open+0x1d0>
 8016450:	7fbb      	ldrb	r3, [r7, #30]
 8016452:	f003 0301 	and.w	r3, r3, #1
 8016456:	2b00      	cmp	r3, #0
 8016458:	d002      	beq.n	8016460 <f_open+0x1d0>
						res = FR_DENIED;
 801645a:	2307      	movs	r3, #7
 801645c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8016460:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016464:	2b00      	cmp	r3, #0
 8016466:	d126      	bne.n	80164b6 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8016468:	79fb      	ldrb	r3, [r7, #7]
 801646a:	f003 0308 	and.w	r3, r3, #8
 801646e:	2b00      	cmp	r3, #0
 8016470:	d003      	beq.n	801647a <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8016472:	79fb      	ldrb	r3, [r7, #7]
 8016474:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016478:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 801647a:	697b      	ldr	r3, [r7, #20]
 801647c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801647e:	68fb      	ldr	r3, [r7, #12]
 8016480:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8016482:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016484:	68fb      	ldr	r3, [r7, #12]
 8016486:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016488:	79fb      	ldrb	r3, [r7, #7]
 801648a:	2b01      	cmp	r3, #1
 801648c:	bf8c      	ite	hi
 801648e:	2301      	movhi	r3, #1
 8016490:	2300      	movls	r3, #0
 8016492:	b2db      	uxtb	r3, r3
 8016494:	461a      	mov	r2, r3
 8016496:	f107 0318 	add.w	r3, r7, #24
 801649a:	4611      	mov	r1, r2
 801649c:	4618      	mov	r0, r3
 801649e:	f7fd ffb1 	bl	8014404 <inc_lock>
 80164a2:	4602      	mov	r2, r0
 80164a4:	68fb      	ldr	r3, [r7, #12]
 80164a6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80164a8:	68fb      	ldr	r3, [r7, #12]
 80164aa:	691b      	ldr	r3, [r3, #16]
 80164ac:	2b00      	cmp	r3, #0
 80164ae:	d102      	bne.n	80164b6 <f_open+0x226>
 80164b0:	2302      	movs	r3, #2
 80164b2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80164b6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80164ba:	2b00      	cmp	r3, #0
 80164bc:	f040 8095 	bne.w	80165ea <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80164c0:	697b      	ldr	r3, [r7, #20]
 80164c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80164c4:	4611      	mov	r1, r2
 80164c6:	4618      	mov	r0, r3
 80164c8:	f7fe fdd2 	bl	8015070 <ld_clust>
 80164cc:	4602      	mov	r2, r0
 80164ce:	68fb      	ldr	r3, [r7, #12]
 80164d0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80164d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80164d4:	331c      	adds	r3, #28
 80164d6:	4618      	mov	r0, r3
 80164d8:	f7fd fe2d 	bl	8014136 <ld_dword>
 80164dc:	4602      	mov	r2, r0
 80164de:	68fb      	ldr	r3, [r7, #12]
 80164e0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80164e2:	68fb      	ldr	r3, [r7, #12]
 80164e4:	2200      	movs	r2, #0
 80164e6:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80164e8:	697a      	ldr	r2, [r7, #20]
 80164ea:	68fb      	ldr	r3, [r7, #12]
 80164ec:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80164ee:	697b      	ldr	r3, [r7, #20]
 80164f0:	88da      	ldrh	r2, [r3, #6]
 80164f2:	68fb      	ldr	r3, [r7, #12]
 80164f4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80164f6:	68fb      	ldr	r3, [r7, #12]
 80164f8:	79fa      	ldrb	r2, [r7, #7]
 80164fa:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80164fc:	68fb      	ldr	r3, [r7, #12]
 80164fe:	2200      	movs	r2, #0
 8016500:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8016502:	68fb      	ldr	r3, [r7, #12]
 8016504:	2200      	movs	r2, #0
 8016506:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8016508:	68fb      	ldr	r3, [r7, #12]
 801650a:	2200      	movs	r2, #0
 801650c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801650e:	68fb      	ldr	r3, [r7, #12]
 8016510:	3330      	adds	r3, #48	@ 0x30
 8016512:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016516:	2100      	movs	r1, #0
 8016518:	4618      	mov	r0, r3
 801651a:	f7fd fe97 	bl	801424c <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801651e:	79fb      	ldrb	r3, [r7, #7]
 8016520:	f003 0320 	and.w	r3, r3, #32
 8016524:	2b00      	cmp	r3, #0
 8016526:	d060      	beq.n	80165ea <f_open+0x35a>
 8016528:	68fb      	ldr	r3, [r7, #12]
 801652a:	68db      	ldr	r3, [r3, #12]
 801652c:	2b00      	cmp	r3, #0
 801652e:	d05c      	beq.n	80165ea <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8016530:	68fb      	ldr	r3, [r7, #12]
 8016532:	68da      	ldr	r2, [r3, #12]
 8016534:	68fb      	ldr	r3, [r7, #12]
 8016536:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8016538:	697b      	ldr	r3, [r7, #20]
 801653a:	895b      	ldrh	r3, [r3, #10]
 801653c:	025b      	lsls	r3, r3, #9
 801653e:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8016540:	68fb      	ldr	r3, [r7, #12]
 8016542:	689b      	ldr	r3, [r3, #8]
 8016544:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016546:	68fb      	ldr	r3, [r7, #12]
 8016548:	68db      	ldr	r3, [r3, #12]
 801654a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801654c:	e016      	b.n	801657c <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 801654e:	68fb      	ldr	r3, [r7, #12]
 8016550:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8016552:	4618      	mov	r0, r3
 8016554:	f7fe f943 	bl	80147de <get_fat>
 8016558:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 801655a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801655c:	2b01      	cmp	r3, #1
 801655e:	d802      	bhi.n	8016566 <f_open+0x2d6>
 8016560:	2302      	movs	r3, #2
 8016562:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8016566:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016568:	f1b3 3fff 	cmp.w	r3, #4294967295
 801656c:	d102      	bne.n	8016574 <f_open+0x2e4>
 801656e:	2301      	movs	r3, #1
 8016570:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016574:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016576:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016578:	1ad3      	subs	r3, r2, r3
 801657a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801657c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016580:	2b00      	cmp	r3, #0
 8016582:	d103      	bne.n	801658c <f_open+0x2fc>
 8016584:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016586:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016588:	429a      	cmp	r2, r3
 801658a:	d8e0      	bhi.n	801654e <f_open+0x2be>
				}
				fp->clust = clst;
 801658c:	68fb      	ldr	r3, [r7, #12]
 801658e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016590:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8016592:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016596:	2b00      	cmp	r3, #0
 8016598:	d127      	bne.n	80165ea <f_open+0x35a>
 801659a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801659c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80165a0:	2b00      	cmp	r3, #0
 80165a2:	d022      	beq.n	80165ea <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80165a4:	697b      	ldr	r3, [r7, #20]
 80165a6:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80165a8:	4618      	mov	r0, r3
 80165aa:	f7fe f8f9 	bl	80147a0 <clust2sect>
 80165ae:	64f8      	str	r0, [r7, #76]	@ 0x4c
 80165b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80165b2:	2b00      	cmp	r3, #0
 80165b4:	d103      	bne.n	80165be <f_open+0x32e>
						res = FR_INT_ERR;
 80165b6:	2302      	movs	r3, #2
 80165b8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80165bc:	e015      	b.n	80165ea <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80165be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80165c0:	0a5a      	lsrs	r2, r3, #9
 80165c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80165c4:	441a      	add	r2, r3
 80165c6:	68fb      	ldr	r3, [r7, #12]
 80165c8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80165ca:	697b      	ldr	r3, [r7, #20]
 80165cc:	7858      	ldrb	r0, [r3, #1]
 80165ce:	68fb      	ldr	r3, [r7, #12]
 80165d0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80165d4:	68fb      	ldr	r3, [r7, #12]
 80165d6:	6a1a      	ldr	r2, [r3, #32]
 80165d8:	2301      	movs	r3, #1
 80165da:	f7fd fd35 	bl	8014048 <disk_read>
 80165de:	4603      	mov	r3, r0
 80165e0:	2b00      	cmp	r3, #0
 80165e2:	d002      	beq.n	80165ea <f_open+0x35a>
 80165e4:	2301      	movs	r3, #1
 80165e6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80165ea:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80165ee:	2b00      	cmp	r3, #0
 80165f0:	d002      	beq.n	80165f8 <f_open+0x368>
 80165f2:	68fb      	ldr	r3, [r7, #12]
 80165f4:	2200      	movs	r2, #0
 80165f6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80165f8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80165fc:	4618      	mov	r0, r3
 80165fe:	3768      	adds	r7, #104	@ 0x68
 8016600:	46bd      	mov	sp, r7
 8016602:	bd80      	pop	{r7, pc}

08016604 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8016604:	b580      	push	{r7, lr}
 8016606:	b08c      	sub	sp, #48	@ 0x30
 8016608:	af00      	add	r7, sp, #0
 801660a:	60f8      	str	r0, [r7, #12]
 801660c:	60b9      	str	r1, [r7, #8]
 801660e:	607a      	str	r2, [r7, #4]
 8016610:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8016612:	68bb      	ldr	r3, [r7, #8]
 8016614:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8016616:	683b      	ldr	r3, [r7, #0]
 8016618:	2200      	movs	r2, #0
 801661a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801661c:	68fb      	ldr	r3, [r7, #12]
 801661e:	f107 0210 	add.w	r2, r7, #16
 8016622:	4611      	mov	r1, r2
 8016624:	4618      	mov	r0, r3
 8016626:	f7ff fdb7 	bl	8016198 <validate>
 801662a:	4603      	mov	r3, r0
 801662c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8016630:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016634:	2b00      	cmp	r3, #0
 8016636:	d107      	bne.n	8016648 <f_write+0x44>
 8016638:	68fb      	ldr	r3, [r7, #12]
 801663a:	7d5b      	ldrb	r3, [r3, #21]
 801663c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8016640:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016644:	2b00      	cmp	r3, #0
 8016646:	d002      	beq.n	801664e <f_write+0x4a>
 8016648:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801664c:	e14b      	b.n	80168e6 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801664e:	68fb      	ldr	r3, [r7, #12]
 8016650:	7d1b      	ldrb	r3, [r3, #20]
 8016652:	f003 0302 	and.w	r3, r3, #2
 8016656:	2b00      	cmp	r3, #0
 8016658:	d101      	bne.n	801665e <f_write+0x5a>
 801665a:	2307      	movs	r3, #7
 801665c:	e143      	b.n	80168e6 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801665e:	68fb      	ldr	r3, [r7, #12]
 8016660:	699a      	ldr	r2, [r3, #24]
 8016662:	687b      	ldr	r3, [r7, #4]
 8016664:	441a      	add	r2, r3
 8016666:	68fb      	ldr	r3, [r7, #12]
 8016668:	699b      	ldr	r3, [r3, #24]
 801666a:	429a      	cmp	r2, r3
 801666c:	f080 812d 	bcs.w	80168ca <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8016670:	68fb      	ldr	r3, [r7, #12]
 8016672:	699b      	ldr	r3, [r3, #24]
 8016674:	43db      	mvns	r3, r3
 8016676:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8016678:	e127      	b.n	80168ca <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801667a:	68fb      	ldr	r3, [r7, #12]
 801667c:	699b      	ldr	r3, [r3, #24]
 801667e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016682:	2b00      	cmp	r3, #0
 8016684:	f040 80e3 	bne.w	801684e <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8016688:	68fb      	ldr	r3, [r7, #12]
 801668a:	699b      	ldr	r3, [r3, #24]
 801668c:	0a5b      	lsrs	r3, r3, #9
 801668e:	693a      	ldr	r2, [r7, #16]
 8016690:	8952      	ldrh	r2, [r2, #10]
 8016692:	3a01      	subs	r2, #1
 8016694:	4013      	ands	r3, r2
 8016696:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8016698:	69bb      	ldr	r3, [r7, #24]
 801669a:	2b00      	cmp	r3, #0
 801669c:	d143      	bne.n	8016726 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801669e:	68fb      	ldr	r3, [r7, #12]
 80166a0:	699b      	ldr	r3, [r3, #24]
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	d10c      	bne.n	80166c0 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80166a6:	68fb      	ldr	r3, [r7, #12]
 80166a8:	689b      	ldr	r3, [r3, #8]
 80166aa:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80166ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166ae:	2b00      	cmp	r3, #0
 80166b0:	d11a      	bne.n	80166e8 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80166b2:	68fb      	ldr	r3, [r7, #12]
 80166b4:	2100      	movs	r1, #0
 80166b6:	4618      	mov	r0, r3
 80166b8:	f7fe fa87 	bl	8014bca <create_chain>
 80166bc:	62b8      	str	r0, [r7, #40]	@ 0x28
 80166be:	e013      	b.n	80166e8 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80166c0:	68fb      	ldr	r3, [r7, #12]
 80166c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80166c4:	2b00      	cmp	r3, #0
 80166c6:	d007      	beq.n	80166d8 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80166c8:	68fb      	ldr	r3, [r7, #12]
 80166ca:	699b      	ldr	r3, [r3, #24]
 80166cc:	4619      	mov	r1, r3
 80166ce:	68f8      	ldr	r0, [r7, #12]
 80166d0:	f7fe fb13 	bl	8014cfa <clmt_clust>
 80166d4:	62b8      	str	r0, [r7, #40]	@ 0x28
 80166d6:	e007      	b.n	80166e8 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80166d8:	68fa      	ldr	r2, [r7, #12]
 80166da:	68fb      	ldr	r3, [r7, #12]
 80166dc:	69db      	ldr	r3, [r3, #28]
 80166de:	4619      	mov	r1, r3
 80166e0:	4610      	mov	r0, r2
 80166e2:	f7fe fa72 	bl	8014bca <create_chain>
 80166e6:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80166e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166ea:	2b00      	cmp	r3, #0
 80166ec:	f000 80f2 	beq.w	80168d4 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80166f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166f2:	2b01      	cmp	r3, #1
 80166f4:	d104      	bne.n	8016700 <f_write+0xfc>
 80166f6:	68fb      	ldr	r3, [r7, #12]
 80166f8:	2202      	movs	r2, #2
 80166fa:	755a      	strb	r2, [r3, #21]
 80166fc:	2302      	movs	r3, #2
 80166fe:	e0f2      	b.n	80168e6 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016706:	d104      	bne.n	8016712 <f_write+0x10e>
 8016708:	68fb      	ldr	r3, [r7, #12]
 801670a:	2201      	movs	r2, #1
 801670c:	755a      	strb	r2, [r3, #21]
 801670e:	2301      	movs	r3, #1
 8016710:	e0e9      	b.n	80168e6 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8016712:	68fb      	ldr	r3, [r7, #12]
 8016714:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016716:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8016718:	68fb      	ldr	r3, [r7, #12]
 801671a:	689b      	ldr	r3, [r3, #8]
 801671c:	2b00      	cmp	r3, #0
 801671e:	d102      	bne.n	8016726 <f_write+0x122>
 8016720:	68fb      	ldr	r3, [r7, #12]
 8016722:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016724:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8016726:	68fb      	ldr	r3, [r7, #12]
 8016728:	7d1b      	ldrb	r3, [r3, #20]
 801672a:	b25b      	sxtb	r3, r3
 801672c:	2b00      	cmp	r3, #0
 801672e:	da18      	bge.n	8016762 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016730:	693b      	ldr	r3, [r7, #16]
 8016732:	7858      	ldrb	r0, [r3, #1]
 8016734:	68fb      	ldr	r3, [r7, #12]
 8016736:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801673a:	68fb      	ldr	r3, [r7, #12]
 801673c:	6a1a      	ldr	r2, [r3, #32]
 801673e:	2301      	movs	r3, #1
 8016740:	f7fd fca2 	bl	8014088 <disk_write>
 8016744:	4603      	mov	r3, r0
 8016746:	2b00      	cmp	r3, #0
 8016748:	d004      	beq.n	8016754 <f_write+0x150>
 801674a:	68fb      	ldr	r3, [r7, #12]
 801674c:	2201      	movs	r2, #1
 801674e:	755a      	strb	r2, [r3, #21]
 8016750:	2301      	movs	r3, #1
 8016752:	e0c8      	b.n	80168e6 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016754:	68fb      	ldr	r3, [r7, #12]
 8016756:	7d1b      	ldrb	r3, [r3, #20]
 8016758:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801675c:	b2da      	uxtb	r2, r3
 801675e:	68fb      	ldr	r3, [r7, #12]
 8016760:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8016762:	693a      	ldr	r2, [r7, #16]
 8016764:	68fb      	ldr	r3, [r7, #12]
 8016766:	69db      	ldr	r3, [r3, #28]
 8016768:	4619      	mov	r1, r3
 801676a:	4610      	mov	r0, r2
 801676c:	f7fe f818 	bl	80147a0 <clust2sect>
 8016770:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8016772:	697b      	ldr	r3, [r7, #20]
 8016774:	2b00      	cmp	r3, #0
 8016776:	d104      	bne.n	8016782 <f_write+0x17e>
 8016778:	68fb      	ldr	r3, [r7, #12]
 801677a:	2202      	movs	r2, #2
 801677c:	755a      	strb	r2, [r3, #21]
 801677e:	2302      	movs	r3, #2
 8016780:	e0b1      	b.n	80168e6 <f_write+0x2e2>
			sect += csect;
 8016782:	697a      	ldr	r2, [r7, #20]
 8016784:	69bb      	ldr	r3, [r7, #24]
 8016786:	4413      	add	r3, r2
 8016788:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 801678a:	687b      	ldr	r3, [r7, #4]
 801678c:	0a5b      	lsrs	r3, r3, #9
 801678e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8016790:	6a3b      	ldr	r3, [r7, #32]
 8016792:	2b00      	cmp	r3, #0
 8016794:	d03c      	beq.n	8016810 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8016796:	69ba      	ldr	r2, [r7, #24]
 8016798:	6a3b      	ldr	r3, [r7, #32]
 801679a:	4413      	add	r3, r2
 801679c:	693a      	ldr	r2, [r7, #16]
 801679e:	8952      	ldrh	r2, [r2, #10]
 80167a0:	4293      	cmp	r3, r2
 80167a2:	d905      	bls.n	80167b0 <f_write+0x1ac>
					cc = fs->csize - csect;
 80167a4:	693b      	ldr	r3, [r7, #16]
 80167a6:	895b      	ldrh	r3, [r3, #10]
 80167a8:	461a      	mov	r2, r3
 80167aa:	69bb      	ldr	r3, [r7, #24]
 80167ac:	1ad3      	subs	r3, r2, r3
 80167ae:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80167b0:	693b      	ldr	r3, [r7, #16]
 80167b2:	7858      	ldrb	r0, [r3, #1]
 80167b4:	6a3b      	ldr	r3, [r7, #32]
 80167b6:	697a      	ldr	r2, [r7, #20]
 80167b8:	69f9      	ldr	r1, [r7, #28]
 80167ba:	f7fd fc65 	bl	8014088 <disk_write>
 80167be:	4603      	mov	r3, r0
 80167c0:	2b00      	cmp	r3, #0
 80167c2:	d004      	beq.n	80167ce <f_write+0x1ca>
 80167c4:	68fb      	ldr	r3, [r7, #12]
 80167c6:	2201      	movs	r2, #1
 80167c8:	755a      	strb	r2, [r3, #21]
 80167ca:	2301      	movs	r3, #1
 80167cc:	e08b      	b.n	80168e6 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80167ce:	68fb      	ldr	r3, [r7, #12]
 80167d0:	6a1a      	ldr	r2, [r3, #32]
 80167d2:	697b      	ldr	r3, [r7, #20]
 80167d4:	1ad3      	subs	r3, r2, r3
 80167d6:	6a3a      	ldr	r2, [r7, #32]
 80167d8:	429a      	cmp	r2, r3
 80167da:	d915      	bls.n	8016808 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80167dc:	68fb      	ldr	r3, [r7, #12]
 80167de:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80167e2:	68fb      	ldr	r3, [r7, #12]
 80167e4:	6a1a      	ldr	r2, [r3, #32]
 80167e6:	697b      	ldr	r3, [r7, #20]
 80167e8:	1ad3      	subs	r3, r2, r3
 80167ea:	025b      	lsls	r3, r3, #9
 80167ec:	69fa      	ldr	r2, [r7, #28]
 80167ee:	4413      	add	r3, r2
 80167f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80167f4:	4619      	mov	r1, r3
 80167f6:	f7fd fd08 	bl	801420a <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80167fa:	68fb      	ldr	r3, [r7, #12]
 80167fc:	7d1b      	ldrb	r3, [r3, #20]
 80167fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016802:	b2da      	uxtb	r2, r3
 8016804:	68fb      	ldr	r3, [r7, #12]
 8016806:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8016808:	6a3b      	ldr	r3, [r7, #32]
 801680a:	025b      	lsls	r3, r3, #9
 801680c:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 801680e:	e03f      	b.n	8016890 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8016810:	68fb      	ldr	r3, [r7, #12]
 8016812:	6a1b      	ldr	r3, [r3, #32]
 8016814:	697a      	ldr	r2, [r7, #20]
 8016816:	429a      	cmp	r2, r3
 8016818:	d016      	beq.n	8016848 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 801681a:	68fb      	ldr	r3, [r7, #12]
 801681c:	699a      	ldr	r2, [r3, #24]
 801681e:	68fb      	ldr	r3, [r7, #12]
 8016820:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8016822:	429a      	cmp	r2, r3
 8016824:	d210      	bcs.n	8016848 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8016826:	693b      	ldr	r3, [r7, #16]
 8016828:	7858      	ldrb	r0, [r3, #1]
 801682a:	68fb      	ldr	r3, [r7, #12]
 801682c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016830:	2301      	movs	r3, #1
 8016832:	697a      	ldr	r2, [r7, #20]
 8016834:	f7fd fc08 	bl	8014048 <disk_read>
 8016838:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801683a:	2b00      	cmp	r3, #0
 801683c:	d004      	beq.n	8016848 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 801683e:	68fb      	ldr	r3, [r7, #12]
 8016840:	2201      	movs	r2, #1
 8016842:	755a      	strb	r2, [r3, #21]
 8016844:	2301      	movs	r3, #1
 8016846:	e04e      	b.n	80168e6 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8016848:	68fb      	ldr	r3, [r7, #12]
 801684a:	697a      	ldr	r2, [r7, #20]
 801684c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801684e:	68fb      	ldr	r3, [r7, #12]
 8016850:	699b      	ldr	r3, [r3, #24]
 8016852:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016856:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 801685a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 801685c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801685e:	687b      	ldr	r3, [r7, #4]
 8016860:	429a      	cmp	r2, r3
 8016862:	d901      	bls.n	8016868 <f_write+0x264>
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8016868:	68fb      	ldr	r3, [r7, #12]
 801686a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801686e:	68fb      	ldr	r3, [r7, #12]
 8016870:	699b      	ldr	r3, [r3, #24]
 8016872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016876:	4413      	add	r3, r2
 8016878:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801687a:	69f9      	ldr	r1, [r7, #28]
 801687c:	4618      	mov	r0, r3
 801687e:	f7fd fcc4 	bl	801420a <mem_cpy>
		fp->flag |= FA_DIRTY;
 8016882:	68fb      	ldr	r3, [r7, #12]
 8016884:	7d1b      	ldrb	r3, [r3, #20]
 8016886:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801688a:	b2da      	uxtb	r2, r3
 801688c:	68fb      	ldr	r3, [r7, #12]
 801688e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8016890:	69fa      	ldr	r2, [r7, #28]
 8016892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016894:	4413      	add	r3, r2
 8016896:	61fb      	str	r3, [r7, #28]
 8016898:	68fb      	ldr	r3, [r7, #12]
 801689a:	699a      	ldr	r2, [r3, #24]
 801689c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801689e:	441a      	add	r2, r3
 80168a0:	68fb      	ldr	r3, [r7, #12]
 80168a2:	619a      	str	r2, [r3, #24]
 80168a4:	68fb      	ldr	r3, [r7, #12]
 80168a6:	68da      	ldr	r2, [r3, #12]
 80168a8:	68fb      	ldr	r3, [r7, #12]
 80168aa:	699b      	ldr	r3, [r3, #24]
 80168ac:	429a      	cmp	r2, r3
 80168ae:	bf38      	it	cc
 80168b0:	461a      	movcc	r2, r3
 80168b2:	68fb      	ldr	r3, [r7, #12]
 80168b4:	60da      	str	r2, [r3, #12]
 80168b6:	683b      	ldr	r3, [r7, #0]
 80168b8:	681a      	ldr	r2, [r3, #0]
 80168ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80168bc:	441a      	add	r2, r3
 80168be:	683b      	ldr	r3, [r7, #0]
 80168c0:	601a      	str	r2, [r3, #0]
 80168c2:	687a      	ldr	r2, [r7, #4]
 80168c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80168c6:	1ad3      	subs	r3, r2, r3
 80168c8:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80168ca:	687b      	ldr	r3, [r7, #4]
 80168cc:	2b00      	cmp	r3, #0
 80168ce:	f47f aed4 	bne.w	801667a <f_write+0x76>
 80168d2:	e000      	b.n	80168d6 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80168d4:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80168d6:	68fb      	ldr	r3, [r7, #12]
 80168d8:	7d1b      	ldrb	r3, [r3, #20]
 80168da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80168de:	b2da      	uxtb	r2, r3
 80168e0:	68fb      	ldr	r3, [r7, #12]
 80168e2:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80168e4:	2300      	movs	r3, #0
}
 80168e6:	4618      	mov	r0, r3
 80168e8:	3730      	adds	r7, #48	@ 0x30
 80168ea:	46bd      	mov	sp, r7
 80168ec:	bd80      	pop	{r7, pc}

080168ee <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80168ee:	b580      	push	{r7, lr}
 80168f0:	b086      	sub	sp, #24
 80168f2:	af00      	add	r7, sp, #0
 80168f4:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80168f6:	687b      	ldr	r3, [r7, #4]
 80168f8:	f107 0208 	add.w	r2, r7, #8
 80168fc:	4611      	mov	r1, r2
 80168fe:	4618      	mov	r0, r3
 8016900:	f7ff fc4a 	bl	8016198 <validate>
 8016904:	4603      	mov	r3, r0
 8016906:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8016908:	7dfb      	ldrb	r3, [r7, #23]
 801690a:	2b00      	cmp	r3, #0
 801690c:	d168      	bne.n	80169e0 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 801690e:	687b      	ldr	r3, [r7, #4]
 8016910:	7d1b      	ldrb	r3, [r3, #20]
 8016912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016916:	2b00      	cmp	r3, #0
 8016918:	d062      	beq.n	80169e0 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801691a:	687b      	ldr	r3, [r7, #4]
 801691c:	7d1b      	ldrb	r3, [r3, #20]
 801691e:	b25b      	sxtb	r3, r3
 8016920:	2b00      	cmp	r3, #0
 8016922:	da15      	bge.n	8016950 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8016924:	68bb      	ldr	r3, [r7, #8]
 8016926:	7858      	ldrb	r0, [r3, #1]
 8016928:	687b      	ldr	r3, [r7, #4]
 801692a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801692e:	687b      	ldr	r3, [r7, #4]
 8016930:	6a1a      	ldr	r2, [r3, #32]
 8016932:	2301      	movs	r3, #1
 8016934:	f7fd fba8 	bl	8014088 <disk_write>
 8016938:	4603      	mov	r3, r0
 801693a:	2b00      	cmp	r3, #0
 801693c:	d001      	beq.n	8016942 <f_sync+0x54>
 801693e:	2301      	movs	r3, #1
 8016940:	e04f      	b.n	80169e2 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016942:	687b      	ldr	r3, [r7, #4]
 8016944:	7d1b      	ldrb	r3, [r3, #20]
 8016946:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801694a:	b2da      	uxtb	r2, r3
 801694c:	687b      	ldr	r3, [r7, #4]
 801694e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8016950:	f7fb fe98 	bl	8012684 <get_fattime>
 8016954:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8016956:	68ba      	ldr	r2, [r7, #8]
 8016958:	687b      	ldr	r3, [r7, #4]
 801695a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801695c:	4619      	mov	r1, r3
 801695e:	4610      	mov	r0, r2
 8016960:	f7fd fe82 	bl	8014668 <move_window>
 8016964:	4603      	mov	r3, r0
 8016966:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8016968:	7dfb      	ldrb	r3, [r7, #23]
 801696a:	2b00      	cmp	r3, #0
 801696c:	d138      	bne.n	80169e0 <f_sync+0xf2>
					dir = fp->dir_ptr;
 801696e:	687b      	ldr	r3, [r7, #4]
 8016970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016972:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8016974:	68fb      	ldr	r3, [r7, #12]
 8016976:	330b      	adds	r3, #11
 8016978:	781a      	ldrb	r2, [r3, #0]
 801697a:	68fb      	ldr	r3, [r7, #12]
 801697c:	330b      	adds	r3, #11
 801697e:	f042 0220 	orr.w	r2, r2, #32
 8016982:	b2d2      	uxtb	r2, r2
 8016984:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8016986:	687b      	ldr	r3, [r7, #4]
 8016988:	6818      	ldr	r0, [r3, #0]
 801698a:	687b      	ldr	r3, [r7, #4]
 801698c:	689b      	ldr	r3, [r3, #8]
 801698e:	461a      	mov	r2, r3
 8016990:	68f9      	ldr	r1, [r7, #12]
 8016992:	f7fe fb8c 	bl	80150ae <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8016996:	68fb      	ldr	r3, [r7, #12]
 8016998:	f103 021c 	add.w	r2, r3, #28
 801699c:	687b      	ldr	r3, [r7, #4]
 801699e:	68db      	ldr	r3, [r3, #12]
 80169a0:	4619      	mov	r1, r3
 80169a2:	4610      	mov	r0, r2
 80169a4:	f7fd fc05 	bl	80141b2 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80169a8:	68fb      	ldr	r3, [r7, #12]
 80169aa:	3316      	adds	r3, #22
 80169ac:	6939      	ldr	r1, [r7, #16]
 80169ae:	4618      	mov	r0, r3
 80169b0:	f7fd fbff 	bl	80141b2 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80169b4:	68fb      	ldr	r3, [r7, #12]
 80169b6:	3312      	adds	r3, #18
 80169b8:	2100      	movs	r1, #0
 80169ba:	4618      	mov	r0, r3
 80169bc:	f7fd fbde 	bl	801417c <st_word>
					fs->wflag = 1;
 80169c0:	68bb      	ldr	r3, [r7, #8]
 80169c2:	2201      	movs	r2, #1
 80169c4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80169c6:	68bb      	ldr	r3, [r7, #8]
 80169c8:	4618      	mov	r0, r3
 80169ca:	f7fd fe7b 	bl	80146c4 <sync_fs>
 80169ce:	4603      	mov	r3, r0
 80169d0:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80169d2:	687b      	ldr	r3, [r7, #4]
 80169d4:	7d1b      	ldrb	r3, [r3, #20]
 80169d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80169da:	b2da      	uxtb	r2, r3
 80169dc:	687b      	ldr	r3, [r7, #4]
 80169de:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80169e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80169e2:	4618      	mov	r0, r3
 80169e4:	3718      	adds	r7, #24
 80169e6:	46bd      	mov	sp, r7
 80169e8:	bd80      	pop	{r7, pc}

080169ea <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80169ea:	b580      	push	{r7, lr}
 80169ec:	b084      	sub	sp, #16
 80169ee:	af00      	add	r7, sp, #0
 80169f0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80169f2:	6878      	ldr	r0, [r7, #4]
 80169f4:	f7ff ff7b 	bl	80168ee <f_sync>
 80169f8:	4603      	mov	r3, r0
 80169fa:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80169fc:	7bfb      	ldrb	r3, [r7, #15]
 80169fe:	2b00      	cmp	r3, #0
 8016a00:	d118      	bne.n	8016a34 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8016a02:	687b      	ldr	r3, [r7, #4]
 8016a04:	f107 0208 	add.w	r2, r7, #8
 8016a08:	4611      	mov	r1, r2
 8016a0a:	4618      	mov	r0, r3
 8016a0c:	f7ff fbc4 	bl	8016198 <validate>
 8016a10:	4603      	mov	r3, r0
 8016a12:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8016a14:	7bfb      	ldrb	r3, [r7, #15]
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	d10c      	bne.n	8016a34 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8016a1a:	687b      	ldr	r3, [r7, #4]
 8016a1c:	691b      	ldr	r3, [r3, #16]
 8016a1e:	4618      	mov	r0, r3
 8016a20:	f7fd fd7e 	bl	8014520 <dec_lock>
 8016a24:	4603      	mov	r3, r0
 8016a26:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8016a28:	7bfb      	ldrb	r3, [r7, #15]
 8016a2a:	2b00      	cmp	r3, #0
 8016a2c:	d102      	bne.n	8016a34 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8016a2e:	687b      	ldr	r3, [r7, #4]
 8016a30:	2200      	movs	r2, #0
 8016a32:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8016a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8016a36:	4618      	mov	r0, r3
 8016a38:	3710      	adds	r7, #16
 8016a3a:	46bd      	mov	sp, r7
 8016a3c:	bd80      	pop	{r7, pc}

08016a3e <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8016a3e:	b580      	push	{r7, lr}
 8016a40:	b090      	sub	sp, #64	@ 0x40
 8016a42:	af00      	add	r7, sp, #0
 8016a44:	6078      	str	r0, [r7, #4]
 8016a46:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8016a48:	687b      	ldr	r3, [r7, #4]
 8016a4a:	f107 0208 	add.w	r2, r7, #8
 8016a4e:	4611      	mov	r1, r2
 8016a50:	4618      	mov	r0, r3
 8016a52:	f7ff fba1 	bl	8016198 <validate>
 8016a56:	4603      	mov	r3, r0
 8016a58:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8016a5c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016a60:	2b00      	cmp	r3, #0
 8016a62:	d103      	bne.n	8016a6c <f_lseek+0x2e>
 8016a64:	687b      	ldr	r3, [r7, #4]
 8016a66:	7d5b      	ldrb	r3, [r3, #21]
 8016a68:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8016a6c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016a70:	2b00      	cmp	r3, #0
 8016a72:	d002      	beq.n	8016a7a <f_lseek+0x3c>
 8016a74:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8016a78:	e1e6      	b.n	8016e48 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8016a7a:	687b      	ldr	r3, [r7, #4]
 8016a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016a7e:	2b00      	cmp	r3, #0
 8016a80:	f000 80d1 	beq.w	8016c26 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8016a84:	683b      	ldr	r3, [r7, #0]
 8016a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016a8a:	d15a      	bne.n	8016b42 <f_lseek+0x104>
			tbl = fp->cltbl;
 8016a8c:	687b      	ldr	r3, [r7, #4]
 8016a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016a90:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8016a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a94:	1d1a      	adds	r2, r3, #4
 8016a96:	627a      	str	r2, [r7, #36]	@ 0x24
 8016a98:	681b      	ldr	r3, [r3, #0]
 8016a9a:	617b      	str	r3, [r7, #20]
 8016a9c:	2302      	movs	r3, #2
 8016a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8016aa0:	687b      	ldr	r3, [r7, #4]
 8016aa2:	689b      	ldr	r3, [r3, #8]
 8016aa4:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 8016aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016aa8:	2b00      	cmp	r3, #0
 8016aaa:	d03a      	beq.n	8016b22 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8016aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016aae:	613b      	str	r3, [r7, #16]
 8016ab0:	2300      	movs	r3, #0
 8016ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016ab6:	3302      	adds	r3, #2
 8016ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8016aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016abc:	60fb      	str	r3, [r7, #12]
 8016abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016ac0:	3301      	adds	r3, #1
 8016ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8016ac4:	687b      	ldr	r3, [r7, #4]
 8016ac6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8016ac8:	4618      	mov	r0, r3
 8016aca:	f7fd fe88 	bl	80147de <get_fat>
 8016ace:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8016ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016ad2:	2b01      	cmp	r3, #1
 8016ad4:	d804      	bhi.n	8016ae0 <f_lseek+0xa2>
 8016ad6:	687b      	ldr	r3, [r7, #4]
 8016ad8:	2202      	movs	r2, #2
 8016ada:	755a      	strb	r2, [r3, #21]
 8016adc:	2302      	movs	r3, #2
 8016ade:	e1b3      	b.n	8016e48 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016ae6:	d104      	bne.n	8016af2 <f_lseek+0xb4>
 8016ae8:	687b      	ldr	r3, [r7, #4]
 8016aea:	2201      	movs	r2, #1
 8016aec:	755a      	strb	r2, [r3, #21]
 8016aee:	2301      	movs	r3, #1
 8016af0:	e1aa      	b.n	8016e48 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8016af2:	68fb      	ldr	r3, [r7, #12]
 8016af4:	3301      	adds	r3, #1
 8016af6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016af8:	429a      	cmp	r2, r3
 8016afa:	d0de      	beq.n	8016aba <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8016afc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016afe:	697b      	ldr	r3, [r7, #20]
 8016b00:	429a      	cmp	r2, r3
 8016b02:	d809      	bhi.n	8016b18 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8016b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b06:	1d1a      	adds	r2, r3, #4
 8016b08:	627a      	str	r2, [r7, #36]	@ 0x24
 8016b0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016b0c:	601a      	str	r2, [r3, #0]
 8016b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b10:	1d1a      	adds	r2, r3, #4
 8016b12:	627a      	str	r2, [r7, #36]	@ 0x24
 8016b14:	693a      	ldr	r2, [r7, #16]
 8016b16:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8016b18:	68bb      	ldr	r3, [r7, #8]
 8016b1a:	699b      	ldr	r3, [r3, #24]
 8016b1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016b1e:	429a      	cmp	r2, r3
 8016b20:	d3c4      	bcc.n	8016aac <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8016b22:	687b      	ldr	r3, [r7, #4]
 8016b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016b28:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8016b2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016b2c:	697b      	ldr	r3, [r7, #20]
 8016b2e:	429a      	cmp	r2, r3
 8016b30:	d803      	bhi.n	8016b3a <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8016b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016b34:	2200      	movs	r2, #0
 8016b36:	601a      	str	r2, [r3, #0]
 8016b38:	e184      	b.n	8016e44 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8016b3a:	2311      	movs	r3, #17
 8016b3c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8016b40:	e180      	b.n	8016e44 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8016b42:	687b      	ldr	r3, [r7, #4]
 8016b44:	68db      	ldr	r3, [r3, #12]
 8016b46:	683a      	ldr	r2, [r7, #0]
 8016b48:	429a      	cmp	r2, r3
 8016b4a:	d902      	bls.n	8016b52 <f_lseek+0x114>
 8016b4c:	687b      	ldr	r3, [r7, #4]
 8016b4e:	68db      	ldr	r3, [r3, #12]
 8016b50:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8016b52:	687b      	ldr	r3, [r7, #4]
 8016b54:	683a      	ldr	r2, [r7, #0]
 8016b56:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8016b58:	683b      	ldr	r3, [r7, #0]
 8016b5a:	2b00      	cmp	r3, #0
 8016b5c:	f000 8172 	beq.w	8016e44 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8016b60:	683b      	ldr	r3, [r7, #0]
 8016b62:	3b01      	subs	r3, #1
 8016b64:	4619      	mov	r1, r3
 8016b66:	6878      	ldr	r0, [r7, #4]
 8016b68:	f7fe f8c7 	bl	8014cfa <clmt_clust>
 8016b6c:	4602      	mov	r2, r0
 8016b6e:	687b      	ldr	r3, [r7, #4]
 8016b70:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8016b72:	68ba      	ldr	r2, [r7, #8]
 8016b74:	687b      	ldr	r3, [r7, #4]
 8016b76:	69db      	ldr	r3, [r3, #28]
 8016b78:	4619      	mov	r1, r3
 8016b7a:	4610      	mov	r0, r2
 8016b7c:	f7fd fe10 	bl	80147a0 <clust2sect>
 8016b80:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8016b82:	69bb      	ldr	r3, [r7, #24]
 8016b84:	2b00      	cmp	r3, #0
 8016b86:	d104      	bne.n	8016b92 <f_lseek+0x154>
 8016b88:	687b      	ldr	r3, [r7, #4]
 8016b8a:	2202      	movs	r2, #2
 8016b8c:	755a      	strb	r2, [r3, #21]
 8016b8e:	2302      	movs	r3, #2
 8016b90:	e15a      	b.n	8016e48 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8016b92:	683b      	ldr	r3, [r7, #0]
 8016b94:	3b01      	subs	r3, #1
 8016b96:	0a5b      	lsrs	r3, r3, #9
 8016b98:	68ba      	ldr	r2, [r7, #8]
 8016b9a:	8952      	ldrh	r2, [r2, #10]
 8016b9c:	3a01      	subs	r2, #1
 8016b9e:	4013      	ands	r3, r2
 8016ba0:	69ba      	ldr	r2, [r7, #24]
 8016ba2:	4413      	add	r3, r2
 8016ba4:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8016ba6:	687b      	ldr	r3, [r7, #4]
 8016ba8:	699b      	ldr	r3, [r3, #24]
 8016baa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016bae:	2b00      	cmp	r3, #0
 8016bb0:	f000 8148 	beq.w	8016e44 <f_lseek+0x406>
 8016bb4:	687b      	ldr	r3, [r7, #4]
 8016bb6:	6a1b      	ldr	r3, [r3, #32]
 8016bb8:	69ba      	ldr	r2, [r7, #24]
 8016bba:	429a      	cmp	r2, r3
 8016bbc:	f000 8142 	beq.w	8016e44 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8016bc0:	687b      	ldr	r3, [r7, #4]
 8016bc2:	7d1b      	ldrb	r3, [r3, #20]
 8016bc4:	b25b      	sxtb	r3, r3
 8016bc6:	2b00      	cmp	r3, #0
 8016bc8:	da18      	bge.n	8016bfc <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016bca:	68bb      	ldr	r3, [r7, #8]
 8016bcc:	7858      	ldrb	r0, [r3, #1]
 8016bce:	687b      	ldr	r3, [r7, #4]
 8016bd0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016bd4:	687b      	ldr	r3, [r7, #4]
 8016bd6:	6a1a      	ldr	r2, [r3, #32]
 8016bd8:	2301      	movs	r3, #1
 8016bda:	f7fd fa55 	bl	8014088 <disk_write>
 8016bde:	4603      	mov	r3, r0
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	d004      	beq.n	8016bee <f_lseek+0x1b0>
 8016be4:	687b      	ldr	r3, [r7, #4]
 8016be6:	2201      	movs	r2, #1
 8016be8:	755a      	strb	r2, [r3, #21]
 8016bea:	2301      	movs	r3, #1
 8016bec:	e12c      	b.n	8016e48 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8016bee:	687b      	ldr	r3, [r7, #4]
 8016bf0:	7d1b      	ldrb	r3, [r3, #20]
 8016bf2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016bf6:	b2da      	uxtb	r2, r3
 8016bf8:	687b      	ldr	r3, [r7, #4]
 8016bfa:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8016bfc:	68bb      	ldr	r3, [r7, #8]
 8016bfe:	7858      	ldrb	r0, [r3, #1]
 8016c00:	687b      	ldr	r3, [r7, #4]
 8016c02:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016c06:	2301      	movs	r3, #1
 8016c08:	69ba      	ldr	r2, [r7, #24]
 8016c0a:	f7fd fa1d 	bl	8014048 <disk_read>
 8016c0e:	4603      	mov	r3, r0
 8016c10:	2b00      	cmp	r3, #0
 8016c12:	d004      	beq.n	8016c1e <f_lseek+0x1e0>
 8016c14:	687b      	ldr	r3, [r7, #4]
 8016c16:	2201      	movs	r2, #1
 8016c18:	755a      	strb	r2, [r3, #21]
 8016c1a:	2301      	movs	r3, #1
 8016c1c:	e114      	b.n	8016e48 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8016c1e:	687b      	ldr	r3, [r7, #4]
 8016c20:	69ba      	ldr	r2, [r7, #24]
 8016c22:	621a      	str	r2, [r3, #32]
 8016c24:	e10e      	b.n	8016e44 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8016c26:	687b      	ldr	r3, [r7, #4]
 8016c28:	68db      	ldr	r3, [r3, #12]
 8016c2a:	683a      	ldr	r2, [r7, #0]
 8016c2c:	429a      	cmp	r2, r3
 8016c2e:	d908      	bls.n	8016c42 <f_lseek+0x204>
 8016c30:	687b      	ldr	r3, [r7, #4]
 8016c32:	7d1b      	ldrb	r3, [r3, #20]
 8016c34:	f003 0302 	and.w	r3, r3, #2
 8016c38:	2b00      	cmp	r3, #0
 8016c3a:	d102      	bne.n	8016c42 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8016c3c:	687b      	ldr	r3, [r7, #4]
 8016c3e:	68db      	ldr	r3, [r3, #12]
 8016c40:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8016c42:	687b      	ldr	r3, [r7, #4]
 8016c44:	699b      	ldr	r3, [r3, #24]
 8016c46:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8016c48:	2300      	movs	r3, #0
 8016c4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8016c4c:	687b      	ldr	r3, [r7, #4]
 8016c4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016c50:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8016c52:	683b      	ldr	r3, [r7, #0]
 8016c54:	2b00      	cmp	r3, #0
 8016c56:	f000 80a7 	beq.w	8016da8 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8016c5a:	68bb      	ldr	r3, [r7, #8]
 8016c5c:	895b      	ldrh	r3, [r3, #10]
 8016c5e:	025b      	lsls	r3, r3, #9
 8016c60:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8016c62:	6a3b      	ldr	r3, [r7, #32]
 8016c64:	2b00      	cmp	r3, #0
 8016c66:	d01b      	beq.n	8016ca0 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8016c68:	683b      	ldr	r3, [r7, #0]
 8016c6a:	1e5a      	subs	r2, r3, #1
 8016c6c:	69fb      	ldr	r3, [r7, #28]
 8016c6e:	fbb2 f2f3 	udiv	r2, r2, r3
 8016c72:	6a3b      	ldr	r3, [r7, #32]
 8016c74:	1e59      	subs	r1, r3, #1
 8016c76:	69fb      	ldr	r3, [r7, #28]
 8016c78:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8016c7c:	429a      	cmp	r2, r3
 8016c7e:	d30f      	bcc.n	8016ca0 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8016c80:	6a3b      	ldr	r3, [r7, #32]
 8016c82:	1e5a      	subs	r2, r3, #1
 8016c84:	69fb      	ldr	r3, [r7, #28]
 8016c86:	425b      	negs	r3, r3
 8016c88:	401a      	ands	r2, r3
 8016c8a:	687b      	ldr	r3, [r7, #4]
 8016c8c:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8016c8e:	687b      	ldr	r3, [r7, #4]
 8016c90:	699b      	ldr	r3, [r3, #24]
 8016c92:	683a      	ldr	r2, [r7, #0]
 8016c94:	1ad3      	subs	r3, r2, r3
 8016c96:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8016c98:	687b      	ldr	r3, [r7, #4]
 8016c9a:	69db      	ldr	r3, [r3, #28]
 8016c9c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8016c9e:	e022      	b.n	8016ce6 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8016ca0:	687b      	ldr	r3, [r7, #4]
 8016ca2:	689b      	ldr	r3, [r3, #8]
 8016ca4:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8016ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ca8:	2b00      	cmp	r3, #0
 8016caa:	d119      	bne.n	8016ce0 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8016cac:	687b      	ldr	r3, [r7, #4]
 8016cae:	2100      	movs	r1, #0
 8016cb0:	4618      	mov	r0, r3
 8016cb2:	f7fd ff8a 	bl	8014bca <create_chain>
 8016cb6:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8016cb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016cba:	2b01      	cmp	r3, #1
 8016cbc:	d104      	bne.n	8016cc8 <f_lseek+0x28a>
 8016cbe:	687b      	ldr	r3, [r7, #4]
 8016cc0:	2202      	movs	r2, #2
 8016cc2:	755a      	strb	r2, [r3, #21]
 8016cc4:	2302      	movs	r3, #2
 8016cc6:	e0bf      	b.n	8016e48 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016cce:	d104      	bne.n	8016cda <f_lseek+0x29c>
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	2201      	movs	r2, #1
 8016cd4:	755a      	strb	r2, [r3, #21]
 8016cd6:	2301      	movs	r3, #1
 8016cd8:	e0b6      	b.n	8016e48 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8016cda:	687b      	ldr	r3, [r7, #4]
 8016cdc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016cde:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8016ce0:	687b      	ldr	r3, [r7, #4]
 8016ce2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016ce4:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8016ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ce8:	2b00      	cmp	r3, #0
 8016cea:	d05d      	beq.n	8016da8 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8016cec:	e03a      	b.n	8016d64 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8016cee:	683a      	ldr	r2, [r7, #0]
 8016cf0:	69fb      	ldr	r3, [r7, #28]
 8016cf2:	1ad3      	subs	r3, r2, r3
 8016cf4:	603b      	str	r3, [r7, #0]
 8016cf6:	687b      	ldr	r3, [r7, #4]
 8016cf8:	699a      	ldr	r2, [r3, #24]
 8016cfa:	69fb      	ldr	r3, [r7, #28]
 8016cfc:	441a      	add	r2, r3
 8016cfe:	687b      	ldr	r3, [r7, #4]
 8016d00:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8016d02:	687b      	ldr	r3, [r7, #4]
 8016d04:	7d1b      	ldrb	r3, [r3, #20]
 8016d06:	f003 0302 	and.w	r3, r3, #2
 8016d0a:	2b00      	cmp	r3, #0
 8016d0c:	d00b      	beq.n	8016d26 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8016d0e:	687b      	ldr	r3, [r7, #4]
 8016d10:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016d12:	4618      	mov	r0, r3
 8016d14:	f7fd ff59 	bl	8014bca <create_chain>
 8016d18:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8016d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016d1c:	2b00      	cmp	r3, #0
 8016d1e:	d108      	bne.n	8016d32 <f_lseek+0x2f4>
							ofs = 0; break;
 8016d20:	2300      	movs	r3, #0
 8016d22:	603b      	str	r3, [r7, #0]
 8016d24:	e022      	b.n	8016d6c <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8016d26:	687b      	ldr	r3, [r7, #4]
 8016d28:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016d2a:	4618      	mov	r0, r3
 8016d2c:	f7fd fd57 	bl	80147de <get_fat>
 8016d30:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d38:	d104      	bne.n	8016d44 <f_lseek+0x306>
 8016d3a:	687b      	ldr	r3, [r7, #4]
 8016d3c:	2201      	movs	r2, #1
 8016d3e:	755a      	strb	r2, [r3, #21]
 8016d40:	2301      	movs	r3, #1
 8016d42:	e081      	b.n	8016e48 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8016d44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016d46:	2b01      	cmp	r3, #1
 8016d48:	d904      	bls.n	8016d54 <f_lseek+0x316>
 8016d4a:	68bb      	ldr	r3, [r7, #8]
 8016d4c:	699b      	ldr	r3, [r3, #24]
 8016d4e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016d50:	429a      	cmp	r2, r3
 8016d52:	d304      	bcc.n	8016d5e <f_lseek+0x320>
 8016d54:	687b      	ldr	r3, [r7, #4]
 8016d56:	2202      	movs	r2, #2
 8016d58:	755a      	strb	r2, [r3, #21]
 8016d5a:	2302      	movs	r3, #2
 8016d5c:	e074      	b.n	8016e48 <f_lseek+0x40a>
					fp->clust = clst;
 8016d5e:	687b      	ldr	r3, [r7, #4]
 8016d60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016d62:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8016d64:	683a      	ldr	r2, [r7, #0]
 8016d66:	69fb      	ldr	r3, [r7, #28]
 8016d68:	429a      	cmp	r2, r3
 8016d6a:	d8c0      	bhi.n	8016cee <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8016d6c:	687b      	ldr	r3, [r7, #4]
 8016d6e:	699a      	ldr	r2, [r3, #24]
 8016d70:	683b      	ldr	r3, [r7, #0]
 8016d72:	441a      	add	r2, r3
 8016d74:	687b      	ldr	r3, [r7, #4]
 8016d76:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8016d78:	683b      	ldr	r3, [r7, #0]
 8016d7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016d7e:	2b00      	cmp	r3, #0
 8016d80:	d012      	beq.n	8016da8 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8016d82:	68bb      	ldr	r3, [r7, #8]
 8016d84:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016d86:	4618      	mov	r0, r3
 8016d88:	f7fd fd0a 	bl	80147a0 <clust2sect>
 8016d8c:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8016d8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016d90:	2b00      	cmp	r3, #0
 8016d92:	d104      	bne.n	8016d9e <f_lseek+0x360>
 8016d94:	687b      	ldr	r3, [r7, #4]
 8016d96:	2202      	movs	r2, #2
 8016d98:	755a      	strb	r2, [r3, #21]
 8016d9a:	2302      	movs	r3, #2
 8016d9c:	e054      	b.n	8016e48 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8016d9e:	683b      	ldr	r3, [r7, #0]
 8016da0:	0a5b      	lsrs	r3, r3, #9
 8016da2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016da4:	4413      	add	r3, r2
 8016da6:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8016da8:	687b      	ldr	r3, [r7, #4]
 8016daa:	699a      	ldr	r2, [r3, #24]
 8016dac:	687b      	ldr	r3, [r7, #4]
 8016dae:	68db      	ldr	r3, [r3, #12]
 8016db0:	429a      	cmp	r2, r3
 8016db2:	d90a      	bls.n	8016dca <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8016db4:	687b      	ldr	r3, [r7, #4]
 8016db6:	699a      	ldr	r2, [r3, #24]
 8016db8:	687b      	ldr	r3, [r7, #4]
 8016dba:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8016dbc:	687b      	ldr	r3, [r7, #4]
 8016dbe:	7d1b      	ldrb	r3, [r3, #20]
 8016dc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016dc4:	b2da      	uxtb	r2, r3
 8016dc6:	687b      	ldr	r3, [r7, #4]
 8016dc8:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8016dca:	687b      	ldr	r3, [r7, #4]
 8016dcc:	699b      	ldr	r3, [r3, #24]
 8016dce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016dd2:	2b00      	cmp	r3, #0
 8016dd4:	d036      	beq.n	8016e44 <f_lseek+0x406>
 8016dd6:	687b      	ldr	r3, [r7, #4]
 8016dd8:	6a1b      	ldr	r3, [r3, #32]
 8016dda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016ddc:	429a      	cmp	r2, r3
 8016dde:	d031      	beq.n	8016e44 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8016de0:	687b      	ldr	r3, [r7, #4]
 8016de2:	7d1b      	ldrb	r3, [r3, #20]
 8016de4:	b25b      	sxtb	r3, r3
 8016de6:	2b00      	cmp	r3, #0
 8016de8:	da18      	bge.n	8016e1c <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016dea:	68bb      	ldr	r3, [r7, #8]
 8016dec:	7858      	ldrb	r0, [r3, #1]
 8016dee:	687b      	ldr	r3, [r7, #4]
 8016df0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016df4:	687b      	ldr	r3, [r7, #4]
 8016df6:	6a1a      	ldr	r2, [r3, #32]
 8016df8:	2301      	movs	r3, #1
 8016dfa:	f7fd f945 	bl	8014088 <disk_write>
 8016dfe:	4603      	mov	r3, r0
 8016e00:	2b00      	cmp	r3, #0
 8016e02:	d004      	beq.n	8016e0e <f_lseek+0x3d0>
 8016e04:	687b      	ldr	r3, [r7, #4]
 8016e06:	2201      	movs	r2, #1
 8016e08:	755a      	strb	r2, [r3, #21]
 8016e0a:	2301      	movs	r3, #1
 8016e0c:	e01c      	b.n	8016e48 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016e0e:	687b      	ldr	r3, [r7, #4]
 8016e10:	7d1b      	ldrb	r3, [r3, #20]
 8016e12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016e16:	b2da      	uxtb	r2, r3
 8016e18:	687b      	ldr	r3, [r7, #4]
 8016e1a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8016e1c:	68bb      	ldr	r3, [r7, #8]
 8016e1e:	7858      	ldrb	r0, [r3, #1]
 8016e20:	687b      	ldr	r3, [r7, #4]
 8016e22:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016e26:	2301      	movs	r3, #1
 8016e28:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016e2a:	f7fd f90d 	bl	8014048 <disk_read>
 8016e2e:	4603      	mov	r3, r0
 8016e30:	2b00      	cmp	r3, #0
 8016e32:	d004      	beq.n	8016e3e <f_lseek+0x400>
 8016e34:	687b      	ldr	r3, [r7, #4]
 8016e36:	2201      	movs	r2, #1
 8016e38:	755a      	strb	r2, [r3, #21]
 8016e3a:	2301      	movs	r3, #1
 8016e3c:	e004      	b.n	8016e48 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8016e3e:	687b      	ldr	r3, [r7, #4]
 8016e40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016e42:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8016e44:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8016e48:	4618      	mov	r0, r3
 8016e4a:	3740      	adds	r7, #64	@ 0x40
 8016e4c:	46bd      	mov	sp, r7
 8016e4e:	bd80      	pop	{r7, pc}

08016e50 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8016e50:	b480      	push	{r7}
 8016e52:	b087      	sub	sp, #28
 8016e54:	af00      	add	r7, sp, #0
 8016e56:	60f8      	str	r0, [r7, #12]
 8016e58:	60b9      	str	r1, [r7, #8]
 8016e5a:	4613      	mov	r3, r2
 8016e5c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8016e5e:	2301      	movs	r3, #1
 8016e60:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8016e62:	2300      	movs	r3, #0
 8016e64:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8016e66:	4b1f      	ldr	r3, [pc, #124]	@ (8016ee4 <FATFS_LinkDriverEx+0x94>)
 8016e68:	7a5b      	ldrb	r3, [r3, #9]
 8016e6a:	b2db      	uxtb	r3, r3
 8016e6c:	2b00      	cmp	r3, #0
 8016e6e:	d131      	bne.n	8016ed4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8016e70:	4b1c      	ldr	r3, [pc, #112]	@ (8016ee4 <FATFS_LinkDriverEx+0x94>)
 8016e72:	7a5b      	ldrb	r3, [r3, #9]
 8016e74:	b2db      	uxtb	r3, r3
 8016e76:	461a      	mov	r2, r3
 8016e78:	4b1a      	ldr	r3, [pc, #104]	@ (8016ee4 <FATFS_LinkDriverEx+0x94>)
 8016e7a:	2100      	movs	r1, #0
 8016e7c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8016e7e:	4b19      	ldr	r3, [pc, #100]	@ (8016ee4 <FATFS_LinkDriverEx+0x94>)
 8016e80:	7a5b      	ldrb	r3, [r3, #9]
 8016e82:	b2db      	uxtb	r3, r3
 8016e84:	4a17      	ldr	r2, [pc, #92]	@ (8016ee4 <FATFS_LinkDriverEx+0x94>)
 8016e86:	009b      	lsls	r3, r3, #2
 8016e88:	4413      	add	r3, r2
 8016e8a:	68fa      	ldr	r2, [r7, #12]
 8016e8c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8016e8e:	4b15      	ldr	r3, [pc, #84]	@ (8016ee4 <FATFS_LinkDriverEx+0x94>)
 8016e90:	7a5b      	ldrb	r3, [r3, #9]
 8016e92:	b2db      	uxtb	r3, r3
 8016e94:	461a      	mov	r2, r3
 8016e96:	4b13      	ldr	r3, [pc, #76]	@ (8016ee4 <FATFS_LinkDriverEx+0x94>)
 8016e98:	4413      	add	r3, r2
 8016e9a:	79fa      	ldrb	r2, [r7, #7]
 8016e9c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8016e9e:	4b11      	ldr	r3, [pc, #68]	@ (8016ee4 <FATFS_LinkDriverEx+0x94>)
 8016ea0:	7a5b      	ldrb	r3, [r3, #9]
 8016ea2:	b2db      	uxtb	r3, r3
 8016ea4:	1c5a      	adds	r2, r3, #1
 8016ea6:	b2d1      	uxtb	r1, r2
 8016ea8:	4a0e      	ldr	r2, [pc, #56]	@ (8016ee4 <FATFS_LinkDriverEx+0x94>)
 8016eaa:	7251      	strb	r1, [r2, #9]
 8016eac:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8016eae:	7dbb      	ldrb	r3, [r7, #22]
 8016eb0:	3330      	adds	r3, #48	@ 0x30
 8016eb2:	b2da      	uxtb	r2, r3
 8016eb4:	68bb      	ldr	r3, [r7, #8]
 8016eb6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8016eb8:	68bb      	ldr	r3, [r7, #8]
 8016eba:	3301      	adds	r3, #1
 8016ebc:	223a      	movs	r2, #58	@ 0x3a
 8016ebe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8016ec0:	68bb      	ldr	r3, [r7, #8]
 8016ec2:	3302      	adds	r3, #2
 8016ec4:	222f      	movs	r2, #47	@ 0x2f
 8016ec6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8016ec8:	68bb      	ldr	r3, [r7, #8]
 8016eca:	3303      	adds	r3, #3
 8016ecc:	2200      	movs	r2, #0
 8016ece:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8016ed0:	2300      	movs	r3, #0
 8016ed2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8016ed4:	7dfb      	ldrb	r3, [r7, #23]
}
 8016ed6:	4618      	mov	r0, r3
 8016ed8:	371c      	adds	r7, #28
 8016eda:	46bd      	mov	sp, r7
 8016edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ee0:	4770      	bx	lr
 8016ee2:	bf00      	nop
 8016ee4:	20002bb4 	.word	0x20002bb4

08016ee8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8016ee8:	b580      	push	{r7, lr}
 8016eea:	b082      	sub	sp, #8
 8016eec:	af00      	add	r7, sp, #0
 8016eee:	6078      	str	r0, [r7, #4]
 8016ef0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8016ef2:	2200      	movs	r2, #0
 8016ef4:	6839      	ldr	r1, [r7, #0]
 8016ef6:	6878      	ldr	r0, [r7, #4]
 8016ef8:	f7ff ffaa 	bl	8016e50 <FATFS_LinkDriverEx>
 8016efc:	4603      	mov	r3, r0
}
 8016efe:	4618      	mov	r0, r3
 8016f00:	3708      	adds	r7, #8
 8016f02:	46bd      	mov	sp, r7
 8016f04:	bd80      	pop	{r7, pc}
	...

08016f08 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8016f08:	b480      	push	{r7}
 8016f0a:	b085      	sub	sp, #20
 8016f0c:	af00      	add	r7, sp, #0
 8016f0e:	4603      	mov	r3, r0
 8016f10:	6039      	str	r1, [r7, #0]
 8016f12:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8016f14:	88fb      	ldrh	r3, [r7, #6]
 8016f16:	2b7f      	cmp	r3, #127	@ 0x7f
 8016f18:	d802      	bhi.n	8016f20 <ff_convert+0x18>
		c = chr;
 8016f1a:	88fb      	ldrh	r3, [r7, #6]
 8016f1c:	81fb      	strh	r3, [r7, #14]
 8016f1e:	e025      	b.n	8016f6c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8016f20:	683b      	ldr	r3, [r7, #0]
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	d00b      	beq.n	8016f3e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8016f26:	88fb      	ldrh	r3, [r7, #6]
 8016f28:	2bff      	cmp	r3, #255	@ 0xff
 8016f2a:	d805      	bhi.n	8016f38 <ff_convert+0x30>
 8016f2c:	88fb      	ldrh	r3, [r7, #6]
 8016f2e:	3b80      	subs	r3, #128	@ 0x80
 8016f30:	4a12      	ldr	r2, [pc, #72]	@ (8016f7c <ff_convert+0x74>)
 8016f32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016f36:	e000      	b.n	8016f3a <ff_convert+0x32>
 8016f38:	2300      	movs	r3, #0
 8016f3a:	81fb      	strh	r3, [r7, #14]
 8016f3c:	e016      	b.n	8016f6c <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8016f3e:	2300      	movs	r3, #0
 8016f40:	81fb      	strh	r3, [r7, #14]
 8016f42:	e009      	b.n	8016f58 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8016f44:	89fb      	ldrh	r3, [r7, #14]
 8016f46:	4a0d      	ldr	r2, [pc, #52]	@ (8016f7c <ff_convert+0x74>)
 8016f48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016f4c:	88fa      	ldrh	r2, [r7, #6]
 8016f4e:	429a      	cmp	r2, r3
 8016f50:	d006      	beq.n	8016f60 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8016f52:	89fb      	ldrh	r3, [r7, #14]
 8016f54:	3301      	adds	r3, #1
 8016f56:	81fb      	strh	r3, [r7, #14]
 8016f58:	89fb      	ldrh	r3, [r7, #14]
 8016f5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8016f5c:	d9f2      	bls.n	8016f44 <ff_convert+0x3c>
 8016f5e:	e000      	b.n	8016f62 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8016f60:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8016f62:	89fb      	ldrh	r3, [r7, #14]
 8016f64:	3380      	adds	r3, #128	@ 0x80
 8016f66:	b29b      	uxth	r3, r3
 8016f68:	b2db      	uxtb	r3, r3
 8016f6a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8016f6c:	89fb      	ldrh	r3, [r7, #14]
}
 8016f6e:	4618      	mov	r0, r3
 8016f70:	3714      	adds	r7, #20
 8016f72:	46bd      	mov	sp, r7
 8016f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f78:	4770      	bx	lr
 8016f7a:	bf00      	nop
 8016f7c:	0801c798 	.word	0x0801c798

08016f80 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8016f80:	b480      	push	{r7}
 8016f82:	b087      	sub	sp, #28
 8016f84:	af00      	add	r7, sp, #0
 8016f86:	4603      	mov	r3, r0
 8016f88:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8016f8a:	88fb      	ldrh	r3, [r7, #6]
 8016f8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016f90:	d201      	bcs.n	8016f96 <ff_wtoupper+0x16>
 8016f92:	4b3e      	ldr	r3, [pc, #248]	@ (801708c <ff_wtoupper+0x10c>)
 8016f94:	e000      	b.n	8016f98 <ff_wtoupper+0x18>
 8016f96:	4b3e      	ldr	r3, [pc, #248]	@ (8017090 <ff_wtoupper+0x110>)
 8016f98:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8016f9a:	697b      	ldr	r3, [r7, #20]
 8016f9c:	1c9a      	adds	r2, r3, #2
 8016f9e:	617a      	str	r2, [r7, #20]
 8016fa0:	881b      	ldrh	r3, [r3, #0]
 8016fa2:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8016fa4:	8a7b      	ldrh	r3, [r7, #18]
 8016fa6:	2b00      	cmp	r3, #0
 8016fa8:	d068      	beq.n	801707c <ff_wtoupper+0xfc>
 8016faa:	88fa      	ldrh	r2, [r7, #6]
 8016fac:	8a7b      	ldrh	r3, [r7, #18]
 8016fae:	429a      	cmp	r2, r3
 8016fb0:	d364      	bcc.n	801707c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8016fb2:	697b      	ldr	r3, [r7, #20]
 8016fb4:	1c9a      	adds	r2, r3, #2
 8016fb6:	617a      	str	r2, [r7, #20]
 8016fb8:	881b      	ldrh	r3, [r3, #0]
 8016fba:	823b      	strh	r3, [r7, #16]
 8016fbc:	8a3b      	ldrh	r3, [r7, #16]
 8016fbe:	0a1b      	lsrs	r3, r3, #8
 8016fc0:	81fb      	strh	r3, [r7, #14]
 8016fc2:	8a3b      	ldrh	r3, [r7, #16]
 8016fc4:	b2db      	uxtb	r3, r3
 8016fc6:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8016fc8:	88fa      	ldrh	r2, [r7, #6]
 8016fca:	8a79      	ldrh	r1, [r7, #18]
 8016fcc:	8a3b      	ldrh	r3, [r7, #16]
 8016fce:	440b      	add	r3, r1
 8016fd0:	429a      	cmp	r2, r3
 8016fd2:	da49      	bge.n	8017068 <ff_wtoupper+0xe8>
			switch (cmd) {
 8016fd4:	89fb      	ldrh	r3, [r7, #14]
 8016fd6:	2b08      	cmp	r3, #8
 8016fd8:	d84f      	bhi.n	801707a <ff_wtoupper+0xfa>
 8016fda:	a201      	add	r2, pc, #4	@ (adr r2, 8016fe0 <ff_wtoupper+0x60>)
 8016fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016fe0:	08017005 	.word	0x08017005
 8016fe4:	08017017 	.word	0x08017017
 8016fe8:	0801702d 	.word	0x0801702d
 8016fec:	08017035 	.word	0x08017035
 8016ff0:	0801703d 	.word	0x0801703d
 8016ff4:	08017045 	.word	0x08017045
 8016ff8:	0801704d 	.word	0x0801704d
 8016ffc:	08017055 	.word	0x08017055
 8017000:	0801705d 	.word	0x0801705d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8017004:	88fa      	ldrh	r2, [r7, #6]
 8017006:	8a7b      	ldrh	r3, [r7, #18]
 8017008:	1ad3      	subs	r3, r2, r3
 801700a:	005b      	lsls	r3, r3, #1
 801700c:	697a      	ldr	r2, [r7, #20]
 801700e:	4413      	add	r3, r2
 8017010:	881b      	ldrh	r3, [r3, #0]
 8017012:	80fb      	strh	r3, [r7, #6]
 8017014:	e027      	b.n	8017066 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8017016:	88fa      	ldrh	r2, [r7, #6]
 8017018:	8a7b      	ldrh	r3, [r7, #18]
 801701a:	1ad3      	subs	r3, r2, r3
 801701c:	b29b      	uxth	r3, r3
 801701e:	f003 0301 	and.w	r3, r3, #1
 8017022:	b29b      	uxth	r3, r3
 8017024:	88fa      	ldrh	r2, [r7, #6]
 8017026:	1ad3      	subs	r3, r2, r3
 8017028:	80fb      	strh	r3, [r7, #6]
 801702a:	e01c      	b.n	8017066 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 801702c:	88fb      	ldrh	r3, [r7, #6]
 801702e:	3b10      	subs	r3, #16
 8017030:	80fb      	strh	r3, [r7, #6]
 8017032:	e018      	b.n	8017066 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8017034:	88fb      	ldrh	r3, [r7, #6]
 8017036:	3b20      	subs	r3, #32
 8017038:	80fb      	strh	r3, [r7, #6]
 801703a:	e014      	b.n	8017066 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 801703c:	88fb      	ldrh	r3, [r7, #6]
 801703e:	3b30      	subs	r3, #48	@ 0x30
 8017040:	80fb      	strh	r3, [r7, #6]
 8017042:	e010      	b.n	8017066 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8017044:	88fb      	ldrh	r3, [r7, #6]
 8017046:	3b1a      	subs	r3, #26
 8017048:	80fb      	strh	r3, [r7, #6]
 801704a:	e00c      	b.n	8017066 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 801704c:	88fb      	ldrh	r3, [r7, #6]
 801704e:	3308      	adds	r3, #8
 8017050:	80fb      	strh	r3, [r7, #6]
 8017052:	e008      	b.n	8017066 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8017054:	88fb      	ldrh	r3, [r7, #6]
 8017056:	3b50      	subs	r3, #80	@ 0x50
 8017058:	80fb      	strh	r3, [r7, #6]
 801705a:	e004      	b.n	8017066 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 801705c:	88fb      	ldrh	r3, [r7, #6]
 801705e:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8017062:	80fb      	strh	r3, [r7, #6]
 8017064:	bf00      	nop
			}
			break;
 8017066:	e008      	b.n	801707a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8017068:	89fb      	ldrh	r3, [r7, #14]
 801706a:	2b00      	cmp	r3, #0
 801706c:	d195      	bne.n	8016f9a <ff_wtoupper+0x1a>
 801706e:	8a3b      	ldrh	r3, [r7, #16]
 8017070:	005b      	lsls	r3, r3, #1
 8017072:	697a      	ldr	r2, [r7, #20]
 8017074:	4413      	add	r3, r2
 8017076:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8017078:	e78f      	b.n	8016f9a <ff_wtoupper+0x1a>
			break;
 801707a:	bf00      	nop
	}

	return chr;
 801707c:	88fb      	ldrh	r3, [r7, #6]
}
 801707e:	4618      	mov	r0, r3
 8017080:	371c      	adds	r7, #28
 8017082:	46bd      	mov	sp, r7
 8017084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017088:	4770      	bx	lr
 801708a:	bf00      	nop
 801708c:	0801c898 	.word	0x0801c898
 8017090:	0801ca8c 	.word	0x0801ca8c

08017094 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8017094:	b580      	push	{r7, lr}
 8017096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8017098:	2200      	movs	r2, #0
 801709a:	4912      	ldr	r1, [pc, #72]	@ (80170e4 <MX_USB_Device_Init+0x50>)
 801709c:	4812      	ldr	r0, [pc, #72]	@ (80170e8 <MX_USB_Device_Init+0x54>)
 801709e:	f7fb fe71 	bl	8012d84 <USBD_Init>
 80170a2:	4603      	mov	r3, r0
 80170a4:	2b00      	cmp	r3, #0
 80170a6:	d001      	beq.n	80170ac <MX_USB_Device_Init+0x18>
    Error_Handler();
 80170a8:	f7ed fb50 	bl	800474c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 80170ac:	490f      	ldr	r1, [pc, #60]	@ (80170ec <MX_USB_Device_Init+0x58>)
 80170ae:	480e      	ldr	r0, [pc, #56]	@ (80170e8 <MX_USB_Device_Init+0x54>)
 80170b0:	f7fb fe98 	bl	8012de4 <USBD_RegisterClass>
 80170b4:	4603      	mov	r3, r0
 80170b6:	2b00      	cmp	r3, #0
 80170b8:	d001      	beq.n	80170be <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80170ba:	f7ed fb47 	bl	800474c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80170be:	490c      	ldr	r1, [pc, #48]	@ (80170f0 <MX_USB_Device_Init+0x5c>)
 80170c0:	4809      	ldr	r0, [pc, #36]	@ (80170e8 <MX_USB_Device_Init+0x54>)
 80170c2:	f7fb fdb9 	bl	8012c38 <USBD_CDC_RegisterInterface>
 80170c6:	4603      	mov	r3, r0
 80170c8:	2b00      	cmp	r3, #0
 80170ca:	d001      	beq.n	80170d0 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 80170cc:	f7ed fb3e 	bl	800474c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80170d0:	4805      	ldr	r0, [pc, #20]	@ (80170e8 <MX_USB_Device_Init+0x54>)
 80170d2:	f7fb feae 	bl	8012e32 <USBD_Start>
 80170d6:	4603      	mov	r3, r0
 80170d8:	2b00      	cmp	r3, #0
 80170da:	d001      	beq.n	80170e0 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80170dc:	f7ed fb36 	bl	800474c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80170e0:	bf00      	nop
 80170e2:	bd80      	pop	{r7, pc}
 80170e4:	2000014c 	.word	0x2000014c
 80170e8:	20002bc0 	.word	0x20002bc0
 80170ec:	20000034 	.word	0x20000034
 80170f0:	20000138 	.word	0x20000138

080170f4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80170f4:	b580      	push	{r7, lr}
 80170f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80170f8:	2200      	movs	r2, #0
 80170fa:	4905      	ldr	r1, [pc, #20]	@ (8017110 <CDC_Init_FS+0x1c>)
 80170fc:	4805      	ldr	r0, [pc, #20]	@ (8017114 <CDC_Init_FS+0x20>)
 80170fe:	f7fb fdb0 	bl	8012c62 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8017102:	4905      	ldr	r1, [pc, #20]	@ (8017118 <CDC_Init_FS+0x24>)
 8017104:	4803      	ldr	r0, [pc, #12]	@ (8017114 <CDC_Init_FS+0x20>)
 8017106:	f7fb fdca 	bl	8012c9e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801710a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801710c:	4618      	mov	r0, r3
 801710e:	bd80      	pop	{r7, pc}
 8017110:	20003290 	.word	0x20003290
 8017114:	20002bc0 	.word	0x20002bc0
 8017118:	20002e90 	.word	0x20002e90

0801711c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801711c:	b480      	push	{r7}
 801711e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017120:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8017122:	4618      	mov	r0, r3
 8017124:	46bd      	mov	sp, r7
 8017126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801712a:	4770      	bx	lr

0801712c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801712c:	b480      	push	{r7}
 801712e:	b083      	sub	sp, #12
 8017130:	af00      	add	r7, sp, #0
 8017132:	4603      	mov	r3, r0
 8017134:	6039      	str	r1, [r7, #0]
 8017136:	71fb      	strb	r3, [r7, #7]
 8017138:	4613      	mov	r3, r2
 801713a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 801713c:	79fb      	ldrb	r3, [r7, #7]
 801713e:	2b23      	cmp	r3, #35	@ 0x23
 8017140:	d84a      	bhi.n	80171d8 <CDC_Control_FS+0xac>
 8017142:	a201      	add	r2, pc, #4	@ (adr r2, 8017148 <CDC_Control_FS+0x1c>)
 8017144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017148:	080171d9 	.word	0x080171d9
 801714c:	080171d9 	.word	0x080171d9
 8017150:	080171d9 	.word	0x080171d9
 8017154:	080171d9 	.word	0x080171d9
 8017158:	080171d9 	.word	0x080171d9
 801715c:	080171d9 	.word	0x080171d9
 8017160:	080171d9 	.word	0x080171d9
 8017164:	080171d9 	.word	0x080171d9
 8017168:	080171d9 	.word	0x080171d9
 801716c:	080171d9 	.word	0x080171d9
 8017170:	080171d9 	.word	0x080171d9
 8017174:	080171d9 	.word	0x080171d9
 8017178:	080171d9 	.word	0x080171d9
 801717c:	080171d9 	.word	0x080171d9
 8017180:	080171d9 	.word	0x080171d9
 8017184:	080171d9 	.word	0x080171d9
 8017188:	080171d9 	.word	0x080171d9
 801718c:	080171d9 	.word	0x080171d9
 8017190:	080171d9 	.word	0x080171d9
 8017194:	080171d9 	.word	0x080171d9
 8017198:	080171d9 	.word	0x080171d9
 801719c:	080171d9 	.word	0x080171d9
 80171a0:	080171d9 	.word	0x080171d9
 80171a4:	080171d9 	.word	0x080171d9
 80171a8:	080171d9 	.word	0x080171d9
 80171ac:	080171d9 	.word	0x080171d9
 80171b0:	080171d9 	.word	0x080171d9
 80171b4:	080171d9 	.word	0x080171d9
 80171b8:	080171d9 	.word	0x080171d9
 80171bc:	080171d9 	.word	0x080171d9
 80171c0:	080171d9 	.word	0x080171d9
 80171c4:	080171d9 	.word	0x080171d9
 80171c8:	080171d9 	.word	0x080171d9
 80171cc:	080171d9 	.word	0x080171d9
 80171d0:	080171d9 	.word	0x080171d9
 80171d4:	080171d9 	.word	0x080171d9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80171d8:	bf00      	nop
  }

  return (USBD_OK);
 80171da:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80171dc:	4618      	mov	r0, r3
 80171de:	370c      	adds	r7, #12
 80171e0:	46bd      	mov	sp, r7
 80171e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171e6:	4770      	bx	lr

080171e8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80171e8:	b580      	push	{r7, lr}
 80171ea:	b082      	sub	sp, #8
 80171ec:	af00      	add	r7, sp, #0
 80171ee:	6078      	str	r0, [r7, #4]
 80171f0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80171f2:	6879      	ldr	r1, [r7, #4]
 80171f4:	4805      	ldr	r0, [pc, #20]	@ (801720c <CDC_Receive_FS+0x24>)
 80171f6:	f7fb fd52 	bl	8012c9e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80171fa:	4804      	ldr	r0, [pc, #16]	@ (801720c <CDC_Receive_FS+0x24>)
 80171fc:	f7fb fd98 	bl	8012d30 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8017200:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8017202:	4618      	mov	r0, r3
 8017204:	3708      	adds	r7, #8
 8017206:	46bd      	mov	sp, r7
 8017208:	bd80      	pop	{r7, pc}
 801720a:	bf00      	nop
 801720c:	20002bc0 	.word	0x20002bc0

08017210 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8017210:	b580      	push	{r7, lr}
 8017212:	b084      	sub	sp, #16
 8017214:	af00      	add	r7, sp, #0
 8017216:	6078      	str	r0, [r7, #4]
 8017218:	460b      	mov	r3, r1
 801721a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801721c:	2300      	movs	r3, #0
 801721e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8017220:	4b0d      	ldr	r3, [pc, #52]	@ (8017258 <CDC_Transmit_FS+0x48>)
 8017222:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8017226:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8017228:	68bb      	ldr	r3, [r7, #8]
 801722a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801722e:	2b00      	cmp	r3, #0
 8017230:	d001      	beq.n	8017236 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8017232:	2301      	movs	r3, #1
 8017234:	e00b      	b.n	801724e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8017236:	887b      	ldrh	r3, [r7, #2]
 8017238:	461a      	mov	r2, r3
 801723a:	6879      	ldr	r1, [r7, #4]
 801723c:	4806      	ldr	r0, [pc, #24]	@ (8017258 <CDC_Transmit_FS+0x48>)
 801723e:	f7fb fd10 	bl	8012c62 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8017242:	4805      	ldr	r0, [pc, #20]	@ (8017258 <CDC_Transmit_FS+0x48>)
 8017244:	f7fb fd44 	bl	8012cd0 <USBD_CDC_TransmitPacket>
 8017248:	4603      	mov	r3, r0
 801724a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 801724c:	7bfb      	ldrb	r3, [r7, #15]
}
 801724e:	4618      	mov	r0, r3
 8017250:	3710      	adds	r7, #16
 8017252:	46bd      	mov	sp, r7
 8017254:	bd80      	pop	{r7, pc}
 8017256:	bf00      	nop
 8017258:	20002bc0 	.word	0x20002bc0

0801725c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801725c:	b480      	push	{r7}
 801725e:	b087      	sub	sp, #28
 8017260:	af00      	add	r7, sp, #0
 8017262:	60f8      	str	r0, [r7, #12]
 8017264:	60b9      	str	r1, [r7, #8]
 8017266:	4613      	mov	r3, r2
 8017268:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801726a:	2300      	movs	r3, #0
 801726c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801726e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017272:	4618      	mov	r0, r3
 8017274:	371c      	adds	r7, #28
 8017276:	46bd      	mov	sp, r7
 8017278:	f85d 7b04 	ldr.w	r7, [sp], #4
 801727c:	4770      	bx	lr
	...

08017280 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017280:	b480      	push	{r7}
 8017282:	b083      	sub	sp, #12
 8017284:	af00      	add	r7, sp, #0
 8017286:	4603      	mov	r3, r0
 8017288:	6039      	str	r1, [r7, #0]
 801728a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 801728c:	683b      	ldr	r3, [r7, #0]
 801728e:	2212      	movs	r2, #18
 8017290:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8017292:	4b03      	ldr	r3, [pc, #12]	@ (80172a0 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8017294:	4618      	mov	r0, r3
 8017296:	370c      	adds	r7, #12
 8017298:	46bd      	mov	sp, r7
 801729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801729e:	4770      	bx	lr
 80172a0:	2000016c 	.word	0x2000016c

080172a4 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80172a4:	b480      	push	{r7}
 80172a6:	b083      	sub	sp, #12
 80172a8:	af00      	add	r7, sp, #0
 80172aa:	4603      	mov	r3, r0
 80172ac:	6039      	str	r1, [r7, #0]
 80172ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80172b0:	683b      	ldr	r3, [r7, #0]
 80172b2:	2204      	movs	r2, #4
 80172b4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80172b6:	4b03      	ldr	r3, [pc, #12]	@ (80172c4 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 80172b8:	4618      	mov	r0, r3
 80172ba:	370c      	adds	r7, #12
 80172bc:	46bd      	mov	sp, r7
 80172be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172c2:	4770      	bx	lr
 80172c4:	20000180 	.word	0x20000180

080172c8 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80172c8:	b580      	push	{r7, lr}
 80172ca:	b082      	sub	sp, #8
 80172cc:	af00      	add	r7, sp, #0
 80172ce:	4603      	mov	r3, r0
 80172d0:	6039      	str	r1, [r7, #0]
 80172d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80172d4:	79fb      	ldrb	r3, [r7, #7]
 80172d6:	2b00      	cmp	r3, #0
 80172d8:	d105      	bne.n	80172e6 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80172da:	683a      	ldr	r2, [r7, #0]
 80172dc:	4907      	ldr	r1, [pc, #28]	@ (80172fc <USBD_CDC_ProductStrDescriptor+0x34>)
 80172de:	4808      	ldr	r0, [pc, #32]	@ (8017300 <USBD_CDC_ProductStrDescriptor+0x38>)
 80172e0:	f7fc fd91 	bl	8013e06 <USBD_GetString>
 80172e4:	e004      	b.n	80172f0 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80172e6:	683a      	ldr	r2, [r7, #0]
 80172e8:	4904      	ldr	r1, [pc, #16]	@ (80172fc <USBD_CDC_ProductStrDescriptor+0x34>)
 80172ea:	4805      	ldr	r0, [pc, #20]	@ (8017300 <USBD_CDC_ProductStrDescriptor+0x38>)
 80172ec:	f7fc fd8b 	bl	8013e06 <USBD_GetString>
  }
  return USBD_StrDesc;
 80172f0:	4b02      	ldr	r3, [pc, #8]	@ (80172fc <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80172f2:	4618      	mov	r0, r3
 80172f4:	3708      	adds	r7, #8
 80172f6:	46bd      	mov	sp, r7
 80172f8:	bd80      	pop	{r7, pc}
 80172fa:	bf00      	nop
 80172fc:	20003690 	.word	0x20003690
 8017300:	0801aba4 	.word	0x0801aba4

08017304 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017304:	b580      	push	{r7, lr}
 8017306:	b082      	sub	sp, #8
 8017308:	af00      	add	r7, sp, #0
 801730a:	4603      	mov	r3, r0
 801730c:	6039      	str	r1, [r7, #0]
 801730e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017310:	683a      	ldr	r2, [r7, #0]
 8017312:	4904      	ldr	r1, [pc, #16]	@ (8017324 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8017314:	4804      	ldr	r0, [pc, #16]	@ (8017328 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8017316:	f7fc fd76 	bl	8013e06 <USBD_GetString>
  return USBD_StrDesc;
 801731a:	4b02      	ldr	r3, [pc, #8]	@ (8017324 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 801731c:	4618      	mov	r0, r3
 801731e:	3708      	adds	r7, #8
 8017320:	46bd      	mov	sp, r7
 8017322:	bd80      	pop	{r7, pc}
 8017324:	20003690 	.word	0x20003690
 8017328:	0801abbc 	.word	0x0801abbc

0801732c <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801732c:	b580      	push	{r7, lr}
 801732e:	b082      	sub	sp, #8
 8017330:	af00      	add	r7, sp, #0
 8017332:	4603      	mov	r3, r0
 8017334:	6039      	str	r1, [r7, #0]
 8017336:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017338:	683b      	ldr	r3, [r7, #0]
 801733a:	221a      	movs	r2, #26
 801733c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801733e:	f000 f843 	bl	80173c8 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8017342:	4b02      	ldr	r3, [pc, #8]	@ (801734c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8017344:	4618      	mov	r0, r3
 8017346:	3708      	adds	r7, #8
 8017348:	46bd      	mov	sp, r7
 801734a:	bd80      	pop	{r7, pc}
 801734c:	20000184 	.word	0x20000184

08017350 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017350:	b580      	push	{r7, lr}
 8017352:	b082      	sub	sp, #8
 8017354:	af00      	add	r7, sp, #0
 8017356:	4603      	mov	r3, r0
 8017358:	6039      	str	r1, [r7, #0]
 801735a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801735c:	79fb      	ldrb	r3, [r7, #7]
 801735e:	2b00      	cmp	r3, #0
 8017360:	d105      	bne.n	801736e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8017362:	683a      	ldr	r2, [r7, #0]
 8017364:	4907      	ldr	r1, [pc, #28]	@ (8017384 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8017366:	4808      	ldr	r0, [pc, #32]	@ (8017388 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017368:	f7fc fd4d 	bl	8013e06 <USBD_GetString>
 801736c:	e004      	b.n	8017378 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801736e:	683a      	ldr	r2, [r7, #0]
 8017370:	4904      	ldr	r1, [pc, #16]	@ (8017384 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8017372:	4805      	ldr	r0, [pc, #20]	@ (8017388 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017374:	f7fc fd47 	bl	8013e06 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017378:	4b02      	ldr	r3, [pc, #8]	@ (8017384 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 801737a:	4618      	mov	r0, r3
 801737c:	3708      	adds	r7, #8
 801737e:	46bd      	mov	sp, r7
 8017380:	bd80      	pop	{r7, pc}
 8017382:	bf00      	nop
 8017384:	20003690 	.word	0x20003690
 8017388:	0801abd0 	.word	0x0801abd0

0801738c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801738c:	b580      	push	{r7, lr}
 801738e:	b082      	sub	sp, #8
 8017390:	af00      	add	r7, sp, #0
 8017392:	4603      	mov	r3, r0
 8017394:	6039      	str	r1, [r7, #0]
 8017396:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017398:	79fb      	ldrb	r3, [r7, #7]
 801739a:	2b00      	cmp	r3, #0
 801739c:	d105      	bne.n	80173aa <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801739e:	683a      	ldr	r2, [r7, #0]
 80173a0:	4907      	ldr	r1, [pc, #28]	@ (80173c0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80173a2:	4808      	ldr	r0, [pc, #32]	@ (80173c4 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80173a4:	f7fc fd2f 	bl	8013e06 <USBD_GetString>
 80173a8:	e004      	b.n	80173b4 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80173aa:	683a      	ldr	r2, [r7, #0]
 80173ac:	4904      	ldr	r1, [pc, #16]	@ (80173c0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80173ae:	4805      	ldr	r0, [pc, #20]	@ (80173c4 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80173b0:	f7fc fd29 	bl	8013e06 <USBD_GetString>
  }
  return USBD_StrDesc;
 80173b4:	4b02      	ldr	r3, [pc, #8]	@ (80173c0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 80173b6:	4618      	mov	r0, r3
 80173b8:	3708      	adds	r7, #8
 80173ba:	46bd      	mov	sp, r7
 80173bc:	bd80      	pop	{r7, pc}
 80173be:	bf00      	nop
 80173c0:	20003690 	.word	0x20003690
 80173c4:	0801abdc 	.word	0x0801abdc

080173c8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80173c8:	b580      	push	{r7, lr}
 80173ca:	b084      	sub	sp, #16
 80173cc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80173ce:	4b0f      	ldr	r3, [pc, #60]	@ (801740c <Get_SerialNum+0x44>)
 80173d0:	681b      	ldr	r3, [r3, #0]
 80173d2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80173d4:	4b0e      	ldr	r3, [pc, #56]	@ (8017410 <Get_SerialNum+0x48>)
 80173d6:	681b      	ldr	r3, [r3, #0]
 80173d8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80173da:	4b0e      	ldr	r3, [pc, #56]	@ (8017414 <Get_SerialNum+0x4c>)
 80173dc:	681b      	ldr	r3, [r3, #0]
 80173de:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80173e0:	68fa      	ldr	r2, [r7, #12]
 80173e2:	687b      	ldr	r3, [r7, #4]
 80173e4:	4413      	add	r3, r2
 80173e6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80173e8:	68fb      	ldr	r3, [r7, #12]
 80173ea:	2b00      	cmp	r3, #0
 80173ec:	d009      	beq.n	8017402 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80173ee:	2208      	movs	r2, #8
 80173f0:	4909      	ldr	r1, [pc, #36]	@ (8017418 <Get_SerialNum+0x50>)
 80173f2:	68f8      	ldr	r0, [r7, #12]
 80173f4:	f000 f814 	bl	8017420 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80173f8:	2204      	movs	r2, #4
 80173fa:	4908      	ldr	r1, [pc, #32]	@ (801741c <Get_SerialNum+0x54>)
 80173fc:	68b8      	ldr	r0, [r7, #8]
 80173fe:	f000 f80f 	bl	8017420 <IntToUnicode>
  }
}
 8017402:	bf00      	nop
 8017404:	3710      	adds	r7, #16
 8017406:	46bd      	mov	sp, r7
 8017408:	bd80      	pop	{r7, pc}
 801740a:	bf00      	nop
 801740c:	1fff7590 	.word	0x1fff7590
 8017410:	1fff7594 	.word	0x1fff7594
 8017414:	1fff7598 	.word	0x1fff7598
 8017418:	20000186 	.word	0x20000186
 801741c:	20000196 	.word	0x20000196

08017420 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017420:	b480      	push	{r7}
 8017422:	b087      	sub	sp, #28
 8017424:	af00      	add	r7, sp, #0
 8017426:	60f8      	str	r0, [r7, #12]
 8017428:	60b9      	str	r1, [r7, #8]
 801742a:	4613      	mov	r3, r2
 801742c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801742e:	2300      	movs	r3, #0
 8017430:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8017432:	2300      	movs	r3, #0
 8017434:	75fb      	strb	r3, [r7, #23]
 8017436:	e027      	b.n	8017488 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017438:	68fb      	ldr	r3, [r7, #12]
 801743a:	0f1b      	lsrs	r3, r3, #28
 801743c:	2b09      	cmp	r3, #9
 801743e:	d80b      	bhi.n	8017458 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017440:	68fb      	ldr	r3, [r7, #12]
 8017442:	0f1b      	lsrs	r3, r3, #28
 8017444:	b2da      	uxtb	r2, r3
 8017446:	7dfb      	ldrb	r3, [r7, #23]
 8017448:	005b      	lsls	r3, r3, #1
 801744a:	4619      	mov	r1, r3
 801744c:	68bb      	ldr	r3, [r7, #8]
 801744e:	440b      	add	r3, r1
 8017450:	3230      	adds	r2, #48	@ 0x30
 8017452:	b2d2      	uxtb	r2, r2
 8017454:	701a      	strb	r2, [r3, #0]
 8017456:	e00a      	b.n	801746e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017458:	68fb      	ldr	r3, [r7, #12]
 801745a:	0f1b      	lsrs	r3, r3, #28
 801745c:	b2da      	uxtb	r2, r3
 801745e:	7dfb      	ldrb	r3, [r7, #23]
 8017460:	005b      	lsls	r3, r3, #1
 8017462:	4619      	mov	r1, r3
 8017464:	68bb      	ldr	r3, [r7, #8]
 8017466:	440b      	add	r3, r1
 8017468:	3237      	adds	r2, #55	@ 0x37
 801746a:	b2d2      	uxtb	r2, r2
 801746c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801746e:	68fb      	ldr	r3, [r7, #12]
 8017470:	011b      	lsls	r3, r3, #4
 8017472:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017474:	7dfb      	ldrb	r3, [r7, #23]
 8017476:	005b      	lsls	r3, r3, #1
 8017478:	3301      	adds	r3, #1
 801747a:	68ba      	ldr	r2, [r7, #8]
 801747c:	4413      	add	r3, r2
 801747e:	2200      	movs	r2, #0
 8017480:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8017482:	7dfb      	ldrb	r3, [r7, #23]
 8017484:	3301      	adds	r3, #1
 8017486:	75fb      	strb	r3, [r7, #23]
 8017488:	7dfa      	ldrb	r2, [r7, #23]
 801748a:	79fb      	ldrb	r3, [r7, #7]
 801748c:	429a      	cmp	r2, r3
 801748e:	d3d3      	bcc.n	8017438 <IntToUnicode+0x18>
  }
}
 8017490:	bf00      	nop
 8017492:	bf00      	nop
 8017494:	371c      	adds	r7, #28
 8017496:	46bd      	mov	sp, r7
 8017498:	f85d 7b04 	ldr.w	r7, [sp], #4
 801749c:	4770      	bx	lr
	...

080174a0 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80174a0:	b580      	push	{r7, lr}
 80174a2:	b094      	sub	sp, #80	@ 0x50
 80174a4:	af00      	add	r7, sp, #0
 80174a6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80174a8:	f107 030c 	add.w	r3, r7, #12
 80174ac:	2244      	movs	r2, #68	@ 0x44
 80174ae:	2100      	movs	r1, #0
 80174b0:	4618      	mov	r0, r3
 80174b2:	f001 f8c6 	bl	8018642 <memset>
  if(pcdHandle->Instance==USB)
 80174b6:	687b      	ldr	r3, [r7, #4]
 80174b8:	681b      	ldr	r3, [r3, #0]
 80174ba:	4a15      	ldr	r2, [pc, #84]	@ (8017510 <HAL_PCD_MspInit+0x70>)
 80174bc:	4293      	cmp	r3, r2
 80174be:	d123      	bne.n	8017508 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80174c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80174c4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80174c6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80174ca:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80174cc:	f107 030c 	add.w	r3, r7, #12
 80174d0:	4618      	mov	r0, r3
 80174d2:	f7f6 fd83 	bl	800dfdc <HAL_RCCEx_PeriphCLKConfig>
 80174d6:	4603      	mov	r3, r0
 80174d8:	2b00      	cmp	r3, #0
 80174da:	d001      	beq.n	80174e0 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 80174dc:	f7ed f936 	bl	800474c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80174e0:	4b0c      	ldr	r3, [pc, #48]	@ (8017514 <HAL_PCD_MspInit+0x74>)
 80174e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80174e4:	4a0b      	ldr	r2, [pc, #44]	@ (8017514 <HAL_PCD_MspInit+0x74>)
 80174e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80174ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80174ec:	4b09      	ldr	r3, [pc, #36]	@ (8017514 <HAL_PCD_MspInit+0x74>)
 80174ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80174f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80174f4:	60bb      	str	r3, [r7, #8]
 80174f6:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80174f8:	2200      	movs	r2, #0
 80174fa:	2100      	movs	r1, #0
 80174fc:	2014      	movs	r0, #20
 80174fe:	f7f2 fbac 	bl	8009c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8017502:	2014      	movs	r0, #20
 8017504:	f7f2 fbc3 	bl	8009c8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8017508:	bf00      	nop
 801750a:	3750      	adds	r7, #80	@ 0x50
 801750c:	46bd      	mov	sp, r7
 801750e:	bd80      	pop	{r7, pc}
 8017510:	40005c00 	.word	0x40005c00
 8017514:	40021000 	.word	0x40021000

08017518 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017518:	b580      	push	{r7, lr}
 801751a:	b082      	sub	sp, #8
 801751c:	af00      	add	r7, sp, #0
 801751e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8017520:	687b      	ldr	r3, [r7, #4]
 8017522:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8017526:	687b      	ldr	r3, [r7, #4]
 8017528:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 801752c:	4619      	mov	r1, r3
 801752e:	4610      	mov	r0, r2
 8017530:	f7fb fcca 	bl	8012ec8 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8017534:	bf00      	nop
 8017536:	3708      	adds	r7, #8
 8017538:	46bd      	mov	sp, r7
 801753a:	bd80      	pop	{r7, pc}

0801753c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801753c:	b580      	push	{r7, lr}
 801753e:	b082      	sub	sp, #8
 8017540:	af00      	add	r7, sp, #0
 8017542:	6078      	str	r0, [r7, #4]
 8017544:	460b      	mov	r3, r1
 8017546:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017548:	687b      	ldr	r3, [r7, #4]
 801754a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 801754e:	78fa      	ldrb	r2, [r7, #3]
 8017550:	6879      	ldr	r1, [r7, #4]
 8017552:	4613      	mov	r3, r2
 8017554:	009b      	lsls	r3, r3, #2
 8017556:	4413      	add	r3, r2
 8017558:	00db      	lsls	r3, r3, #3
 801755a:	440b      	add	r3, r1
 801755c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8017560:	681a      	ldr	r2, [r3, #0]
 8017562:	78fb      	ldrb	r3, [r7, #3]
 8017564:	4619      	mov	r1, r3
 8017566:	f7fb fd04 	bl	8012f72 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 801756a:	bf00      	nop
 801756c:	3708      	adds	r7, #8
 801756e:	46bd      	mov	sp, r7
 8017570:	bd80      	pop	{r7, pc}

08017572 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017572:	b580      	push	{r7, lr}
 8017574:	b082      	sub	sp, #8
 8017576:	af00      	add	r7, sp, #0
 8017578:	6078      	str	r0, [r7, #4]
 801757a:	460b      	mov	r3, r1
 801757c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801757e:	687b      	ldr	r3, [r7, #4]
 8017580:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8017584:	78fa      	ldrb	r2, [r7, #3]
 8017586:	6879      	ldr	r1, [r7, #4]
 8017588:	4613      	mov	r3, r2
 801758a:	009b      	lsls	r3, r3, #2
 801758c:	4413      	add	r3, r2
 801758e:	00db      	lsls	r3, r3, #3
 8017590:	440b      	add	r3, r1
 8017592:	3324      	adds	r3, #36	@ 0x24
 8017594:	681a      	ldr	r2, [r3, #0]
 8017596:	78fb      	ldrb	r3, [r7, #3]
 8017598:	4619      	mov	r1, r3
 801759a:	f7fb fd4d 	bl	8013038 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 801759e:	bf00      	nop
 80175a0:	3708      	adds	r7, #8
 80175a2:	46bd      	mov	sp, r7
 80175a4:	bd80      	pop	{r7, pc}

080175a6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80175a6:	b580      	push	{r7, lr}
 80175a8:	b082      	sub	sp, #8
 80175aa:	af00      	add	r7, sp, #0
 80175ac:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80175ae:	687b      	ldr	r3, [r7, #4]
 80175b0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80175b4:	4618      	mov	r0, r3
 80175b6:	f7fb fe61 	bl	801327c <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80175ba:	bf00      	nop
 80175bc:	3708      	adds	r7, #8
 80175be:	46bd      	mov	sp, r7
 80175c0:	bd80      	pop	{r7, pc}

080175c2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80175c2:	b580      	push	{r7, lr}
 80175c4:	b084      	sub	sp, #16
 80175c6:	af00      	add	r7, sp, #0
 80175c8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80175ca:	2301      	movs	r3, #1
 80175cc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80175ce:	687b      	ldr	r3, [r7, #4]
 80175d0:	795b      	ldrb	r3, [r3, #5]
 80175d2:	2b02      	cmp	r3, #2
 80175d4:	d001      	beq.n	80175da <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80175d6:	f7ed f8b9 	bl	800474c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80175da:	687b      	ldr	r3, [r7, #4]
 80175dc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80175e0:	7bfa      	ldrb	r2, [r7, #15]
 80175e2:	4611      	mov	r1, r2
 80175e4:	4618      	mov	r0, r3
 80175e6:	f7fb fe0b 	bl	8013200 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80175ea:	687b      	ldr	r3, [r7, #4]
 80175ec:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80175f0:	4618      	mov	r0, r3
 80175f2:	f7fb fdb7 	bl	8013164 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80175f6:	bf00      	nop
 80175f8:	3710      	adds	r7, #16
 80175fa:	46bd      	mov	sp, r7
 80175fc:	bd80      	pop	{r7, pc}
	...

08017600 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017600:	b580      	push	{r7, lr}
 8017602:	b082      	sub	sp, #8
 8017604:	af00      	add	r7, sp, #0
 8017606:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8017608:	687b      	ldr	r3, [r7, #4]
 801760a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801760e:	4618      	mov	r0, r3
 8017610:	f7fb fe06 	bl	8013220 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8017614:	687b      	ldr	r3, [r7, #4]
 8017616:	7a5b      	ldrb	r3, [r3, #9]
 8017618:	2b00      	cmp	r3, #0
 801761a:	d005      	beq.n	8017628 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801761c:	4b04      	ldr	r3, [pc, #16]	@ (8017630 <HAL_PCD_SuspendCallback+0x30>)
 801761e:	691b      	ldr	r3, [r3, #16]
 8017620:	4a03      	ldr	r2, [pc, #12]	@ (8017630 <HAL_PCD_SuspendCallback+0x30>)
 8017622:	f043 0306 	orr.w	r3, r3, #6
 8017626:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8017628:	bf00      	nop
 801762a:	3708      	adds	r7, #8
 801762c:	46bd      	mov	sp, r7
 801762e:	bd80      	pop	{r7, pc}
 8017630:	e000ed00 	.word	0xe000ed00

08017634 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017634:	b580      	push	{r7, lr}
 8017636:	b082      	sub	sp, #8
 8017638:	af00      	add	r7, sp, #0
 801763a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 801763c:	687b      	ldr	r3, [r7, #4]
 801763e:	7a5b      	ldrb	r3, [r3, #9]
 8017640:	2b00      	cmp	r3, #0
 8017642:	d007      	beq.n	8017654 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017644:	4b08      	ldr	r3, [pc, #32]	@ (8017668 <HAL_PCD_ResumeCallback+0x34>)
 8017646:	691b      	ldr	r3, [r3, #16]
 8017648:	4a07      	ldr	r2, [pc, #28]	@ (8017668 <HAL_PCD_ResumeCallback+0x34>)
 801764a:	f023 0306 	bic.w	r3, r3, #6
 801764e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8017650:	f000 f9f8 	bl	8017a44 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017654:	687b      	ldr	r3, [r7, #4]
 8017656:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801765a:	4618      	mov	r0, r3
 801765c:	f7fb fdf6 	bl	801324c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8017660:	bf00      	nop
 8017662:	3708      	adds	r7, #8
 8017664:	46bd      	mov	sp, r7
 8017666:	bd80      	pop	{r7, pc}
 8017668:	e000ed00 	.word	0xe000ed00

0801766c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801766c:	b580      	push	{r7, lr}
 801766e:	b082      	sub	sp, #8
 8017670:	af00      	add	r7, sp, #0
 8017672:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8017674:	4a2b      	ldr	r2, [pc, #172]	@ (8017724 <USBD_LL_Init+0xb8>)
 8017676:	687b      	ldr	r3, [r7, #4]
 8017678:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 801767c:	687b      	ldr	r3, [r7, #4]
 801767e:	4a29      	ldr	r2, [pc, #164]	@ (8017724 <USBD_LL_Init+0xb8>)
 8017680:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8017684:	4b27      	ldr	r3, [pc, #156]	@ (8017724 <USBD_LL_Init+0xb8>)
 8017686:	4a28      	ldr	r2, [pc, #160]	@ (8017728 <USBD_LL_Init+0xbc>)
 8017688:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801768a:	4b26      	ldr	r3, [pc, #152]	@ (8017724 <USBD_LL_Init+0xb8>)
 801768c:	2208      	movs	r2, #8
 801768e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8017690:	4b24      	ldr	r3, [pc, #144]	@ (8017724 <USBD_LL_Init+0xb8>)
 8017692:	2202      	movs	r2, #2
 8017694:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017696:	4b23      	ldr	r3, [pc, #140]	@ (8017724 <USBD_LL_Init+0xb8>)
 8017698:	2202      	movs	r2, #2
 801769a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 801769c:	4b21      	ldr	r3, [pc, #132]	@ (8017724 <USBD_LL_Init+0xb8>)
 801769e:	2200      	movs	r2, #0
 80176a0:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80176a2:	4b20      	ldr	r3, [pc, #128]	@ (8017724 <USBD_LL_Init+0xb8>)
 80176a4:	2200      	movs	r2, #0
 80176a6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80176a8:	4b1e      	ldr	r3, [pc, #120]	@ (8017724 <USBD_LL_Init+0xb8>)
 80176aa:	2200      	movs	r2, #0
 80176ac:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80176ae:	4b1d      	ldr	r3, [pc, #116]	@ (8017724 <USBD_LL_Init+0xb8>)
 80176b0:	2200      	movs	r2, #0
 80176b2:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80176b4:	481b      	ldr	r0, [pc, #108]	@ (8017724 <USBD_LL_Init+0xb8>)
 80176b6:	f7f4 f9ae 	bl	800ba16 <HAL_PCD_Init>
 80176ba:	4603      	mov	r3, r0
 80176bc:	2b00      	cmp	r3, #0
 80176be:	d001      	beq.n	80176c4 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 80176c0:	f7ed f844 	bl	800474c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80176c4:	687b      	ldr	r3, [r7, #4]
 80176c6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80176ca:	2318      	movs	r3, #24
 80176cc:	2200      	movs	r2, #0
 80176ce:	2100      	movs	r1, #0
 80176d0:	f7f5 fe35 	bl	800d33e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80176d4:	687b      	ldr	r3, [r7, #4]
 80176d6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80176da:	2358      	movs	r3, #88	@ 0x58
 80176dc:	2200      	movs	r2, #0
 80176de:	2180      	movs	r1, #128	@ 0x80
 80176e0:	f7f5 fe2d 	bl	800d33e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80176e4:	687b      	ldr	r3, [r7, #4]
 80176e6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80176ea:	23c0      	movs	r3, #192	@ 0xc0
 80176ec:	2200      	movs	r2, #0
 80176ee:	2181      	movs	r1, #129	@ 0x81
 80176f0:	f7f5 fe25 	bl	800d33e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80176f4:	687b      	ldr	r3, [r7, #4]
 80176f6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80176fa:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80176fe:	2200      	movs	r2, #0
 8017700:	2101      	movs	r1, #1
 8017702:	f7f5 fe1c 	bl	800d33e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8017706:	687b      	ldr	r3, [r7, #4]
 8017708:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801770c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8017710:	2200      	movs	r2, #0
 8017712:	2182      	movs	r1, #130	@ 0x82
 8017714:	f7f5 fe13 	bl	800d33e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8017718:	2300      	movs	r3, #0
}
 801771a:	4618      	mov	r0, r3
 801771c:	3708      	adds	r7, #8
 801771e:	46bd      	mov	sp, r7
 8017720:	bd80      	pop	{r7, pc}
 8017722:	bf00      	nop
 8017724:	20003890 	.word	0x20003890
 8017728:	40005c00 	.word	0x40005c00

0801772c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801772c:	b580      	push	{r7, lr}
 801772e:	b084      	sub	sp, #16
 8017730:	af00      	add	r7, sp, #0
 8017732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017734:	2300      	movs	r3, #0
 8017736:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017738:	2300      	movs	r3, #0
 801773a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801773c:	687b      	ldr	r3, [r7, #4]
 801773e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017742:	4618      	mov	r0, r3
 8017744:	f7f4 fa35 	bl	800bbb2 <HAL_PCD_Start>
 8017748:	4603      	mov	r3, r0
 801774a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801774c:	7bfb      	ldrb	r3, [r7, #15]
 801774e:	4618      	mov	r0, r3
 8017750:	f000 f97e 	bl	8017a50 <USBD_Get_USB_Status>
 8017754:	4603      	mov	r3, r0
 8017756:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017758:	7bbb      	ldrb	r3, [r7, #14]
}
 801775a:	4618      	mov	r0, r3
 801775c:	3710      	adds	r7, #16
 801775e:	46bd      	mov	sp, r7
 8017760:	bd80      	pop	{r7, pc}

08017762 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017762:	b580      	push	{r7, lr}
 8017764:	b084      	sub	sp, #16
 8017766:	af00      	add	r7, sp, #0
 8017768:	6078      	str	r0, [r7, #4]
 801776a:	4608      	mov	r0, r1
 801776c:	4611      	mov	r1, r2
 801776e:	461a      	mov	r2, r3
 8017770:	4603      	mov	r3, r0
 8017772:	70fb      	strb	r3, [r7, #3]
 8017774:	460b      	mov	r3, r1
 8017776:	70bb      	strb	r3, [r7, #2]
 8017778:	4613      	mov	r3, r2
 801777a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801777c:	2300      	movs	r3, #0
 801777e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017780:	2300      	movs	r3, #0
 8017782:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017784:	687b      	ldr	r3, [r7, #4]
 8017786:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801778a:	78bb      	ldrb	r3, [r7, #2]
 801778c:	883a      	ldrh	r2, [r7, #0]
 801778e:	78f9      	ldrb	r1, [r7, #3]
 8017790:	f7f4 fb7c 	bl	800be8c <HAL_PCD_EP_Open>
 8017794:	4603      	mov	r3, r0
 8017796:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017798:	7bfb      	ldrb	r3, [r7, #15]
 801779a:	4618      	mov	r0, r3
 801779c:	f000 f958 	bl	8017a50 <USBD_Get_USB_Status>
 80177a0:	4603      	mov	r3, r0
 80177a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80177a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80177a6:	4618      	mov	r0, r3
 80177a8:	3710      	adds	r7, #16
 80177aa:	46bd      	mov	sp, r7
 80177ac:	bd80      	pop	{r7, pc}

080177ae <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80177ae:	b580      	push	{r7, lr}
 80177b0:	b084      	sub	sp, #16
 80177b2:	af00      	add	r7, sp, #0
 80177b4:	6078      	str	r0, [r7, #4]
 80177b6:	460b      	mov	r3, r1
 80177b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80177ba:	2300      	movs	r3, #0
 80177bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80177be:	2300      	movs	r3, #0
 80177c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80177c2:	687b      	ldr	r3, [r7, #4]
 80177c4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80177c8:	78fa      	ldrb	r2, [r7, #3]
 80177ca:	4611      	mov	r1, r2
 80177cc:	4618      	mov	r0, r3
 80177ce:	f7f4 fbbc 	bl	800bf4a <HAL_PCD_EP_Close>
 80177d2:	4603      	mov	r3, r0
 80177d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80177d6:	7bfb      	ldrb	r3, [r7, #15]
 80177d8:	4618      	mov	r0, r3
 80177da:	f000 f939 	bl	8017a50 <USBD_Get_USB_Status>
 80177de:	4603      	mov	r3, r0
 80177e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80177e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80177e4:	4618      	mov	r0, r3
 80177e6:	3710      	adds	r7, #16
 80177e8:	46bd      	mov	sp, r7
 80177ea:	bd80      	pop	{r7, pc}

080177ec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80177ec:	b580      	push	{r7, lr}
 80177ee:	b084      	sub	sp, #16
 80177f0:	af00      	add	r7, sp, #0
 80177f2:	6078      	str	r0, [r7, #4]
 80177f4:	460b      	mov	r3, r1
 80177f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80177f8:	2300      	movs	r3, #0
 80177fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80177fc:	2300      	movs	r3, #0
 80177fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017800:	687b      	ldr	r3, [r7, #4]
 8017802:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017806:	78fa      	ldrb	r2, [r7, #3]
 8017808:	4611      	mov	r1, r2
 801780a:	4618      	mov	r0, r3
 801780c:	f7f4 fc65 	bl	800c0da <HAL_PCD_EP_SetStall>
 8017810:	4603      	mov	r3, r0
 8017812:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017814:	7bfb      	ldrb	r3, [r7, #15]
 8017816:	4618      	mov	r0, r3
 8017818:	f000 f91a 	bl	8017a50 <USBD_Get_USB_Status>
 801781c:	4603      	mov	r3, r0
 801781e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017820:	7bbb      	ldrb	r3, [r7, #14]
}
 8017822:	4618      	mov	r0, r3
 8017824:	3710      	adds	r7, #16
 8017826:	46bd      	mov	sp, r7
 8017828:	bd80      	pop	{r7, pc}

0801782a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801782a:	b580      	push	{r7, lr}
 801782c:	b084      	sub	sp, #16
 801782e:	af00      	add	r7, sp, #0
 8017830:	6078      	str	r0, [r7, #4]
 8017832:	460b      	mov	r3, r1
 8017834:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017836:	2300      	movs	r3, #0
 8017838:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801783a:	2300      	movs	r3, #0
 801783c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801783e:	687b      	ldr	r3, [r7, #4]
 8017840:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017844:	78fa      	ldrb	r2, [r7, #3]
 8017846:	4611      	mov	r1, r2
 8017848:	4618      	mov	r0, r3
 801784a:	f7f4 fc98 	bl	800c17e <HAL_PCD_EP_ClrStall>
 801784e:	4603      	mov	r3, r0
 8017850:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017852:	7bfb      	ldrb	r3, [r7, #15]
 8017854:	4618      	mov	r0, r3
 8017856:	f000 f8fb 	bl	8017a50 <USBD_Get_USB_Status>
 801785a:	4603      	mov	r3, r0
 801785c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801785e:	7bbb      	ldrb	r3, [r7, #14]
}
 8017860:	4618      	mov	r0, r3
 8017862:	3710      	adds	r7, #16
 8017864:	46bd      	mov	sp, r7
 8017866:	bd80      	pop	{r7, pc}

08017868 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017868:	b480      	push	{r7}
 801786a:	b085      	sub	sp, #20
 801786c:	af00      	add	r7, sp, #0
 801786e:	6078      	str	r0, [r7, #4]
 8017870:	460b      	mov	r3, r1
 8017872:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017874:	687b      	ldr	r3, [r7, #4]
 8017876:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801787a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801787c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017880:	2b00      	cmp	r3, #0
 8017882:	da0b      	bge.n	801789c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017884:	78fb      	ldrb	r3, [r7, #3]
 8017886:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801788a:	68f9      	ldr	r1, [r7, #12]
 801788c:	4613      	mov	r3, r2
 801788e:	009b      	lsls	r3, r3, #2
 8017890:	4413      	add	r3, r2
 8017892:	00db      	lsls	r3, r3, #3
 8017894:	440b      	add	r3, r1
 8017896:	3312      	adds	r3, #18
 8017898:	781b      	ldrb	r3, [r3, #0]
 801789a:	e00b      	b.n	80178b4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801789c:	78fb      	ldrb	r3, [r7, #3]
 801789e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80178a2:	68f9      	ldr	r1, [r7, #12]
 80178a4:	4613      	mov	r3, r2
 80178a6:	009b      	lsls	r3, r3, #2
 80178a8:	4413      	add	r3, r2
 80178aa:	00db      	lsls	r3, r3, #3
 80178ac:	440b      	add	r3, r1
 80178ae:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80178b2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80178b4:	4618      	mov	r0, r3
 80178b6:	3714      	adds	r7, #20
 80178b8:	46bd      	mov	sp, r7
 80178ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178be:	4770      	bx	lr

080178c0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80178c0:	b580      	push	{r7, lr}
 80178c2:	b084      	sub	sp, #16
 80178c4:	af00      	add	r7, sp, #0
 80178c6:	6078      	str	r0, [r7, #4]
 80178c8:	460b      	mov	r3, r1
 80178ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80178cc:	2300      	movs	r3, #0
 80178ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80178d0:	2300      	movs	r3, #0
 80178d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80178d4:	687b      	ldr	r3, [r7, #4]
 80178d6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80178da:	78fa      	ldrb	r2, [r7, #3]
 80178dc:	4611      	mov	r1, r2
 80178de:	4618      	mov	r0, r3
 80178e0:	f7f4 fab0 	bl	800be44 <HAL_PCD_SetAddress>
 80178e4:	4603      	mov	r3, r0
 80178e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80178e8:	7bfb      	ldrb	r3, [r7, #15]
 80178ea:	4618      	mov	r0, r3
 80178ec:	f000 f8b0 	bl	8017a50 <USBD_Get_USB_Status>
 80178f0:	4603      	mov	r3, r0
 80178f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80178f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80178f6:	4618      	mov	r0, r3
 80178f8:	3710      	adds	r7, #16
 80178fa:	46bd      	mov	sp, r7
 80178fc:	bd80      	pop	{r7, pc}

080178fe <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80178fe:	b580      	push	{r7, lr}
 8017900:	b086      	sub	sp, #24
 8017902:	af00      	add	r7, sp, #0
 8017904:	60f8      	str	r0, [r7, #12]
 8017906:	607a      	str	r2, [r7, #4]
 8017908:	603b      	str	r3, [r7, #0]
 801790a:	460b      	mov	r3, r1
 801790c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801790e:	2300      	movs	r3, #0
 8017910:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017912:	2300      	movs	r3, #0
 8017914:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017916:	68fb      	ldr	r3, [r7, #12]
 8017918:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801791c:	7af9      	ldrb	r1, [r7, #11]
 801791e:	683b      	ldr	r3, [r7, #0]
 8017920:	687a      	ldr	r2, [r7, #4]
 8017922:	f7f4 fba3 	bl	800c06c <HAL_PCD_EP_Transmit>
 8017926:	4603      	mov	r3, r0
 8017928:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801792a:	7dfb      	ldrb	r3, [r7, #23]
 801792c:	4618      	mov	r0, r3
 801792e:	f000 f88f 	bl	8017a50 <USBD_Get_USB_Status>
 8017932:	4603      	mov	r3, r0
 8017934:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017936:	7dbb      	ldrb	r3, [r7, #22]
}
 8017938:	4618      	mov	r0, r3
 801793a:	3718      	adds	r7, #24
 801793c:	46bd      	mov	sp, r7
 801793e:	bd80      	pop	{r7, pc}

08017940 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017940:	b580      	push	{r7, lr}
 8017942:	b086      	sub	sp, #24
 8017944:	af00      	add	r7, sp, #0
 8017946:	60f8      	str	r0, [r7, #12]
 8017948:	607a      	str	r2, [r7, #4]
 801794a:	603b      	str	r3, [r7, #0]
 801794c:	460b      	mov	r3, r1
 801794e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017950:	2300      	movs	r3, #0
 8017952:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017954:	2300      	movs	r3, #0
 8017956:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017958:	68fb      	ldr	r3, [r7, #12]
 801795a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801795e:	7af9      	ldrb	r1, [r7, #11]
 8017960:	683b      	ldr	r3, [r7, #0]
 8017962:	687a      	ldr	r2, [r7, #4]
 8017964:	f7f4 fb39 	bl	800bfda <HAL_PCD_EP_Receive>
 8017968:	4603      	mov	r3, r0
 801796a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801796c:	7dfb      	ldrb	r3, [r7, #23]
 801796e:	4618      	mov	r0, r3
 8017970:	f000 f86e 	bl	8017a50 <USBD_Get_USB_Status>
 8017974:	4603      	mov	r3, r0
 8017976:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017978:	7dbb      	ldrb	r3, [r7, #22]
}
 801797a:	4618      	mov	r0, r3
 801797c:	3718      	adds	r7, #24
 801797e:	46bd      	mov	sp, r7
 8017980:	bd80      	pop	{r7, pc}

08017982 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017982:	b580      	push	{r7, lr}
 8017984:	b082      	sub	sp, #8
 8017986:	af00      	add	r7, sp, #0
 8017988:	6078      	str	r0, [r7, #4]
 801798a:	460b      	mov	r3, r1
 801798c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801798e:	687b      	ldr	r3, [r7, #4]
 8017990:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017994:	78fa      	ldrb	r2, [r7, #3]
 8017996:	4611      	mov	r1, r2
 8017998:	4618      	mov	r0, r3
 801799a:	f7f4 fb4f 	bl	800c03c <HAL_PCD_EP_GetRxCount>
 801799e:	4603      	mov	r3, r0
}
 80179a0:	4618      	mov	r0, r3
 80179a2:	3708      	adds	r7, #8
 80179a4:	46bd      	mov	sp, r7
 80179a6:	bd80      	pop	{r7, pc}

080179a8 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80179a8:	b580      	push	{r7, lr}
 80179aa:	b082      	sub	sp, #8
 80179ac:	af00      	add	r7, sp, #0
 80179ae:	6078      	str	r0, [r7, #4]
 80179b0:	460b      	mov	r3, r1
 80179b2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80179b4:	78fb      	ldrb	r3, [r7, #3]
 80179b6:	2b00      	cmp	r3, #0
 80179b8:	d002      	beq.n	80179c0 <HAL_PCDEx_LPM_Callback+0x18>
 80179ba:	2b01      	cmp	r3, #1
 80179bc:	d013      	beq.n	80179e6 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80179be:	e023      	b.n	8017a08 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80179c0:	687b      	ldr	r3, [r7, #4]
 80179c2:	7a5b      	ldrb	r3, [r3, #9]
 80179c4:	2b00      	cmp	r3, #0
 80179c6:	d007      	beq.n	80179d8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80179c8:	f000 f83c 	bl	8017a44 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80179cc:	4b10      	ldr	r3, [pc, #64]	@ (8017a10 <HAL_PCDEx_LPM_Callback+0x68>)
 80179ce:	691b      	ldr	r3, [r3, #16]
 80179d0:	4a0f      	ldr	r2, [pc, #60]	@ (8017a10 <HAL_PCDEx_LPM_Callback+0x68>)
 80179d2:	f023 0306 	bic.w	r3, r3, #6
 80179d6:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80179d8:	687b      	ldr	r3, [r7, #4]
 80179da:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80179de:	4618      	mov	r0, r3
 80179e0:	f7fb fc34 	bl	801324c <USBD_LL_Resume>
    break;
 80179e4:	e010      	b.n	8017a08 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80179e6:	687b      	ldr	r3, [r7, #4]
 80179e8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80179ec:	4618      	mov	r0, r3
 80179ee:	f7fb fc17 	bl	8013220 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80179f2:	687b      	ldr	r3, [r7, #4]
 80179f4:	7a5b      	ldrb	r3, [r3, #9]
 80179f6:	2b00      	cmp	r3, #0
 80179f8:	d005      	beq.n	8017a06 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80179fa:	4b05      	ldr	r3, [pc, #20]	@ (8017a10 <HAL_PCDEx_LPM_Callback+0x68>)
 80179fc:	691b      	ldr	r3, [r3, #16]
 80179fe:	4a04      	ldr	r2, [pc, #16]	@ (8017a10 <HAL_PCDEx_LPM_Callback+0x68>)
 8017a00:	f043 0306 	orr.w	r3, r3, #6
 8017a04:	6113      	str	r3, [r2, #16]
    break;
 8017a06:	bf00      	nop
}
 8017a08:	bf00      	nop
 8017a0a:	3708      	adds	r7, #8
 8017a0c:	46bd      	mov	sp, r7
 8017a0e:	bd80      	pop	{r7, pc}
 8017a10:	e000ed00 	.word	0xe000ed00

08017a14 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8017a14:	b480      	push	{r7}
 8017a16:	b083      	sub	sp, #12
 8017a18:	af00      	add	r7, sp, #0
 8017a1a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8017a1c:	4b03      	ldr	r3, [pc, #12]	@ (8017a2c <USBD_static_malloc+0x18>)
}
 8017a1e:	4618      	mov	r0, r3
 8017a20:	370c      	adds	r7, #12
 8017a22:	46bd      	mov	sp, r7
 8017a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a28:	4770      	bx	lr
 8017a2a:	bf00      	nop
 8017a2c:	20003b6c 	.word	0x20003b6c

08017a30 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8017a30:	b480      	push	{r7}
 8017a32:	b083      	sub	sp, #12
 8017a34:	af00      	add	r7, sp, #0
 8017a36:	6078      	str	r0, [r7, #4]

}
 8017a38:	bf00      	nop
 8017a3a:	370c      	adds	r7, #12
 8017a3c:	46bd      	mov	sp, r7
 8017a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a42:	4770      	bx	lr

08017a44 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8017a44:	b580      	push	{r7, lr}
 8017a46:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8017a48:	f7ec fbc0 	bl	80041cc <SystemClock_Config>
}
 8017a4c:	bf00      	nop
 8017a4e:	bd80      	pop	{r7, pc}

08017a50 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017a50:	b480      	push	{r7}
 8017a52:	b085      	sub	sp, #20
 8017a54:	af00      	add	r7, sp, #0
 8017a56:	4603      	mov	r3, r0
 8017a58:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017a5a:	2300      	movs	r3, #0
 8017a5c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017a5e:	79fb      	ldrb	r3, [r7, #7]
 8017a60:	2b03      	cmp	r3, #3
 8017a62:	d817      	bhi.n	8017a94 <USBD_Get_USB_Status+0x44>
 8017a64:	a201      	add	r2, pc, #4	@ (adr r2, 8017a6c <USBD_Get_USB_Status+0x1c>)
 8017a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017a6a:	bf00      	nop
 8017a6c:	08017a7d 	.word	0x08017a7d
 8017a70:	08017a83 	.word	0x08017a83
 8017a74:	08017a89 	.word	0x08017a89
 8017a78:	08017a8f 	.word	0x08017a8f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017a7c:	2300      	movs	r3, #0
 8017a7e:	73fb      	strb	r3, [r7, #15]
    break;
 8017a80:	e00b      	b.n	8017a9a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017a82:	2303      	movs	r3, #3
 8017a84:	73fb      	strb	r3, [r7, #15]
    break;
 8017a86:	e008      	b.n	8017a9a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017a88:	2301      	movs	r3, #1
 8017a8a:	73fb      	strb	r3, [r7, #15]
    break;
 8017a8c:	e005      	b.n	8017a9a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017a8e:	2303      	movs	r3, #3
 8017a90:	73fb      	strb	r3, [r7, #15]
    break;
 8017a92:	e002      	b.n	8017a9a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017a94:	2303      	movs	r3, #3
 8017a96:	73fb      	strb	r3, [r7, #15]
    break;
 8017a98:	bf00      	nop
  }
  return usb_status;
 8017a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8017a9c:	4618      	mov	r0, r3
 8017a9e:	3714      	adds	r7, #20
 8017aa0:	46bd      	mov	sp, r7
 8017aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017aa6:	4770      	bx	lr

08017aa8 <__cvt>:
 8017aa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017aac:	ec57 6b10 	vmov	r6, r7, d0
 8017ab0:	2f00      	cmp	r7, #0
 8017ab2:	460c      	mov	r4, r1
 8017ab4:	4619      	mov	r1, r3
 8017ab6:	463b      	mov	r3, r7
 8017ab8:	bfbb      	ittet	lt
 8017aba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8017abe:	461f      	movlt	r7, r3
 8017ac0:	2300      	movge	r3, #0
 8017ac2:	232d      	movlt	r3, #45	@ 0x2d
 8017ac4:	700b      	strb	r3, [r1, #0]
 8017ac6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017ac8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8017acc:	4691      	mov	r9, r2
 8017ace:	f023 0820 	bic.w	r8, r3, #32
 8017ad2:	bfbc      	itt	lt
 8017ad4:	4632      	movlt	r2, r6
 8017ad6:	4616      	movlt	r6, r2
 8017ad8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8017adc:	d005      	beq.n	8017aea <__cvt+0x42>
 8017ade:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8017ae2:	d100      	bne.n	8017ae6 <__cvt+0x3e>
 8017ae4:	3401      	adds	r4, #1
 8017ae6:	2102      	movs	r1, #2
 8017ae8:	e000      	b.n	8017aec <__cvt+0x44>
 8017aea:	2103      	movs	r1, #3
 8017aec:	ab03      	add	r3, sp, #12
 8017aee:	9301      	str	r3, [sp, #4]
 8017af0:	ab02      	add	r3, sp, #8
 8017af2:	9300      	str	r3, [sp, #0]
 8017af4:	ec47 6b10 	vmov	d0, r6, r7
 8017af8:	4653      	mov	r3, sl
 8017afa:	4622      	mov	r2, r4
 8017afc:	f000 feb8 	bl	8018870 <_dtoa_r>
 8017b00:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8017b04:	4605      	mov	r5, r0
 8017b06:	d119      	bne.n	8017b3c <__cvt+0x94>
 8017b08:	f019 0f01 	tst.w	r9, #1
 8017b0c:	d00e      	beq.n	8017b2c <__cvt+0x84>
 8017b0e:	eb00 0904 	add.w	r9, r0, r4
 8017b12:	2200      	movs	r2, #0
 8017b14:	2300      	movs	r3, #0
 8017b16:	4630      	mov	r0, r6
 8017b18:	4639      	mov	r1, r7
 8017b1a:	f7e8 fffd 	bl	8000b18 <__aeabi_dcmpeq>
 8017b1e:	b108      	cbz	r0, 8017b24 <__cvt+0x7c>
 8017b20:	f8cd 900c 	str.w	r9, [sp, #12]
 8017b24:	2230      	movs	r2, #48	@ 0x30
 8017b26:	9b03      	ldr	r3, [sp, #12]
 8017b28:	454b      	cmp	r3, r9
 8017b2a:	d31e      	bcc.n	8017b6a <__cvt+0xc2>
 8017b2c:	9b03      	ldr	r3, [sp, #12]
 8017b2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017b30:	1b5b      	subs	r3, r3, r5
 8017b32:	4628      	mov	r0, r5
 8017b34:	6013      	str	r3, [r2, #0]
 8017b36:	b004      	add	sp, #16
 8017b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017b3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8017b40:	eb00 0904 	add.w	r9, r0, r4
 8017b44:	d1e5      	bne.n	8017b12 <__cvt+0x6a>
 8017b46:	7803      	ldrb	r3, [r0, #0]
 8017b48:	2b30      	cmp	r3, #48	@ 0x30
 8017b4a:	d10a      	bne.n	8017b62 <__cvt+0xba>
 8017b4c:	2200      	movs	r2, #0
 8017b4e:	2300      	movs	r3, #0
 8017b50:	4630      	mov	r0, r6
 8017b52:	4639      	mov	r1, r7
 8017b54:	f7e8 ffe0 	bl	8000b18 <__aeabi_dcmpeq>
 8017b58:	b918      	cbnz	r0, 8017b62 <__cvt+0xba>
 8017b5a:	f1c4 0401 	rsb	r4, r4, #1
 8017b5e:	f8ca 4000 	str.w	r4, [sl]
 8017b62:	f8da 3000 	ldr.w	r3, [sl]
 8017b66:	4499      	add	r9, r3
 8017b68:	e7d3      	b.n	8017b12 <__cvt+0x6a>
 8017b6a:	1c59      	adds	r1, r3, #1
 8017b6c:	9103      	str	r1, [sp, #12]
 8017b6e:	701a      	strb	r2, [r3, #0]
 8017b70:	e7d9      	b.n	8017b26 <__cvt+0x7e>

08017b72 <__exponent>:
 8017b72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017b74:	2900      	cmp	r1, #0
 8017b76:	bfba      	itte	lt
 8017b78:	4249      	neglt	r1, r1
 8017b7a:	232d      	movlt	r3, #45	@ 0x2d
 8017b7c:	232b      	movge	r3, #43	@ 0x2b
 8017b7e:	2909      	cmp	r1, #9
 8017b80:	7002      	strb	r2, [r0, #0]
 8017b82:	7043      	strb	r3, [r0, #1]
 8017b84:	dd29      	ble.n	8017bda <__exponent+0x68>
 8017b86:	f10d 0307 	add.w	r3, sp, #7
 8017b8a:	461d      	mov	r5, r3
 8017b8c:	270a      	movs	r7, #10
 8017b8e:	461a      	mov	r2, r3
 8017b90:	fbb1 f6f7 	udiv	r6, r1, r7
 8017b94:	fb07 1416 	mls	r4, r7, r6, r1
 8017b98:	3430      	adds	r4, #48	@ 0x30
 8017b9a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8017b9e:	460c      	mov	r4, r1
 8017ba0:	2c63      	cmp	r4, #99	@ 0x63
 8017ba2:	f103 33ff 	add.w	r3, r3, #4294967295
 8017ba6:	4631      	mov	r1, r6
 8017ba8:	dcf1      	bgt.n	8017b8e <__exponent+0x1c>
 8017baa:	3130      	adds	r1, #48	@ 0x30
 8017bac:	1e94      	subs	r4, r2, #2
 8017bae:	f803 1c01 	strb.w	r1, [r3, #-1]
 8017bb2:	1c41      	adds	r1, r0, #1
 8017bb4:	4623      	mov	r3, r4
 8017bb6:	42ab      	cmp	r3, r5
 8017bb8:	d30a      	bcc.n	8017bd0 <__exponent+0x5e>
 8017bba:	f10d 0309 	add.w	r3, sp, #9
 8017bbe:	1a9b      	subs	r3, r3, r2
 8017bc0:	42ac      	cmp	r4, r5
 8017bc2:	bf88      	it	hi
 8017bc4:	2300      	movhi	r3, #0
 8017bc6:	3302      	adds	r3, #2
 8017bc8:	4403      	add	r3, r0
 8017bca:	1a18      	subs	r0, r3, r0
 8017bcc:	b003      	add	sp, #12
 8017bce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017bd0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8017bd4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8017bd8:	e7ed      	b.n	8017bb6 <__exponent+0x44>
 8017bda:	2330      	movs	r3, #48	@ 0x30
 8017bdc:	3130      	adds	r1, #48	@ 0x30
 8017bde:	7083      	strb	r3, [r0, #2]
 8017be0:	70c1      	strb	r1, [r0, #3]
 8017be2:	1d03      	adds	r3, r0, #4
 8017be4:	e7f1      	b.n	8017bca <__exponent+0x58>
	...

08017be8 <_printf_float>:
 8017be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017bec:	b08d      	sub	sp, #52	@ 0x34
 8017bee:	460c      	mov	r4, r1
 8017bf0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8017bf4:	4616      	mov	r6, r2
 8017bf6:	461f      	mov	r7, r3
 8017bf8:	4605      	mov	r5, r0
 8017bfa:	f000 fd2b 	bl	8018654 <_localeconv_r>
 8017bfe:	6803      	ldr	r3, [r0, #0]
 8017c00:	9304      	str	r3, [sp, #16]
 8017c02:	4618      	mov	r0, r3
 8017c04:	f7e8 fb5c 	bl	80002c0 <strlen>
 8017c08:	2300      	movs	r3, #0
 8017c0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8017c0c:	f8d8 3000 	ldr.w	r3, [r8]
 8017c10:	9005      	str	r0, [sp, #20]
 8017c12:	3307      	adds	r3, #7
 8017c14:	f023 0307 	bic.w	r3, r3, #7
 8017c18:	f103 0208 	add.w	r2, r3, #8
 8017c1c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8017c20:	f8d4 b000 	ldr.w	fp, [r4]
 8017c24:	f8c8 2000 	str.w	r2, [r8]
 8017c28:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017c2c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8017c30:	9307      	str	r3, [sp, #28]
 8017c32:	f8cd 8018 	str.w	r8, [sp, #24]
 8017c36:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8017c3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017c3e:	4b9c      	ldr	r3, [pc, #624]	@ (8017eb0 <_printf_float+0x2c8>)
 8017c40:	f04f 32ff 	mov.w	r2, #4294967295
 8017c44:	f7e8 ff9a 	bl	8000b7c <__aeabi_dcmpun>
 8017c48:	bb70      	cbnz	r0, 8017ca8 <_printf_float+0xc0>
 8017c4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017c4e:	4b98      	ldr	r3, [pc, #608]	@ (8017eb0 <_printf_float+0x2c8>)
 8017c50:	f04f 32ff 	mov.w	r2, #4294967295
 8017c54:	f7e8 ff74 	bl	8000b40 <__aeabi_dcmple>
 8017c58:	bb30      	cbnz	r0, 8017ca8 <_printf_float+0xc0>
 8017c5a:	2200      	movs	r2, #0
 8017c5c:	2300      	movs	r3, #0
 8017c5e:	4640      	mov	r0, r8
 8017c60:	4649      	mov	r1, r9
 8017c62:	f7e8 ff63 	bl	8000b2c <__aeabi_dcmplt>
 8017c66:	b110      	cbz	r0, 8017c6e <_printf_float+0x86>
 8017c68:	232d      	movs	r3, #45	@ 0x2d
 8017c6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017c6e:	4a91      	ldr	r2, [pc, #580]	@ (8017eb4 <_printf_float+0x2cc>)
 8017c70:	4b91      	ldr	r3, [pc, #580]	@ (8017eb8 <_printf_float+0x2d0>)
 8017c72:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8017c76:	bf8c      	ite	hi
 8017c78:	4690      	movhi	r8, r2
 8017c7a:	4698      	movls	r8, r3
 8017c7c:	2303      	movs	r3, #3
 8017c7e:	6123      	str	r3, [r4, #16]
 8017c80:	f02b 0304 	bic.w	r3, fp, #4
 8017c84:	6023      	str	r3, [r4, #0]
 8017c86:	f04f 0900 	mov.w	r9, #0
 8017c8a:	9700      	str	r7, [sp, #0]
 8017c8c:	4633      	mov	r3, r6
 8017c8e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8017c90:	4621      	mov	r1, r4
 8017c92:	4628      	mov	r0, r5
 8017c94:	f000 f9d2 	bl	801803c <_printf_common>
 8017c98:	3001      	adds	r0, #1
 8017c9a:	f040 808d 	bne.w	8017db8 <_printf_float+0x1d0>
 8017c9e:	f04f 30ff 	mov.w	r0, #4294967295
 8017ca2:	b00d      	add	sp, #52	@ 0x34
 8017ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017ca8:	4642      	mov	r2, r8
 8017caa:	464b      	mov	r3, r9
 8017cac:	4640      	mov	r0, r8
 8017cae:	4649      	mov	r1, r9
 8017cb0:	f7e8 ff64 	bl	8000b7c <__aeabi_dcmpun>
 8017cb4:	b140      	cbz	r0, 8017cc8 <_printf_float+0xe0>
 8017cb6:	464b      	mov	r3, r9
 8017cb8:	2b00      	cmp	r3, #0
 8017cba:	bfbc      	itt	lt
 8017cbc:	232d      	movlt	r3, #45	@ 0x2d
 8017cbe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8017cc2:	4a7e      	ldr	r2, [pc, #504]	@ (8017ebc <_printf_float+0x2d4>)
 8017cc4:	4b7e      	ldr	r3, [pc, #504]	@ (8017ec0 <_printf_float+0x2d8>)
 8017cc6:	e7d4      	b.n	8017c72 <_printf_float+0x8a>
 8017cc8:	6863      	ldr	r3, [r4, #4]
 8017cca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8017cce:	9206      	str	r2, [sp, #24]
 8017cd0:	1c5a      	adds	r2, r3, #1
 8017cd2:	d13b      	bne.n	8017d4c <_printf_float+0x164>
 8017cd4:	2306      	movs	r3, #6
 8017cd6:	6063      	str	r3, [r4, #4]
 8017cd8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8017cdc:	2300      	movs	r3, #0
 8017cde:	6022      	str	r2, [r4, #0]
 8017ce0:	9303      	str	r3, [sp, #12]
 8017ce2:	ab0a      	add	r3, sp, #40	@ 0x28
 8017ce4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8017ce8:	ab09      	add	r3, sp, #36	@ 0x24
 8017cea:	9300      	str	r3, [sp, #0]
 8017cec:	6861      	ldr	r1, [r4, #4]
 8017cee:	ec49 8b10 	vmov	d0, r8, r9
 8017cf2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8017cf6:	4628      	mov	r0, r5
 8017cf8:	f7ff fed6 	bl	8017aa8 <__cvt>
 8017cfc:	9b06      	ldr	r3, [sp, #24]
 8017cfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017d00:	2b47      	cmp	r3, #71	@ 0x47
 8017d02:	4680      	mov	r8, r0
 8017d04:	d129      	bne.n	8017d5a <_printf_float+0x172>
 8017d06:	1cc8      	adds	r0, r1, #3
 8017d08:	db02      	blt.n	8017d10 <_printf_float+0x128>
 8017d0a:	6863      	ldr	r3, [r4, #4]
 8017d0c:	4299      	cmp	r1, r3
 8017d0e:	dd41      	ble.n	8017d94 <_printf_float+0x1ac>
 8017d10:	f1aa 0a02 	sub.w	sl, sl, #2
 8017d14:	fa5f fa8a 	uxtb.w	sl, sl
 8017d18:	3901      	subs	r1, #1
 8017d1a:	4652      	mov	r2, sl
 8017d1c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8017d20:	9109      	str	r1, [sp, #36]	@ 0x24
 8017d22:	f7ff ff26 	bl	8017b72 <__exponent>
 8017d26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017d28:	1813      	adds	r3, r2, r0
 8017d2a:	2a01      	cmp	r2, #1
 8017d2c:	4681      	mov	r9, r0
 8017d2e:	6123      	str	r3, [r4, #16]
 8017d30:	dc02      	bgt.n	8017d38 <_printf_float+0x150>
 8017d32:	6822      	ldr	r2, [r4, #0]
 8017d34:	07d2      	lsls	r2, r2, #31
 8017d36:	d501      	bpl.n	8017d3c <_printf_float+0x154>
 8017d38:	3301      	adds	r3, #1
 8017d3a:	6123      	str	r3, [r4, #16]
 8017d3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8017d40:	2b00      	cmp	r3, #0
 8017d42:	d0a2      	beq.n	8017c8a <_printf_float+0xa2>
 8017d44:	232d      	movs	r3, #45	@ 0x2d
 8017d46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017d4a:	e79e      	b.n	8017c8a <_printf_float+0xa2>
 8017d4c:	9a06      	ldr	r2, [sp, #24]
 8017d4e:	2a47      	cmp	r2, #71	@ 0x47
 8017d50:	d1c2      	bne.n	8017cd8 <_printf_float+0xf0>
 8017d52:	2b00      	cmp	r3, #0
 8017d54:	d1c0      	bne.n	8017cd8 <_printf_float+0xf0>
 8017d56:	2301      	movs	r3, #1
 8017d58:	e7bd      	b.n	8017cd6 <_printf_float+0xee>
 8017d5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8017d5e:	d9db      	bls.n	8017d18 <_printf_float+0x130>
 8017d60:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8017d64:	d118      	bne.n	8017d98 <_printf_float+0x1b0>
 8017d66:	2900      	cmp	r1, #0
 8017d68:	6863      	ldr	r3, [r4, #4]
 8017d6a:	dd0b      	ble.n	8017d84 <_printf_float+0x19c>
 8017d6c:	6121      	str	r1, [r4, #16]
 8017d6e:	b913      	cbnz	r3, 8017d76 <_printf_float+0x18e>
 8017d70:	6822      	ldr	r2, [r4, #0]
 8017d72:	07d0      	lsls	r0, r2, #31
 8017d74:	d502      	bpl.n	8017d7c <_printf_float+0x194>
 8017d76:	3301      	adds	r3, #1
 8017d78:	440b      	add	r3, r1
 8017d7a:	6123      	str	r3, [r4, #16]
 8017d7c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8017d7e:	f04f 0900 	mov.w	r9, #0
 8017d82:	e7db      	b.n	8017d3c <_printf_float+0x154>
 8017d84:	b913      	cbnz	r3, 8017d8c <_printf_float+0x1a4>
 8017d86:	6822      	ldr	r2, [r4, #0]
 8017d88:	07d2      	lsls	r2, r2, #31
 8017d8a:	d501      	bpl.n	8017d90 <_printf_float+0x1a8>
 8017d8c:	3302      	adds	r3, #2
 8017d8e:	e7f4      	b.n	8017d7a <_printf_float+0x192>
 8017d90:	2301      	movs	r3, #1
 8017d92:	e7f2      	b.n	8017d7a <_printf_float+0x192>
 8017d94:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8017d98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017d9a:	4299      	cmp	r1, r3
 8017d9c:	db05      	blt.n	8017daa <_printf_float+0x1c2>
 8017d9e:	6823      	ldr	r3, [r4, #0]
 8017da0:	6121      	str	r1, [r4, #16]
 8017da2:	07d8      	lsls	r0, r3, #31
 8017da4:	d5ea      	bpl.n	8017d7c <_printf_float+0x194>
 8017da6:	1c4b      	adds	r3, r1, #1
 8017da8:	e7e7      	b.n	8017d7a <_printf_float+0x192>
 8017daa:	2900      	cmp	r1, #0
 8017dac:	bfd4      	ite	le
 8017dae:	f1c1 0202 	rsble	r2, r1, #2
 8017db2:	2201      	movgt	r2, #1
 8017db4:	4413      	add	r3, r2
 8017db6:	e7e0      	b.n	8017d7a <_printf_float+0x192>
 8017db8:	6823      	ldr	r3, [r4, #0]
 8017dba:	055a      	lsls	r2, r3, #21
 8017dbc:	d407      	bmi.n	8017dce <_printf_float+0x1e6>
 8017dbe:	6923      	ldr	r3, [r4, #16]
 8017dc0:	4642      	mov	r2, r8
 8017dc2:	4631      	mov	r1, r6
 8017dc4:	4628      	mov	r0, r5
 8017dc6:	47b8      	blx	r7
 8017dc8:	3001      	adds	r0, #1
 8017dca:	d12b      	bne.n	8017e24 <_printf_float+0x23c>
 8017dcc:	e767      	b.n	8017c9e <_printf_float+0xb6>
 8017dce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8017dd2:	f240 80dd 	bls.w	8017f90 <_printf_float+0x3a8>
 8017dd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8017dda:	2200      	movs	r2, #0
 8017ddc:	2300      	movs	r3, #0
 8017dde:	f7e8 fe9b 	bl	8000b18 <__aeabi_dcmpeq>
 8017de2:	2800      	cmp	r0, #0
 8017de4:	d033      	beq.n	8017e4e <_printf_float+0x266>
 8017de6:	4a37      	ldr	r2, [pc, #220]	@ (8017ec4 <_printf_float+0x2dc>)
 8017de8:	2301      	movs	r3, #1
 8017dea:	4631      	mov	r1, r6
 8017dec:	4628      	mov	r0, r5
 8017dee:	47b8      	blx	r7
 8017df0:	3001      	adds	r0, #1
 8017df2:	f43f af54 	beq.w	8017c9e <_printf_float+0xb6>
 8017df6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8017dfa:	4543      	cmp	r3, r8
 8017dfc:	db02      	blt.n	8017e04 <_printf_float+0x21c>
 8017dfe:	6823      	ldr	r3, [r4, #0]
 8017e00:	07d8      	lsls	r0, r3, #31
 8017e02:	d50f      	bpl.n	8017e24 <_printf_float+0x23c>
 8017e04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017e08:	4631      	mov	r1, r6
 8017e0a:	4628      	mov	r0, r5
 8017e0c:	47b8      	blx	r7
 8017e0e:	3001      	adds	r0, #1
 8017e10:	f43f af45 	beq.w	8017c9e <_printf_float+0xb6>
 8017e14:	f04f 0900 	mov.w	r9, #0
 8017e18:	f108 38ff 	add.w	r8, r8, #4294967295
 8017e1c:	f104 0a1a 	add.w	sl, r4, #26
 8017e20:	45c8      	cmp	r8, r9
 8017e22:	dc09      	bgt.n	8017e38 <_printf_float+0x250>
 8017e24:	6823      	ldr	r3, [r4, #0]
 8017e26:	079b      	lsls	r3, r3, #30
 8017e28:	f100 8103 	bmi.w	8018032 <_printf_float+0x44a>
 8017e2c:	68e0      	ldr	r0, [r4, #12]
 8017e2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017e30:	4298      	cmp	r0, r3
 8017e32:	bfb8      	it	lt
 8017e34:	4618      	movlt	r0, r3
 8017e36:	e734      	b.n	8017ca2 <_printf_float+0xba>
 8017e38:	2301      	movs	r3, #1
 8017e3a:	4652      	mov	r2, sl
 8017e3c:	4631      	mov	r1, r6
 8017e3e:	4628      	mov	r0, r5
 8017e40:	47b8      	blx	r7
 8017e42:	3001      	adds	r0, #1
 8017e44:	f43f af2b 	beq.w	8017c9e <_printf_float+0xb6>
 8017e48:	f109 0901 	add.w	r9, r9, #1
 8017e4c:	e7e8      	b.n	8017e20 <_printf_float+0x238>
 8017e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017e50:	2b00      	cmp	r3, #0
 8017e52:	dc39      	bgt.n	8017ec8 <_printf_float+0x2e0>
 8017e54:	4a1b      	ldr	r2, [pc, #108]	@ (8017ec4 <_printf_float+0x2dc>)
 8017e56:	2301      	movs	r3, #1
 8017e58:	4631      	mov	r1, r6
 8017e5a:	4628      	mov	r0, r5
 8017e5c:	47b8      	blx	r7
 8017e5e:	3001      	adds	r0, #1
 8017e60:	f43f af1d 	beq.w	8017c9e <_printf_float+0xb6>
 8017e64:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8017e68:	ea59 0303 	orrs.w	r3, r9, r3
 8017e6c:	d102      	bne.n	8017e74 <_printf_float+0x28c>
 8017e6e:	6823      	ldr	r3, [r4, #0]
 8017e70:	07d9      	lsls	r1, r3, #31
 8017e72:	d5d7      	bpl.n	8017e24 <_printf_float+0x23c>
 8017e74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017e78:	4631      	mov	r1, r6
 8017e7a:	4628      	mov	r0, r5
 8017e7c:	47b8      	blx	r7
 8017e7e:	3001      	adds	r0, #1
 8017e80:	f43f af0d 	beq.w	8017c9e <_printf_float+0xb6>
 8017e84:	f04f 0a00 	mov.w	sl, #0
 8017e88:	f104 0b1a 	add.w	fp, r4, #26
 8017e8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017e8e:	425b      	negs	r3, r3
 8017e90:	4553      	cmp	r3, sl
 8017e92:	dc01      	bgt.n	8017e98 <_printf_float+0x2b0>
 8017e94:	464b      	mov	r3, r9
 8017e96:	e793      	b.n	8017dc0 <_printf_float+0x1d8>
 8017e98:	2301      	movs	r3, #1
 8017e9a:	465a      	mov	r2, fp
 8017e9c:	4631      	mov	r1, r6
 8017e9e:	4628      	mov	r0, r5
 8017ea0:	47b8      	blx	r7
 8017ea2:	3001      	adds	r0, #1
 8017ea4:	f43f aefb 	beq.w	8017c9e <_printf_float+0xb6>
 8017ea8:	f10a 0a01 	add.w	sl, sl, #1
 8017eac:	e7ee      	b.n	8017e8c <_printf_float+0x2a4>
 8017eae:	bf00      	nop
 8017eb0:	7fefffff 	.word	0x7fefffff
 8017eb4:	0801cb4c 	.word	0x0801cb4c
 8017eb8:	0801cb48 	.word	0x0801cb48
 8017ebc:	0801cb54 	.word	0x0801cb54
 8017ec0:	0801cb50 	.word	0x0801cb50
 8017ec4:	0801cb58 	.word	0x0801cb58
 8017ec8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8017eca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8017ece:	4553      	cmp	r3, sl
 8017ed0:	bfa8      	it	ge
 8017ed2:	4653      	movge	r3, sl
 8017ed4:	2b00      	cmp	r3, #0
 8017ed6:	4699      	mov	r9, r3
 8017ed8:	dc36      	bgt.n	8017f48 <_printf_float+0x360>
 8017eda:	f04f 0b00 	mov.w	fp, #0
 8017ede:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017ee2:	f104 021a 	add.w	r2, r4, #26
 8017ee6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8017ee8:	9306      	str	r3, [sp, #24]
 8017eea:	eba3 0309 	sub.w	r3, r3, r9
 8017eee:	455b      	cmp	r3, fp
 8017ef0:	dc31      	bgt.n	8017f56 <_printf_float+0x36e>
 8017ef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017ef4:	459a      	cmp	sl, r3
 8017ef6:	dc3a      	bgt.n	8017f6e <_printf_float+0x386>
 8017ef8:	6823      	ldr	r3, [r4, #0]
 8017efa:	07da      	lsls	r2, r3, #31
 8017efc:	d437      	bmi.n	8017f6e <_printf_float+0x386>
 8017efe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017f00:	ebaa 0903 	sub.w	r9, sl, r3
 8017f04:	9b06      	ldr	r3, [sp, #24]
 8017f06:	ebaa 0303 	sub.w	r3, sl, r3
 8017f0a:	4599      	cmp	r9, r3
 8017f0c:	bfa8      	it	ge
 8017f0e:	4699      	movge	r9, r3
 8017f10:	f1b9 0f00 	cmp.w	r9, #0
 8017f14:	dc33      	bgt.n	8017f7e <_printf_float+0x396>
 8017f16:	f04f 0800 	mov.w	r8, #0
 8017f1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017f1e:	f104 0b1a 	add.w	fp, r4, #26
 8017f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017f24:	ebaa 0303 	sub.w	r3, sl, r3
 8017f28:	eba3 0309 	sub.w	r3, r3, r9
 8017f2c:	4543      	cmp	r3, r8
 8017f2e:	f77f af79 	ble.w	8017e24 <_printf_float+0x23c>
 8017f32:	2301      	movs	r3, #1
 8017f34:	465a      	mov	r2, fp
 8017f36:	4631      	mov	r1, r6
 8017f38:	4628      	mov	r0, r5
 8017f3a:	47b8      	blx	r7
 8017f3c:	3001      	adds	r0, #1
 8017f3e:	f43f aeae 	beq.w	8017c9e <_printf_float+0xb6>
 8017f42:	f108 0801 	add.w	r8, r8, #1
 8017f46:	e7ec      	b.n	8017f22 <_printf_float+0x33a>
 8017f48:	4642      	mov	r2, r8
 8017f4a:	4631      	mov	r1, r6
 8017f4c:	4628      	mov	r0, r5
 8017f4e:	47b8      	blx	r7
 8017f50:	3001      	adds	r0, #1
 8017f52:	d1c2      	bne.n	8017eda <_printf_float+0x2f2>
 8017f54:	e6a3      	b.n	8017c9e <_printf_float+0xb6>
 8017f56:	2301      	movs	r3, #1
 8017f58:	4631      	mov	r1, r6
 8017f5a:	4628      	mov	r0, r5
 8017f5c:	9206      	str	r2, [sp, #24]
 8017f5e:	47b8      	blx	r7
 8017f60:	3001      	adds	r0, #1
 8017f62:	f43f ae9c 	beq.w	8017c9e <_printf_float+0xb6>
 8017f66:	9a06      	ldr	r2, [sp, #24]
 8017f68:	f10b 0b01 	add.w	fp, fp, #1
 8017f6c:	e7bb      	b.n	8017ee6 <_printf_float+0x2fe>
 8017f6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017f72:	4631      	mov	r1, r6
 8017f74:	4628      	mov	r0, r5
 8017f76:	47b8      	blx	r7
 8017f78:	3001      	adds	r0, #1
 8017f7a:	d1c0      	bne.n	8017efe <_printf_float+0x316>
 8017f7c:	e68f      	b.n	8017c9e <_printf_float+0xb6>
 8017f7e:	9a06      	ldr	r2, [sp, #24]
 8017f80:	464b      	mov	r3, r9
 8017f82:	4442      	add	r2, r8
 8017f84:	4631      	mov	r1, r6
 8017f86:	4628      	mov	r0, r5
 8017f88:	47b8      	blx	r7
 8017f8a:	3001      	adds	r0, #1
 8017f8c:	d1c3      	bne.n	8017f16 <_printf_float+0x32e>
 8017f8e:	e686      	b.n	8017c9e <_printf_float+0xb6>
 8017f90:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8017f94:	f1ba 0f01 	cmp.w	sl, #1
 8017f98:	dc01      	bgt.n	8017f9e <_printf_float+0x3b6>
 8017f9a:	07db      	lsls	r3, r3, #31
 8017f9c:	d536      	bpl.n	801800c <_printf_float+0x424>
 8017f9e:	2301      	movs	r3, #1
 8017fa0:	4642      	mov	r2, r8
 8017fa2:	4631      	mov	r1, r6
 8017fa4:	4628      	mov	r0, r5
 8017fa6:	47b8      	blx	r7
 8017fa8:	3001      	adds	r0, #1
 8017faa:	f43f ae78 	beq.w	8017c9e <_printf_float+0xb6>
 8017fae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017fb2:	4631      	mov	r1, r6
 8017fb4:	4628      	mov	r0, r5
 8017fb6:	47b8      	blx	r7
 8017fb8:	3001      	adds	r0, #1
 8017fba:	f43f ae70 	beq.w	8017c9e <_printf_float+0xb6>
 8017fbe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8017fc2:	2200      	movs	r2, #0
 8017fc4:	2300      	movs	r3, #0
 8017fc6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017fca:	f7e8 fda5 	bl	8000b18 <__aeabi_dcmpeq>
 8017fce:	b9c0      	cbnz	r0, 8018002 <_printf_float+0x41a>
 8017fd0:	4653      	mov	r3, sl
 8017fd2:	f108 0201 	add.w	r2, r8, #1
 8017fd6:	4631      	mov	r1, r6
 8017fd8:	4628      	mov	r0, r5
 8017fda:	47b8      	blx	r7
 8017fdc:	3001      	adds	r0, #1
 8017fde:	d10c      	bne.n	8017ffa <_printf_float+0x412>
 8017fe0:	e65d      	b.n	8017c9e <_printf_float+0xb6>
 8017fe2:	2301      	movs	r3, #1
 8017fe4:	465a      	mov	r2, fp
 8017fe6:	4631      	mov	r1, r6
 8017fe8:	4628      	mov	r0, r5
 8017fea:	47b8      	blx	r7
 8017fec:	3001      	adds	r0, #1
 8017fee:	f43f ae56 	beq.w	8017c9e <_printf_float+0xb6>
 8017ff2:	f108 0801 	add.w	r8, r8, #1
 8017ff6:	45d0      	cmp	r8, sl
 8017ff8:	dbf3      	blt.n	8017fe2 <_printf_float+0x3fa>
 8017ffa:	464b      	mov	r3, r9
 8017ffc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8018000:	e6df      	b.n	8017dc2 <_printf_float+0x1da>
 8018002:	f04f 0800 	mov.w	r8, #0
 8018006:	f104 0b1a 	add.w	fp, r4, #26
 801800a:	e7f4      	b.n	8017ff6 <_printf_float+0x40e>
 801800c:	2301      	movs	r3, #1
 801800e:	4642      	mov	r2, r8
 8018010:	e7e1      	b.n	8017fd6 <_printf_float+0x3ee>
 8018012:	2301      	movs	r3, #1
 8018014:	464a      	mov	r2, r9
 8018016:	4631      	mov	r1, r6
 8018018:	4628      	mov	r0, r5
 801801a:	47b8      	blx	r7
 801801c:	3001      	adds	r0, #1
 801801e:	f43f ae3e 	beq.w	8017c9e <_printf_float+0xb6>
 8018022:	f108 0801 	add.w	r8, r8, #1
 8018026:	68e3      	ldr	r3, [r4, #12]
 8018028:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801802a:	1a5b      	subs	r3, r3, r1
 801802c:	4543      	cmp	r3, r8
 801802e:	dcf0      	bgt.n	8018012 <_printf_float+0x42a>
 8018030:	e6fc      	b.n	8017e2c <_printf_float+0x244>
 8018032:	f04f 0800 	mov.w	r8, #0
 8018036:	f104 0919 	add.w	r9, r4, #25
 801803a:	e7f4      	b.n	8018026 <_printf_float+0x43e>

0801803c <_printf_common>:
 801803c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018040:	4616      	mov	r6, r2
 8018042:	4698      	mov	r8, r3
 8018044:	688a      	ldr	r2, [r1, #8]
 8018046:	690b      	ldr	r3, [r1, #16]
 8018048:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801804c:	4293      	cmp	r3, r2
 801804e:	bfb8      	it	lt
 8018050:	4613      	movlt	r3, r2
 8018052:	6033      	str	r3, [r6, #0]
 8018054:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018058:	4607      	mov	r7, r0
 801805a:	460c      	mov	r4, r1
 801805c:	b10a      	cbz	r2, 8018062 <_printf_common+0x26>
 801805e:	3301      	adds	r3, #1
 8018060:	6033      	str	r3, [r6, #0]
 8018062:	6823      	ldr	r3, [r4, #0]
 8018064:	0699      	lsls	r1, r3, #26
 8018066:	bf42      	ittt	mi
 8018068:	6833      	ldrmi	r3, [r6, #0]
 801806a:	3302      	addmi	r3, #2
 801806c:	6033      	strmi	r3, [r6, #0]
 801806e:	6825      	ldr	r5, [r4, #0]
 8018070:	f015 0506 	ands.w	r5, r5, #6
 8018074:	d106      	bne.n	8018084 <_printf_common+0x48>
 8018076:	f104 0a19 	add.w	sl, r4, #25
 801807a:	68e3      	ldr	r3, [r4, #12]
 801807c:	6832      	ldr	r2, [r6, #0]
 801807e:	1a9b      	subs	r3, r3, r2
 8018080:	42ab      	cmp	r3, r5
 8018082:	dc26      	bgt.n	80180d2 <_printf_common+0x96>
 8018084:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018088:	6822      	ldr	r2, [r4, #0]
 801808a:	3b00      	subs	r3, #0
 801808c:	bf18      	it	ne
 801808e:	2301      	movne	r3, #1
 8018090:	0692      	lsls	r2, r2, #26
 8018092:	d42b      	bmi.n	80180ec <_printf_common+0xb0>
 8018094:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018098:	4641      	mov	r1, r8
 801809a:	4638      	mov	r0, r7
 801809c:	47c8      	blx	r9
 801809e:	3001      	adds	r0, #1
 80180a0:	d01e      	beq.n	80180e0 <_printf_common+0xa4>
 80180a2:	6823      	ldr	r3, [r4, #0]
 80180a4:	6922      	ldr	r2, [r4, #16]
 80180a6:	f003 0306 	and.w	r3, r3, #6
 80180aa:	2b04      	cmp	r3, #4
 80180ac:	bf02      	ittt	eq
 80180ae:	68e5      	ldreq	r5, [r4, #12]
 80180b0:	6833      	ldreq	r3, [r6, #0]
 80180b2:	1aed      	subeq	r5, r5, r3
 80180b4:	68a3      	ldr	r3, [r4, #8]
 80180b6:	bf0c      	ite	eq
 80180b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80180bc:	2500      	movne	r5, #0
 80180be:	4293      	cmp	r3, r2
 80180c0:	bfc4      	itt	gt
 80180c2:	1a9b      	subgt	r3, r3, r2
 80180c4:	18ed      	addgt	r5, r5, r3
 80180c6:	2600      	movs	r6, #0
 80180c8:	341a      	adds	r4, #26
 80180ca:	42b5      	cmp	r5, r6
 80180cc:	d11a      	bne.n	8018104 <_printf_common+0xc8>
 80180ce:	2000      	movs	r0, #0
 80180d0:	e008      	b.n	80180e4 <_printf_common+0xa8>
 80180d2:	2301      	movs	r3, #1
 80180d4:	4652      	mov	r2, sl
 80180d6:	4641      	mov	r1, r8
 80180d8:	4638      	mov	r0, r7
 80180da:	47c8      	blx	r9
 80180dc:	3001      	adds	r0, #1
 80180de:	d103      	bne.n	80180e8 <_printf_common+0xac>
 80180e0:	f04f 30ff 	mov.w	r0, #4294967295
 80180e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80180e8:	3501      	adds	r5, #1
 80180ea:	e7c6      	b.n	801807a <_printf_common+0x3e>
 80180ec:	18e1      	adds	r1, r4, r3
 80180ee:	1c5a      	adds	r2, r3, #1
 80180f0:	2030      	movs	r0, #48	@ 0x30
 80180f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80180f6:	4422      	add	r2, r4
 80180f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80180fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018100:	3302      	adds	r3, #2
 8018102:	e7c7      	b.n	8018094 <_printf_common+0x58>
 8018104:	2301      	movs	r3, #1
 8018106:	4622      	mov	r2, r4
 8018108:	4641      	mov	r1, r8
 801810a:	4638      	mov	r0, r7
 801810c:	47c8      	blx	r9
 801810e:	3001      	adds	r0, #1
 8018110:	d0e6      	beq.n	80180e0 <_printf_common+0xa4>
 8018112:	3601      	adds	r6, #1
 8018114:	e7d9      	b.n	80180ca <_printf_common+0x8e>
	...

08018118 <_printf_i>:
 8018118:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801811c:	7e0f      	ldrb	r7, [r1, #24]
 801811e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018120:	2f78      	cmp	r7, #120	@ 0x78
 8018122:	4691      	mov	r9, r2
 8018124:	4680      	mov	r8, r0
 8018126:	460c      	mov	r4, r1
 8018128:	469a      	mov	sl, r3
 801812a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801812e:	d807      	bhi.n	8018140 <_printf_i+0x28>
 8018130:	2f62      	cmp	r7, #98	@ 0x62
 8018132:	d80a      	bhi.n	801814a <_printf_i+0x32>
 8018134:	2f00      	cmp	r7, #0
 8018136:	f000 80d1 	beq.w	80182dc <_printf_i+0x1c4>
 801813a:	2f58      	cmp	r7, #88	@ 0x58
 801813c:	f000 80b8 	beq.w	80182b0 <_printf_i+0x198>
 8018140:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018144:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018148:	e03a      	b.n	80181c0 <_printf_i+0xa8>
 801814a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801814e:	2b15      	cmp	r3, #21
 8018150:	d8f6      	bhi.n	8018140 <_printf_i+0x28>
 8018152:	a101      	add	r1, pc, #4	@ (adr r1, 8018158 <_printf_i+0x40>)
 8018154:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018158:	080181b1 	.word	0x080181b1
 801815c:	080181c5 	.word	0x080181c5
 8018160:	08018141 	.word	0x08018141
 8018164:	08018141 	.word	0x08018141
 8018168:	08018141 	.word	0x08018141
 801816c:	08018141 	.word	0x08018141
 8018170:	080181c5 	.word	0x080181c5
 8018174:	08018141 	.word	0x08018141
 8018178:	08018141 	.word	0x08018141
 801817c:	08018141 	.word	0x08018141
 8018180:	08018141 	.word	0x08018141
 8018184:	080182c3 	.word	0x080182c3
 8018188:	080181ef 	.word	0x080181ef
 801818c:	0801827d 	.word	0x0801827d
 8018190:	08018141 	.word	0x08018141
 8018194:	08018141 	.word	0x08018141
 8018198:	080182e5 	.word	0x080182e5
 801819c:	08018141 	.word	0x08018141
 80181a0:	080181ef 	.word	0x080181ef
 80181a4:	08018141 	.word	0x08018141
 80181a8:	08018141 	.word	0x08018141
 80181ac:	08018285 	.word	0x08018285
 80181b0:	6833      	ldr	r3, [r6, #0]
 80181b2:	1d1a      	adds	r2, r3, #4
 80181b4:	681b      	ldr	r3, [r3, #0]
 80181b6:	6032      	str	r2, [r6, #0]
 80181b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80181bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80181c0:	2301      	movs	r3, #1
 80181c2:	e09c      	b.n	80182fe <_printf_i+0x1e6>
 80181c4:	6833      	ldr	r3, [r6, #0]
 80181c6:	6820      	ldr	r0, [r4, #0]
 80181c8:	1d19      	adds	r1, r3, #4
 80181ca:	6031      	str	r1, [r6, #0]
 80181cc:	0606      	lsls	r6, r0, #24
 80181ce:	d501      	bpl.n	80181d4 <_printf_i+0xbc>
 80181d0:	681d      	ldr	r5, [r3, #0]
 80181d2:	e003      	b.n	80181dc <_printf_i+0xc4>
 80181d4:	0645      	lsls	r5, r0, #25
 80181d6:	d5fb      	bpl.n	80181d0 <_printf_i+0xb8>
 80181d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80181dc:	2d00      	cmp	r5, #0
 80181de:	da03      	bge.n	80181e8 <_printf_i+0xd0>
 80181e0:	232d      	movs	r3, #45	@ 0x2d
 80181e2:	426d      	negs	r5, r5
 80181e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80181e8:	4858      	ldr	r0, [pc, #352]	@ (801834c <_printf_i+0x234>)
 80181ea:	230a      	movs	r3, #10
 80181ec:	e011      	b.n	8018212 <_printf_i+0xfa>
 80181ee:	6821      	ldr	r1, [r4, #0]
 80181f0:	6833      	ldr	r3, [r6, #0]
 80181f2:	0608      	lsls	r0, r1, #24
 80181f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80181f8:	d402      	bmi.n	8018200 <_printf_i+0xe8>
 80181fa:	0649      	lsls	r1, r1, #25
 80181fc:	bf48      	it	mi
 80181fe:	b2ad      	uxthmi	r5, r5
 8018200:	2f6f      	cmp	r7, #111	@ 0x6f
 8018202:	4852      	ldr	r0, [pc, #328]	@ (801834c <_printf_i+0x234>)
 8018204:	6033      	str	r3, [r6, #0]
 8018206:	bf14      	ite	ne
 8018208:	230a      	movne	r3, #10
 801820a:	2308      	moveq	r3, #8
 801820c:	2100      	movs	r1, #0
 801820e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8018212:	6866      	ldr	r6, [r4, #4]
 8018214:	60a6      	str	r6, [r4, #8]
 8018216:	2e00      	cmp	r6, #0
 8018218:	db05      	blt.n	8018226 <_printf_i+0x10e>
 801821a:	6821      	ldr	r1, [r4, #0]
 801821c:	432e      	orrs	r6, r5
 801821e:	f021 0104 	bic.w	r1, r1, #4
 8018222:	6021      	str	r1, [r4, #0]
 8018224:	d04b      	beq.n	80182be <_printf_i+0x1a6>
 8018226:	4616      	mov	r6, r2
 8018228:	fbb5 f1f3 	udiv	r1, r5, r3
 801822c:	fb03 5711 	mls	r7, r3, r1, r5
 8018230:	5dc7      	ldrb	r7, [r0, r7]
 8018232:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018236:	462f      	mov	r7, r5
 8018238:	42bb      	cmp	r3, r7
 801823a:	460d      	mov	r5, r1
 801823c:	d9f4      	bls.n	8018228 <_printf_i+0x110>
 801823e:	2b08      	cmp	r3, #8
 8018240:	d10b      	bne.n	801825a <_printf_i+0x142>
 8018242:	6823      	ldr	r3, [r4, #0]
 8018244:	07df      	lsls	r7, r3, #31
 8018246:	d508      	bpl.n	801825a <_printf_i+0x142>
 8018248:	6923      	ldr	r3, [r4, #16]
 801824a:	6861      	ldr	r1, [r4, #4]
 801824c:	4299      	cmp	r1, r3
 801824e:	bfde      	ittt	le
 8018250:	2330      	movle	r3, #48	@ 0x30
 8018252:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018256:	f106 36ff 	addle.w	r6, r6, #4294967295
 801825a:	1b92      	subs	r2, r2, r6
 801825c:	6122      	str	r2, [r4, #16]
 801825e:	f8cd a000 	str.w	sl, [sp]
 8018262:	464b      	mov	r3, r9
 8018264:	aa03      	add	r2, sp, #12
 8018266:	4621      	mov	r1, r4
 8018268:	4640      	mov	r0, r8
 801826a:	f7ff fee7 	bl	801803c <_printf_common>
 801826e:	3001      	adds	r0, #1
 8018270:	d14a      	bne.n	8018308 <_printf_i+0x1f0>
 8018272:	f04f 30ff 	mov.w	r0, #4294967295
 8018276:	b004      	add	sp, #16
 8018278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801827c:	6823      	ldr	r3, [r4, #0]
 801827e:	f043 0320 	orr.w	r3, r3, #32
 8018282:	6023      	str	r3, [r4, #0]
 8018284:	4832      	ldr	r0, [pc, #200]	@ (8018350 <_printf_i+0x238>)
 8018286:	2778      	movs	r7, #120	@ 0x78
 8018288:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801828c:	6823      	ldr	r3, [r4, #0]
 801828e:	6831      	ldr	r1, [r6, #0]
 8018290:	061f      	lsls	r7, r3, #24
 8018292:	f851 5b04 	ldr.w	r5, [r1], #4
 8018296:	d402      	bmi.n	801829e <_printf_i+0x186>
 8018298:	065f      	lsls	r7, r3, #25
 801829a:	bf48      	it	mi
 801829c:	b2ad      	uxthmi	r5, r5
 801829e:	6031      	str	r1, [r6, #0]
 80182a0:	07d9      	lsls	r1, r3, #31
 80182a2:	bf44      	itt	mi
 80182a4:	f043 0320 	orrmi.w	r3, r3, #32
 80182a8:	6023      	strmi	r3, [r4, #0]
 80182aa:	b11d      	cbz	r5, 80182b4 <_printf_i+0x19c>
 80182ac:	2310      	movs	r3, #16
 80182ae:	e7ad      	b.n	801820c <_printf_i+0xf4>
 80182b0:	4826      	ldr	r0, [pc, #152]	@ (801834c <_printf_i+0x234>)
 80182b2:	e7e9      	b.n	8018288 <_printf_i+0x170>
 80182b4:	6823      	ldr	r3, [r4, #0]
 80182b6:	f023 0320 	bic.w	r3, r3, #32
 80182ba:	6023      	str	r3, [r4, #0]
 80182bc:	e7f6      	b.n	80182ac <_printf_i+0x194>
 80182be:	4616      	mov	r6, r2
 80182c0:	e7bd      	b.n	801823e <_printf_i+0x126>
 80182c2:	6833      	ldr	r3, [r6, #0]
 80182c4:	6825      	ldr	r5, [r4, #0]
 80182c6:	6961      	ldr	r1, [r4, #20]
 80182c8:	1d18      	adds	r0, r3, #4
 80182ca:	6030      	str	r0, [r6, #0]
 80182cc:	062e      	lsls	r6, r5, #24
 80182ce:	681b      	ldr	r3, [r3, #0]
 80182d0:	d501      	bpl.n	80182d6 <_printf_i+0x1be>
 80182d2:	6019      	str	r1, [r3, #0]
 80182d4:	e002      	b.n	80182dc <_printf_i+0x1c4>
 80182d6:	0668      	lsls	r0, r5, #25
 80182d8:	d5fb      	bpl.n	80182d2 <_printf_i+0x1ba>
 80182da:	8019      	strh	r1, [r3, #0]
 80182dc:	2300      	movs	r3, #0
 80182de:	6123      	str	r3, [r4, #16]
 80182e0:	4616      	mov	r6, r2
 80182e2:	e7bc      	b.n	801825e <_printf_i+0x146>
 80182e4:	6833      	ldr	r3, [r6, #0]
 80182e6:	1d1a      	adds	r2, r3, #4
 80182e8:	6032      	str	r2, [r6, #0]
 80182ea:	681e      	ldr	r6, [r3, #0]
 80182ec:	6862      	ldr	r2, [r4, #4]
 80182ee:	2100      	movs	r1, #0
 80182f0:	4630      	mov	r0, r6
 80182f2:	f7e7 ff95 	bl	8000220 <memchr>
 80182f6:	b108      	cbz	r0, 80182fc <_printf_i+0x1e4>
 80182f8:	1b80      	subs	r0, r0, r6
 80182fa:	6060      	str	r0, [r4, #4]
 80182fc:	6863      	ldr	r3, [r4, #4]
 80182fe:	6123      	str	r3, [r4, #16]
 8018300:	2300      	movs	r3, #0
 8018302:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018306:	e7aa      	b.n	801825e <_printf_i+0x146>
 8018308:	6923      	ldr	r3, [r4, #16]
 801830a:	4632      	mov	r2, r6
 801830c:	4649      	mov	r1, r9
 801830e:	4640      	mov	r0, r8
 8018310:	47d0      	blx	sl
 8018312:	3001      	adds	r0, #1
 8018314:	d0ad      	beq.n	8018272 <_printf_i+0x15a>
 8018316:	6823      	ldr	r3, [r4, #0]
 8018318:	079b      	lsls	r3, r3, #30
 801831a:	d413      	bmi.n	8018344 <_printf_i+0x22c>
 801831c:	68e0      	ldr	r0, [r4, #12]
 801831e:	9b03      	ldr	r3, [sp, #12]
 8018320:	4298      	cmp	r0, r3
 8018322:	bfb8      	it	lt
 8018324:	4618      	movlt	r0, r3
 8018326:	e7a6      	b.n	8018276 <_printf_i+0x15e>
 8018328:	2301      	movs	r3, #1
 801832a:	4632      	mov	r2, r6
 801832c:	4649      	mov	r1, r9
 801832e:	4640      	mov	r0, r8
 8018330:	47d0      	blx	sl
 8018332:	3001      	adds	r0, #1
 8018334:	d09d      	beq.n	8018272 <_printf_i+0x15a>
 8018336:	3501      	adds	r5, #1
 8018338:	68e3      	ldr	r3, [r4, #12]
 801833a:	9903      	ldr	r1, [sp, #12]
 801833c:	1a5b      	subs	r3, r3, r1
 801833e:	42ab      	cmp	r3, r5
 8018340:	dcf2      	bgt.n	8018328 <_printf_i+0x210>
 8018342:	e7eb      	b.n	801831c <_printf_i+0x204>
 8018344:	2500      	movs	r5, #0
 8018346:	f104 0619 	add.w	r6, r4, #25
 801834a:	e7f5      	b.n	8018338 <_printf_i+0x220>
 801834c:	0801cb5a 	.word	0x0801cb5a
 8018350:	0801cb6b 	.word	0x0801cb6b

08018354 <std>:
 8018354:	2300      	movs	r3, #0
 8018356:	b510      	push	{r4, lr}
 8018358:	4604      	mov	r4, r0
 801835a:	e9c0 3300 	strd	r3, r3, [r0]
 801835e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018362:	6083      	str	r3, [r0, #8]
 8018364:	8181      	strh	r1, [r0, #12]
 8018366:	6643      	str	r3, [r0, #100]	@ 0x64
 8018368:	81c2      	strh	r2, [r0, #14]
 801836a:	6183      	str	r3, [r0, #24]
 801836c:	4619      	mov	r1, r3
 801836e:	2208      	movs	r2, #8
 8018370:	305c      	adds	r0, #92	@ 0x5c
 8018372:	f000 f966 	bl	8018642 <memset>
 8018376:	4b0d      	ldr	r3, [pc, #52]	@ (80183ac <std+0x58>)
 8018378:	6263      	str	r3, [r4, #36]	@ 0x24
 801837a:	4b0d      	ldr	r3, [pc, #52]	@ (80183b0 <std+0x5c>)
 801837c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801837e:	4b0d      	ldr	r3, [pc, #52]	@ (80183b4 <std+0x60>)
 8018380:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8018382:	4b0d      	ldr	r3, [pc, #52]	@ (80183b8 <std+0x64>)
 8018384:	6323      	str	r3, [r4, #48]	@ 0x30
 8018386:	4b0d      	ldr	r3, [pc, #52]	@ (80183bc <std+0x68>)
 8018388:	6224      	str	r4, [r4, #32]
 801838a:	429c      	cmp	r4, r3
 801838c:	d006      	beq.n	801839c <std+0x48>
 801838e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8018392:	4294      	cmp	r4, r2
 8018394:	d002      	beq.n	801839c <std+0x48>
 8018396:	33d0      	adds	r3, #208	@ 0xd0
 8018398:	429c      	cmp	r4, r3
 801839a:	d105      	bne.n	80183a8 <std+0x54>
 801839c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80183a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80183a4:	f000 b9ca 	b.w	801873c <__retarget_lock_init_recursive>
 80183a8:	bd10      	pop	{r4, pc}
 80183aa:	bf00      	nop
 80183ac:	08018589 	.word	0x08018589
 80183b0:	080185ab 	.word	0x080185ab
 80183b4:	080185e3 	.word	0x080185e3
 80183b8:	08018607 	.word	0x08018607
 80183bc:	20003d8c 	.word	0x20003d8c

080183c0 <stdio_exit_handler>:
 80183c0:	4a02      	ldr	r2, [pc, #8]	@ (80183cc <stdio_exit_handler+0xc>)
 80183c2:	4903      	ldr	r1, [pc, #12]	@ (80183d0 <stdio_exit_handler+0x10>)
 80183c4:	4803      	ldr	r0, [pc, #12]	@ (80183d4 <stdio_exit_handler+0x14>)
 80183c6:	f000 b869 	b.w	801849c <_fwalk_sglue>
 80183ca:	bf00      	nop
 80183cc:	200001a0 	.word	0x200001a0
 80183d0:	0801a0bd 	.word	0x0801a0bd
 80183d4:	200001b0 	.word	0x200001b0

080183d8 <cleanup_stdio>:
 80183d8:	6841      	ldr	r1, [r0, #4]
 80183da:	4b0c      	ldr	r3, [pc, #48]	@ (801840c <cleanup_stdio+0x34>)
 80183dc:	4299      	cmp	r1, r3
 80183de:	b510      	push	{r4, lr}
 80183e0:	4604      	mov	r4, r0
 80183e2:	d001      	beq.n	80183e8 <cleanup_stdio+0x10>
 80183e4:	f001 fe6a 	bl	801a0bc <_fflush_r>
 80183e8:	68a1      	ldr	r1, [r4, #8]
 80183ea:	4b09      	ldr	r3, [pc, #36]	@ (8018410 <cleanup_stdio+0x38>)
 80183ec:	4299      	cmp	r1, r3
 80183ee:	d002      	beq.n	80183f6 <cleanup_stdio+0x1e>
 80183f0:	4620      	mov	r0, r4
 80183f2:	f001 fe63 	bl	801a0bc <_fflush_r>
 80183f6:	68e1      	ldr	r1, [r4, #12]
 80183f8:	4b06      	ldr	r3, [pc, #24]	@ (8018414 <cleanup_stdio+0x3c>)
 80183fa:	4299      	cmp	r1, r3
 80183fc:	d004      	beq.n	8018408 <cleanup_stdio+0x30>
 80183fe:	4620      	mov	r0, r4
 8018400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018404:	f001 be5a 	b.w	801a0bc <_fflush_r>
 8018408:	bd10      	pop	{r4, pc}
 801840a:	bf00      	nop
 801840c:	20003d8c 	.word	0x20003d8c
 8018410:	20003df4 	.word	0x20003df4
 8018414:	20003e5c 	.word	0x20003e5c

08018418 <global_stdio_init.part.0>:
 8018418:	b510      	push	{r4, lr}
 801841a:	4b0b      	ldr	r3, [pc, #44]	@ (8018448 <global_stdio_init.part.0+0x30>)
 801841c:	4c0b      	ldr	r4, [pc, #44]	@ (801844c <global_stdio_init.part.0+0x34>)
 801841e:	4a0c      	ldr	r2, [pc, #48]	@ (8018450 <global_stdio_init.part.0+0x38>)
 8018420:	601a      	str	r2, [r3, #0]
 8018422:	4620      	mov	r0, r4
 8018424:	2200      	movs	r2, #0
 8018426:	2104      	movs	r1, #4
 8018428:	f7ff ff94 	bl	8018354 <std>
 801842c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8018430:	2201      	movs	r2, #1
 8018432:	2109      	movs	r1, #9
 8018434:	f7ff ff8e 	bl	8018354 <std>
 8018438:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801843c:	2202      	movs	r2, #2
 801843e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018442:	2112      	movs	r1, #18
 8018444:	f7ff bf86 	b.w	8018354 <std>
 8018448:	20003ec4 	.word	0x20003ec4
 801844c:	20003d8c 	.word	0x20003d8c
 8018450:	080183c1 	.word	0x080183c1

08018454 <__sfp_lock_acquire>:
 8018454:	4801      	ldr	r0, [pc, #4]	@ (801845c <__sfp_lock_acquire+0x8>)
 8018456:	f000 b972 	b.w	801873e <__retarget_lock_acquire_recursive>
 801845a:	bf00      	nop
 801845c:	20003ecd 	.word	0x20003ecd

08018460 <__sfp_lock_release>:
 8018460:	4801      	ldr	r0, [pc, #4]	@ (8018468 <__sfp_lock_release+0x8>)
 8018462:	f000 b96d 	b.w	8018740 <__retarget_lock_release_recursive>
 8018466:	bf00      	nop
 8018468:	20003ecd 	.word	0x20003ecd

0801846c <__sinit>:
 801846c:	b510      	push	{r4, lr}
 801846e:	4604      	mov	r4, r0
 8018470:	f7ff fff0 	bl	8018454 <__sfp_lock_acquire>
 8018474:	6a23      	ldr	r3, [r4, #32]
 8018476:	b11b      	cbz	r3, 8018480 <__sinit+0x14>
 8018478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801847c:	f7ff bff0 	b.w	8018460 <__sfp_lock_release>
 8018480:	4b04      	ldr	r3, [pc, #16]	@ (8018494 <__sinit+0x28>)
 8018482:	6223      	str	r3, [r4, #32]
 8018484:	4b04      	ldr	r3, [pc, #16]	@ (8018498 <__sinit+0x2c>)
 8018486:	681b      	ldr	r3, [r3, #0]
 8018488:	2b00      	cmp	r3, #0
 801848a:	d1f5      	bne.n	8018478 <__sinit+0xc>
 801848c:	f7ff ffc4 	bl	8018418 <global_stdio_init.part.0>
 8018490:	e7f2      	b.n	8018478 <__sinit+0xc>
 8018492:	bf00      	nop
 8018494:	080183d9 	.word	0x080183d9
 8018498:	20003ec4 	.word	0x20003ec4

0801849c <_fwalk_sglue>:
 801849c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80184a0:	4607      	mov	r7, r0
 80184a2:	4688      	mov	r8, r1
 80184a4:	4614      	mov	r4, r2
 80184a6:	2600      	movs	r6, #0
 80184a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80184ac:	f1b9 0901 	subs.w	r9, r9, #1
 80184b0:	d505      	bpl.n	80184be <_fwalk_sglue+0x22>
 80184b2:	6824      	ldr	r4, [r4, #0]
 80184b4:	2c00      	cmp	r4, #0
 80184b6:	d1f7      	bne.n	80184a8 <_fwalk_sglue+0xc>
 80184b8:	4630      	mov	r0, r6
 80184ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80184be:	89ab      	ldrh	r3, [r5, #12]
 80184c0:	2b01      	cmp	r3, #1
 80184c2:	d907      	bls.n	80184d4 <_fwalk_sglue+0x38>
 80184c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80184c8:	3301      	adds	r3, #1
 80184ca:	d003      	beq.n	80184d4 <_fwalk_sglue+0x38>
 80184cc:	4629      	mov	r1, r5
 80184ce:	4638      	mov	r0, r7
 80184d0:	47c0      	blx	r8
 80184d2:	4306      	orrs	r6, r0
 80184d4:	3568      	adds	r5, #104	@ 0x68
 80184d6:	e7e9      	b.n	80184ac <_fwalk_sglue+0x10>

080184d8 <sniprintf>:
 80184d8:	b40c      	push	{r2, r3}
 80184da:	b530      	push	{r4, r5, lr}
 80184dc:	4b18      	ldr	r3, [pc, #96]	@ (8018540 <sniprintf+0x68>)
 80184de:	1e0c      	subs	r4, r1, #0
 80184e0:	681d      	ldr	r5, [r3, #0]
 80184e2:	b09d      	sub	sp, #116	@ 0x74
 80184e4:	da08      	bge.n	80184f8 <sniprintf+0x20>
 80184e6:	238b      	movs	r3, #139	@ 0x8b
 80184e8:	602b      	str	r3, [r5, #0]
 80184ea:	f04f 30ff 	mov.w	r0, #4294967295
 80184ee:	b01d      	add	sp, #116	@ 0x74
 80184f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80184f4:	b002      	add	sp, #8
 80184f6:	4770      	bx	lr
 80184f8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80184fc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018500:	f04f 0300 	mov.w	r3, #0
 8018504:	931b      	str	r3, [sp, #108]	@ 0x6c
 8018506:	bf14      	ite	ne
 8018508:	f104 33ff 	addne.w	r3, r4, #4294967295
 801850c:	4623      	moveq	r3, r4
 801850e:	9304      	str	r3, [sp, #16]
 8018510:	9307      	str	r3, [sp, #28]
 8018512:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018516:	9002      	str	r0, [sp, #8]
 8018518:	9006      	str	r0, [sp, #24]
 801851a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801851e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8018520:	ab21      	add	r3, sp, #132	@ 0x84
 8018522:	a902      	add	r1, sp, #8
 8018524:	4628      	mov	r0, r5
 8018526:	9301      	str	r3, [sp, #4]
 8018528:	f001 fc48 	bl	8019dbc <_svfiprintf_r>
 801852c:	1c43      	adds	r3, r0, #1
 801852e:	bfbc      	itt	lt
 8018530:	238b      	movlt	r3, #139	@ 0x8b
 8018532:	602b      	strlt	r3, [r5, #0]
 8018534:	2c00      	cmp	r4, #0
 8018536:	d0da      	beq.n	80184ee <sniprintf+0x16>
 8018538:	9b02      	ldr	r3, [sp, #8]
 801853a:	2200      	movs	r2, #0
 801853c:	701a      	strb	r2, [r3, #0]
 801853e:	e7d6      	b.n	80184ee <sniprintf+0x16>
 8018540:	200001ac 	.word	0x200001ac

08018544 <siprintf>:
 8018544:	b40e      	push	{r1, r2, r3}
 8018546:	b510      	push	{r4, lr}
 8018548:	b09d      	sub	sp, #116	@ 0x74
 801854a:	ab1f      	add	r3, sp, #124	@ 0x7c
 801854c:	9002      	str	r0, [sp, #8]
 801854e:	9006      	str	r0, [sp, #24]
 8018550:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8018554:	480a      	ldr	r0, [pc, #40]	@ (8018580 <siprintf+0x3c>)
 8018556:	9107      	str	r1, [sp, #28]
 8018558:	9104      	str	r1, [sp, #16]
 801855a:	490a      	ldr	r1, [pc, #40]	@ (8018584 <siprintf+0x40>)
 801855c:	f853 2b04 	ldr.w	r2, [r3], #4
 8018560:	9105      	str	r1, [sp, #20]
 8018562:	2400      	movs	r4, #0
 8018564:	a902      	add	r1, sp, #8
 8018566:	6800      	ldr	r0, [r0, #0]
 8018568:	9301      	str	r3, [sp, #4]
 801856a:	941b      	str	r4, [sp, #108]	@ 0x6c
 801856c:	f001 fc26 	bl	8019dbc <_svfiprintf_r>
 8018570:	9b02      	ldr	r3, [sp, #8]
 8018572:	701c      	strb	r4, [r3, #0]
 8018574:	b01d      	add	sp, #116	@ 0x74
 8018576:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801857a:	b003      	add	sp, #12
 801857c:	4770      	bx	lr
 801857e:	bf00      	nop
 8018580:	200001ac 	.word	0x200001ac
 8018584:	ffff0208 	.word	0xffff0208

08018588 <__sread>:
 8018588:	b510      	push	{r4, lr}
 801858a:	460c      	mov	r4, r1
 801858c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018590:	f000 f886 	bl	80186a0 <_read_r>
 8018594:	2800      	cmp	r0, #0
 8018596:	bfab      	itete	ge
 8018598:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801859a:	89a3      	ldrhlt	r3, [r4, #12]
 801859c:	181b      	addge	r3, r3, r0
 801859e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80185a2:	bfac      	ite	ge
 80185a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80185a6:	81a3      	strhlt	r3, [r4, #12]
 80185a8:	bd10      	pop	{r4, pc}

080185aa <__swrite>:
 80185aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80185ae:	461f      	mov	r7, r3
 80185b0:	898b      	ldrh	r3, [r1, #12]
 80185b2:	05db      	lsls	r3, r3, #23
 80185b4:	4605      	mov	r5, r0
 80185b6:	460c      	mov	r4, r1
 80185b8:	4616      	mov	r6, r2
 80185ba:	d505      	bpl.n	80185c8 <__swrite+0x1e>
 80185bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80185c0:	2302      	movs	r3, #2
 80185c2:	2200      	movs	r2, #0
 80185c4:	f000 f85a 	bl	801867c <_lseek_r>
 80185c8:	89a3      	ldrh	r3, [r4, #12]
 80185ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80185ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80185d2:	81a3      	strh	r3, [r4, #12]
 80185d4:	4632      	mov	r2, r6
 80185d6:	463b      	mov	r3, r7
 80185d8:	4628      	mov	r0, r5
 80185da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80185de:	f000 b871 	b.w	80186c4 <_write_r>

080185e2 <__sseek>:
 80185e2:	b510      	push	{r4, lr}
 80185e4:	460c      	mov	r4, r1
 80185e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80185ea:	f000 f847 	bl	801867c <_lseek_r>
 80185ee:	1c43      	adds	r3, r0, #1
 80185f0:	89a3      	ldrh	r3, [r4, #12]
 80185f2:	bf15      	itete	ne
 80185f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80185f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80185fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80185fe:	81a3      	strheq	r3, [r4, #12]
 8018600:	bf18      	it	ne
 8018602:	81a3      	strhne	r3, [r4, #12]
 8018604:	bd10      	pop	{r4, pc}

08018606 <__sclose>:
 8018606:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801860a:	f000 b827 	b.w	801865c <_close_r>

0801860e <memmove>:
 801860e:	4288      	cmp	r0, r1
 8018610:	b510      	push	{r4, lr}
 8018612:	eb01 0402 	add.w	r4, r1, r2
 8018616:	d902      	bls.n	801861e <memmove+0x10>
 8018618:	4284      	cmp	r4, r0
 801861a:	4623      	mov	r3, r4
 801861c:	d807      	bhi.n	801862e <memmove+0x20>
 801861e:	1e43      	subs	r3, r0, #1
 8018620:	42a1      	cmp	r1, r4
 8018622:	d008      	beq.n	8018636 <memmove+0x28>
 8018624:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018628:	f803 2f01 	strb.w	r2, [r3, #1]!
 801862c:	e7f8      	b.n	8018620 <memmove+0x12>
 801862e:	4402      	add	r2, r0
 8018630:	4601      	mov	r1, r0
 8018632:	428a      	cmp	r2, r1
 8018634:	d100      	bne.n	8018638 <memmove+0x2a>
 8018636:	bd10      	pop	{r4, pc}
 8018638:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801863c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018640:	e7f7      	b.n	8018632 <memmove+0x24>

08018642 <memset>:
 8018642:	4402      	add	r2, r0
 8018644:	4603      	mov	r3, r0
 8018646:	4293      	cmp	r3, r2
 8018648:	d100      	bne.n	801864c <memset+0xa>
 801864a:	4770      	bx	lr
 801864c:	f803 1b01 	strb.w	r1, [r3], #1
 8018650:	e7f9      	b.n	8018646 <memset+0x4>
	...

08018654 <_localeconv_r>:
 8018654:	4800      	ldr	r0, [pc, #0]	@ (8018658 <_localeconv_r+0x4>)
 8018656:	4770      	bx	lr
 8018658:	200002ec 	.word	0x200002ec

0801865c <_close_r>:
 801865c:	b538      	push	{r3, r4, r5, lr}
 801865e:	4d06      	ldr	r5, [pc, #24]	@ (8018678 <_close_r+0x1c>)
 8018660:	2300      	movs	r3, #0
 8018662:	4604      	mov	r4, r0
 8018664:	4608      	mov	r0, r1
 8018666:	602b      	str	r3, [r5, #0]
 8018668:	f7ec fba0 	bl	8004dac <_close>
 801866c:	1c43      	adds	r3, r0, #1
 801866e:	d102      	bne.n	8018676 <_close_r+0x1a>
 8018670:	682b      	ldr	r3, [r5, #0]
 8018672:	b103      	cbz	r3, 8018676 <_close_r+0x1a>
 8018674:	6023      	str	r3, [r4, #0]
 8018676:	bd38      	pop	{r3, r4, r5, pc}
 8018678:	20003ec8 	.word	0x20003ec8

0801867c <_lseek_r>:
 801867c:	b538      	push	{r3, r4, r5, lr}
 801867e:	4d07      	ldr	r5, [pc, #28]	@ (801869c <_lseek_r+0x20>)
 8018680:	4604      	mov	r4, r0
 8018682:	4608      	mov	r0, r1
 8018684:	4611      	mov	r1, r2
 8018686:	2200      	movs	r2, #0
 8018688:	602a      	str	r2, [r5, #0]
 801868a:	461a      	mov	r2, r3
 801868c:	f7ec fbb5 	bl	8004dfa <_lseek>
 8018690:	1c43      	adds	r3, r0, #1
 8018692:	d102      	bne.n	801869a <_lseek_r+0x1e>
 8018694:	682b      	ldr	r3, [r5, #0]
 8018696:	b103      	cbz	r3, 801869a <_lseek_r+0x1e>
 8018698:	6023      	str	r3, [r4, #0]
 801869a:	bd38      	pop	{r3, r4, r5, pc}
 801869c:	20003ec8 	.word	0x20003ec8

080186a0 <_read_r>:
 80186a0:	b538      	push	{r3, r4, r5, lr}
 80186a2:	4d07      	ldr	r5, [pc, #28]	@ (80186c0 <_read_r+0x20>)
 80186a4:	4604      	mov	r4, r0
 80186a6:	4608      	mov	r0, r1
 80186a8:	4611      	mov	r1, r2
 80186aa:	2200      	movs	r2, #0
 80186ac:	602a      	str	r2, [r5, #0]
 80186ae:	461a      	mov	r2, r3
 80186b0:	f7ec fb43 	bl	8004d3a <_read>
 80186b4:	1c43      	adds	r3, r0, #1
 80186b6:	d102      	bne.n	80186be <_read_r+0x1e>
 80186b8:	682b      	ldr	r3, [r5, #0]
 80186ba:	b103      	cbz	r3, 80186be <_read_r+0x1e>
 80186bc:	6023      	str	r3, [r4, #0]
 80186be:	bd38      	pop	{r3, r4, r5, pc}
 80186c0:	20003ec8 	.word	0x20003ec8

080186c4 <_write_r>:
 80186c4:	b538      	push	{r3, r4, r5, lr}
 80186c6:	4d07      	ldr	r5, [pc, #28]	@ (80186e4 <_write_r+0x20>)
 80186c8:	4604      	mov	r4, r0
 80186ca:	4608      	mov	r0, r1
 80186cc:	4611      	mov	r1, r2
 80186ce:	2200      	movs	r2, #0
 80186d0:	602a      	str	r2, [r5, #0]
 80186d2:	461a      	mov	r2, r3
 80186d4:	f7ec fb4e 	bl	8004d74 <_write>
 80186d8:	1c43      	adds	r3, r0, #1
 80186da:	d102      	bne.n	80186e2 <_write_r+0x1e>
 80186dc:	682b      	ldr	r3, [r5, #0]
 80186de:	b103      	cbz	r3, 80186e2 <_write_r+0x1e>
 80186e0:	6023      	str	r3, [r4, #0]
 80186e2:	bd38      	pop	{r3, r4, r5, pc}
 80186e4:	20003ec8 	.word	0x20003ec8

080186e8 <__errno>:
 80186e8:	4b01      	ldr	r3, [pc, #4]	@ (80186f0 <__errno+0x8>)
 80186ea:	6818      	ldr	r0, [r3, #0]
 80186ec:	4770      	bx	lr
 80186ee:	bf00      	nop
 80186f0:	200001ac 	.word	0x200001ac

080186f4 <__libc_init_array>:
 80186f4:	b570      	push	{r4, r5, r6, lr}
 80186f6:	4d0d      	ldr	r5, [pc, #52]	@ (801872c <__libc_init_array+0x38>)
 80186f8:	4c0d      	ldr	r4, [pc, #52]	@ (8018730 <__libc_init_array+0x3c>)
 80186fa:	1b64      	subs	r4, r4, r5
 80186fc:	10a4      	asrs	r4, r4, #2
 80186fe:	2600      	movs	r6, #0
 8018700:	42a6      	cmp	r6, r4
 8018702:	d109      	bne.n	8018718 <__libc_init_array+0x24>
 8018704:	4d0b      	ldr	r5, [pc, #44]	@ (8018734 <__libc_init_array+0x40>)
 8018706:	4c0c      	ldr	r4, [pc, #48]	@ (8018738 <__libc_init_array+0x44>)
 8018708:	f002 f84e 	bl	801a7a8 <_init>
 801870c:	1b64      	subs	r4, r4, r5
 801870e:	10a4      	asrs	r4, r4, #2
 8018710:	2600      	movs	r6, #0
 8018712:	42a6      	cmp	r6, r4
 8018714:	d105      	bne.n	8018722 <__libc_init_array+0x2e>
 8018716:	bd70      	pop	{r4, r5, r6, pc}
 8018718:	f855 3b04 	ldr.w	r3, [r5], #4
 801871c:	4798      	blx	r3
 801871e:	3601      	adds	r6, #1
 8018720:	e7ee      	b.n	8018700 <__libc_init_array+0xc>
 8018722:	f855 3b04 	ldr.w	r3, [r5], #4
 8018726:	4798      	blx	r3
 8018728:	3601      	adds	r6, #1
 801872a:	e7f2      	b.n	8018712 <__libc_init_array+0x1e>
 801872c:	0801cec4 	.word	0x0801cec4
 8018730:	0801cec4 	.word	0x0801cec4
 8018734:	0801cec4 	.word	0x0801cec4
 8018738:	0801cec8 	.word	0x0801cec8

0801873c <__retarget_lock_init_recursive>:
 801873c:	4770      	bx	lr

0801873e <__retarget_lock_acquire_recursive>:
 801873e:	4770      	bx	lr

08018740 <__retarget_lock_release_recursive>:
 8018740:	4770      	bx	lr

08018742 <memcpy>:
 8018742:	440a      	add	r2, r1
 8018744:	4291      	cmp	r1, r2
 8018746:	f100 33ff 	add.w	r3, r0, #4294967295
 801874a:	d100      	bne.n	801874e <memcpy+0xc>
 801874c:	4770      	bx	lr
 801874e:	b510      	push	{r4, lr}
 8018750:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018754:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018758:	4291      	cmp	r1, r2
 801875a:	d1f9      	bne.n	8018750 <memcpy+0xe>
 801875c:	bd10      	pop	{r4, pc}

0801875e <quorem>:
 801875e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018762:	6903      	ldr	r3, [r0, #16]
 8018764:	690c      	ldr	r4, [r1, #16]
 8018766:	42a3      	cmp	r3, r4
 8018768:	4607      	mov	r7, r0
 801876a:	db7e      	blt.n	801886a <quorem+0x10c>
 801876c:	3c01      	subs	r4, #1
 801876e:	f101 0814 	add.w	r8, r1, #20
 8018772:	00a3      	lsls	r3, r4, #2
 8018774:	f100 0514 	add.w	r5, r0, #20
 8018778:	9300      	str	r3, [sp, #0]
 801877a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801877e:	9301      	str	r3, [sp, #4]
 8018780:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8018784:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018788:	3301      	adds	r3, #1
 801878a:	429a      	cmp	r2, r3
 801878c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8018790:	fbb2 f6f3 	udiv	r6, r2, r3
 8018794:	d32e      	bcc.n	80187f4 <quorem+0x96>
 8018796:	f04f 0a00 	mov.w	sl, #0
 801879a:	46c4      	mov	ip, r8
 801879c:	46ae      	mov	lr, r5
 801879e:	46d3      	mov	fp, sl
 80187a0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80187a4:	b298      	uxth	r0, r3
 80187a6:	fb06 a000 	mla	r0, r6, r0, sl
 80187aa:	0c02      	lsrs	r2, r0, #16
 80187ac:	0c1b      	lsrs	r3, r3, #16
 80187ae:	fb06 2303 	mla	r3, r6, r3, r2
 80187b2:	f8de 2000 	ldr.w	r2, [lr]
 80187b6:	b280      	uxth	r0, r0
 80187b8:	b292      	uxth	r2, r2
 80187ba:	1a12      	subs	r2, r2, r0
 80187bc:	445a      	add	r2, fp
 80187be:	f8de 0000 	ldr.w	r0, [lr]
 80187c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80187c6:	b29b      	uxth	r3, r3
 80187c8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80187cc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80187d0:	b292      	uxth	r2, r2
 80187d2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80187d6:	45e1      	cmp	r9, ip
 80187d8:	f84e 2b04 	str.w	r2, [lr], #4
 80187dc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80187e0:	d2de      	bcs.n	80187a0 <quorem+0x42>
 80187e2:	9b00      	ldr	r3, [sp, #0]
 80187e4:	58eb      	ldr	r3, [r5, r3]
 80187e6:	b92b      	cbnz	r3, 80187f4 <quorem+0x96>
 80187e8:	9b01      	ldr	r3, [sp, #4]
 80187ea:	3b04      	subs	r3, #4
 80187ec:	429d      	cmp	r5, r3
 80187ee:	461a      	mov	r2, r3
 80187f0:	d32f      	bcc.n	8018852 <quorem+0xf4>
 80187f2:	613c      	str	r4, [r7, #16]
 80187f4:	4638      	mov	r0, r7
 80187f6:	f001 f97d 	bl	8019af4 <__mcmp>
 80187fa:	2800      	cmp	r0, #0
 80187fc:	db25      	blt.n	801884a <quorem+0xec>
 80187fe:	4629      	mov	r1, r5
 8018800:	2000      	movs	r0, #0
 8018802:	f858 2b04 	ldr.w	r2, [r8], #4
 8018806:	f8d1 c000 	ldr.w	ip, [r1]
 801880a:	fa1f fe82 	uxth.w	lr, r2
 801880e:	fa1f f38c 	uxth.w	r3, ip
 8018812:	eba3 030e 	sub.w	r3, r3, lr
 8018816:	4403      	add	r3, r0
 8018818:	0c12      	lsrs	r2, r2, #16
 801881a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801881e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8018822:	b29b      	uxth	r3, r3
 8018824:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018828:	45c1      	cmp	r9, r8
 801882a:	f841 3b04 	str.w	r3, [r1], #4
 801882e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8018832:	d2e6      	bcs.n	8018802 <quorem+0xa4>
 8018834:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018838:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801883c:	b922      	cbnz	r2, 8018848 <quorem+0xea>
 801883e:	3b04      	subs	r3, #4
 8018840:	429d      	cmp	r5, r3
 8018842:	461a      	mov	r2, r3
 8018844:	d30b      	bcc.n	801885e <quorem+0x100>
 8018846:	613c      	str	r4, [r7, #16]
 8018848:	3601      	adds	r6, #1
 801884a:	4630      	mov	r0, r6
 801884c:	b003      	add	sp, #12
 801884e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018852:	6812      	ldr	r2, [r2, #0]
 8018854:	3b04      	subs	r3, #4
 8018856:	2a00      	cmp	r2, #0
 8018858:	d1cb      	bne.n	80187f2 <quorem+0x94>
 801885a:	3c01      	subs	r4, #1
 801885c:	e7c6      	b.n	80187ec <quorem+0x8e>
 801885e:	6812      	ldr	r2, [r2, #0]
 8018860:	3b04      	subs	r3, #4
 8018862:	2a00      	cmp	r2, #0
 8018864:	d1ef      	bne.n	8018846 <quorem+0xe8>
 8018866:	3c01      	subs	r4, #1
 8018868:	e7ea      	b.n	8018840 <quorem+0xe2>
 801886a:	2000      	movs	r0, #0
 801886c:	e7ee      	b.n	801884c <quorem+0xee>
	...

08018870 <_dtoa_r>:
 8018870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018874:	69c7      	ldr	r7, [r0, #28]
 8018876:	b097      	sub	sp, #92	@ 0x5c
 8018878:	ed8d 0b04 	vstr	d0, [sp, #16]
 801887c:	ec55 4b10 	vmov	r4, r5, d0
 8018880:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8018882:	9107      	str	r1, [sp, #28]
 8018884:	4681      	mov	r9, r0
 8018886:	920c      	str	r2, [sp, #48]	@ 0x30
 8018888:	9311      	str	r3, [sp, #68]	@ 0x44
 801888a:	b97f      	cbnz	r7, 80188ac <_dtoa_r+0x3c>
 801888c:	2010      	movs	r0, #16
 801888e:	f000 fe09 	bl	80194a4 <malloc>
 8018892:	4602      	mov	r2, r0
 8018894:	f8c9 001c 	str.w	r0, [r9, #28]
 8018898:	b920      	cbnz	r0, 80188a4 <_dtoa_r+0x34>
 801889a:	4ba9      	ldr	r3, [pc, #676]	@ (8018b40 <_dtoa_r+0x2d0>)
 801889c:	21ef      	movs	r1, #239	@ 0xef
 801889e:	48a9      	ldr	r0, [pc, #676]	@ (8018b44 <_dtoa_r+0x2d4>)
 80188a0:	f001 fc44 	bl	801a12c <__assert_func>
 80188a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80188a8:	6007      	str	r7, [r0, #0]
 80188aa:	60c7      	str	r7, [r0, #12]
 80188ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80188b0:	6819      	ldr	r1, [r3, #0]
 80188b2:	b159      	cbz	r1, 80188cc <_dtoa_r+0x5c>
 80188b4:	685a      	ldr	r2, [r3, #4]
 80188b6:	604a      	str	r2, [r1, #4]
 80188b8:	2301      	movs	r3, #1
 80188ba:	4093      	lsls	r3, r2
 80188bc:	608b      	str	r3, [r1, #8]
 80188be:	4648      	mov	r0, r9
 80188c0:	f000 fee6 	bl	8019690 <_Bfree>
 80188c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80188c8:	2200      	movs	r2, #0
 80188ca:	601a      	str	r2, [r3, #0]
 80188cc:	1e2b      	subs	r3, r5, #0
 80188ce:	bfb9      	ittee	lt
 80188d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80188d4:	9305      	strlt	r3, [sp, #20]
 80188d6:	2300      	movge	r3, #0
 80188d8:	6033      	strge	r3, [r6, #0]
 80188da:	9f05      	ldr	r7, [sp, #20]
 80188dc:	4b9a      	ldr	r3, [pc, #616]	@ (8018b48 <_dtoa_r+0x2d8>)
 80188de:	bfbc      	itt	lt
 80188e0:	2201      	movlt	r2, #1
 80188e2:	6032      	strlt	r2, [r6, #0]
 80188e4:	43bb      	bics	r3, r7
 80188e6:	d112      	bne.n	801890e <_dtoa_r+0x9e>
 80188e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80188ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80188ee:	6013      	str	r3, [r2, #0]
 80188f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80188f4:	4323      	orrs	r3, r4
 80188f6:	f000 855a 	beq.w	80193ae <_dtoa_r+0xb3e>
 80188fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80188fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8018b5c <_dtoa_r+0x2ec>
 8018900:	2b00      	cmp	r3, #0
 8018902:	f000 855c 	beq.w	80193be <_dtoa_r+0xb4e>
 8018906:	f10a 0303 	add.w	r3, sl, #3
 801890a:	f000 bd56 	b.w	80193ba <_dtoa_r+0xb4a>
 801890e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8018912:	2200      	movs	r2, #0
 8018914:	ec51 0b17 	vmov	r0, r1, d7
 8018918:	2300      	movs	r3, #0
 801891a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801891e:	f7e8 f8fb 	bl	8000b18 <__aeabi_dcmpeq>
 8018922:	4680      	mov	r8, r0
 8018924:	b158      	cbz	r0, 801893e <_dtoa_r+0xce>
 8018926:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018928:	2301      	movs	r3, #1
 801892a:	6013      	str	r3, [r2, #0]
 801892c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801892e:	b113      	cbz	r3, 8018936 <_dtoa_r+0xc6>
 8018930:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8018932:	4b86      	ldr	r3, [pc, #536]	@ (8018b4c <_dtoa_r+0x2dc>)
 8018934:	6013      	str	r3, [r2, #0]
 8018936:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8018b60 <_dtoa_r+0x2f0>
 801893a:	f000 bd40 	b.w	80193be <_dtoa_r+0xb4e>
 801893e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8018942:	aa14      	add	r2, sp, #80	@ 0x50
 8018944:	a915      	add	r1, sp, #84	@ 0x54
 8018946:	4648      	mov	r0, r9
 8018948:	f001 f984 	bl	8019c54 <__d2b>
 801894c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8018950:	9002      	str	r0, [sp, #8]
 8018952:	2e00      	cmp	r6, #0
 8018954:	d078      	beq.n	8018a48 <_dtoa_r+0x1d8>
 8018956:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018958:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801895c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018960:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018964:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8018968:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801896c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8018970:	4619      	mov	r1, r3
 8018972:	2200      	movs	r2, #0
 8018974:	4b76      	ldr	r3, [pc, #472]	@ (8018b50 <_dtoa_r+0x2e0>)
 8018976:	f7e7 fcaf 	bl	80002d8 <__aeabi_dsub>
 801897a:	a36b      	add	r3, pc, #428	@ (adr r3, 8018b28 <_dtoa_r+0x2b8>)
 801897c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018980:	f7e7 fe62 	bl	8000648 <__aeabi_dmul>
 8018984:	a36a      	add	r3, pc, #424	@ (adr r3, 8018b30 <_dtoa_r+0x2c0>)
 8018986:	e9d3 2300 	ldrd	r2, r3, [r3]
 801898a:	f7e7 fca7 	bl	80002dc <__adddf3>
 801898e:	4604      	mov	r4, r0
 8018990:	4630      	mov	r0, r6
 8018992:	460d      	mov	r5, r1
 8018994:	f7e7 fdee 	bl	8000574 <__aeabi_i2d>
 8018998:	a367      	add	r3, pc, #412	@ (adr r3, 8018b38 <_dtoa_r+0x2c8>)
 801899a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801899e:	f7e7 fe53 	bl	8000648 <__aeabi_dmul>
 80189a2:	4602      	mov	r2, r0
 80189a4:	460b      	mov	r3, r1
 80189a6:	4620      	mov	r0, r4
 80189a8:	4629      	mov	r1, r5
 80189aa:	f7e7 fc97 	bl	80002dc <__adddf3>
 80189ae:	4604      	mov	r4, r0
 80189b0:	460d      	mov	r5, r1
 80189b2:	f7e8 f8f9 	bl	8000ba8 <__aeabi_d2iz>
 80189b6:	2200      	movs	r2, #0
 80189b8:	4607      	mov	r7, r0
 80189ba:	2300      	movs	r3, #0
 80189bc:	4620      	mov	r0, r4
 80189be:	4629      	mov	r1, r5
 80189c0:	f7e8 f8b4 	bl	8000b2c <__aeabi_dcmplt>
 80189c4:	b140      	cbz	r0, 80189d8 <_dtoa_r+0x168>
 80189c6:	4638      	mov	r0, r7
 80189c8:	f7e7 fdd4 	bl	8000574 <__aeabi_i2d>
 80189cc:	4622      	mov	r2, r4
 80189ce:	462b      	mov	r3, r5
 80189d0:	f7e8 f8a2 	bl	8000b18 <__aeabi_dcmpeq>
 80189d4:	b900      	cbnz	r0, 80189d8 <_dtoa_r+0x168>
 80189d6:	3f01      	subs	r7, #1
 80189d8:	2f16      	cmp	r7, #22
 80189da:	d852      	bhi.n	8018a82 <_dtoa_r+0x212>
 80189dc:	4b5d      	ldr	r3, [pc, #372]	@ (8018b54 <_dtoa_r+0x2e4>)
 80189de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80189e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80189ea:	f7e8 f89f 	bl	8000b2c <__aeabi_dcmplt>
 80189ee:	2800      	cmp	r0, #0
 80189f0:	d049      	beq.n	8018a86 <_dtoa_r+0x216>
 80189f2:	3f01      	subs	r7, #1
 80189f4:	2300      	movs	r3, #0
 80189f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80189f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80189fa:	1b9b      	subs	r3, r3, r6
 80189fc:	1e5a      	subs	r2, r3, #1
 80189fe:	bf45      	ittet	mi
 8018a00:	f1c3 0301 	rsbmi	r3, r3, #1
 8018a04:	9300      	strmi	r3, [sp, #0]
 8018a06:	2300      	movpl	r3, #0
 8018a08:	2300      	movmi	r3, #0
 8018a0a:	9206      	str	r2, [sp, #24]
 8018a0c:	bf54      	ite	pl
 8018a0e:	9300      	strpl	r3, [sp, #0]
 8018a10:	9306      	strmi	r3, [sp, #24]
 8018a12:	2f00      	cmp	r7, #0
 8018a14:	db39      	blt.n	8018a8a <_dtoa_r+0x21a>
 8018a16:	9b06      	ldr	r3, [sp, #24]
 8018a18:	970d      	str	r7, [sp, #52]	@ 0x34
 8018a1a:	443b      	add	r3, r7
 8018a1c:	9306      	str	r3, [sp, #24]
 8018a1e:	2300      	movs	r3, #0
 8018a20:	9308      	str	r3, [sp, #32]
 8018a22:	9b07      	ldr	r3, [sp, #28]
 8018a24:	2b09      	cmp	r3, #9
 8018a26:	d863      	bhi.n	8018af0 <_dtoa_r+0x280>
 8018a28:	2b05      	cmp	r3, #5
 8018a2a:	bfc4      	itt	gt
 8018a2c:	3b04      	subgt	r3, #4
 8018a2e:	9307      	strgt	r3, [sp, #28]
 8018a30:	9b07      	ldr	r3, [sp, #28]
 8018a32:	f1a3 0302 	sub.w	r3, r3, #2
 8018a36:	bfcc      	ite	gt
 8018a38:	2400      	movgt	r4, #0
 8018a3a:	2401      	movle	r4, #1
 8018a3c:	2b03      	cmp	r3, #3
 8018a3e:	d863      	bhi.n	8018b08 <_dtoa_r+0x298>
 8018a40:	e8df f003 	tbb	[pc, r3]
 8018a44:	2b375452 	.word	0x2b375452
 8018a48:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8018a4c:	441e      	add	r6, r3
 8018a4e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8018a52:	2b20      	cmp	r3, #32
 8018a54:	bfc1      	itttt	gt
 8018a56:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8018a5a:	409f      	lslgt	r7, r3
 8018a5c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8018a60:	fa24 f303 	lsrgt.w	r3, r4, r3
 8018a64:	bfd6      	itet	le
 8018a66:	f1c3 0320 	rsble	r3, r3, #32
 8018a6a:	ea47 0003 	orrgt.w	r0, r7, r3
 8018a6e:	fa04 f003 	lslle.w	r0, r4, r3
 8018a72:	f7e7 fd6f 	bl	8000554 <__aeabi_ui2d>
 8018a76:	2201      	movs	r2, #1
 8018a78:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8018a7c:	3e01      	subs	r6, #1
 8018a7e:	9212      	str	r2, [sp, #72]	@ 0x48
 8018a80:	e776      	b.n	8018970 <_dtoa_r+0x100>
 8018a82:	2301      	movs	r3, #1
 8018a84:	e7b7      	b.n	80189f6 <_dtoa_r+0x186>
 8018a86:	9010      	str	r0, [sp, #64]	@ 0x40
 8018a88:	e7b6      	b.n	80189f8 <_dtoa_r+0x188>
 8018a8a:	9b00      	ldr	r3, [sp, #0]
 8018a8c:	1bdb      	subs	r3, r3, r7
 8018a8e:	9300      	str	r3, [sp, #0]
 8018a90:	427b      	negs	r3, r7
 8018a92:	9308      	str	r3, [sp, #32]
 8018a94:	2300      	movs	r3, #0
 8018a96:	930d      	str	r3, [sp, #52]	@ 0x34
 8018a98:	e7c3      	b.n	8018a22 <_dtoa_r+0x1b2>
 8018a9a:	2301      	movs	r3, #1
 8018a9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8018a9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018aa0:	eb07 0b03 	add.w	fp, r7, r3
 8018aa4:	f10b 0301 	add.w	r3, fp, #1
 8018aa8:	2b01      	cmp	r3, #1
 8018aaa:	9303      	str	r3, [sp, #12]
 8018aac:	bfb8      	it	lt
 8018aae:	2301      	movlt	r3, #1
 8018ab0:	e006      	b.n	8018ac0 <_dtoa_r+0x250>
 8018ab2:	2301      	movs	r3, #1
 8018ab4:	9309      	str	r3, [sp, #36]	@ 0x24
 8018ab6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018ab8:	2b00      	cmp	r3, #0
 8018aba:	dd28      	ble.n	8018b0e <_dtoa_r+0x29e>
 8018abc:	469b      	mov	fp, r3
 8018abe:	9303      	str	r3, [sp, #12]
 8018ac0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8018ac4:	2100      	movs	r1, #0
 8018ac6:	2204      	movs	r2, #4
 8018ac8:	f102 0514 	add.w	r5, r2, #20
 8018acc:	429d      	cmp	r5, r3
 8018ace:	d926      	bls.n	8018b1e <_dtoa_r+0x2ae>
 8018ad0:	6041      	str	r1, [r0, #4]
 8018ad2:	4648      	mov	r0, r9
 8018ad4:	f000 fd9c 	bl	8019610 <_Balloc>
 8018ad8:	4682      	mov	sl, r0
 8018ada:	2800      	cmp	r0, #0
 8018adc:	d142      	bne.n	8018b64 <_dtoa_r+0x2f4>
 8018ade:	4b1e      	ldr	r3, [pc, #120]	@ (8018b58 <_dtoa_r+0x2e8>)
 8018ae0:	4602      	mov	r2, r0
 8018ae2:	f240 11af 	movw	r1, #431	@ 0x1af
 8018ae6:	e6da      	b.n	801889e <_dtoa_r+0x2e>
 8018ae8:	2300      	movs	r3, #0
 8018aea:	e7e3      	b.n	8018ab4 <_dtoa_r+0x244>
 8018aec:	2300      	movs	r3, #0
 8018aee:	e7d5      	b.n	8018a9c <_dtoa_r+0x22c>
 8018af0:	2401      	movs	r4, #1
 8018af2:	2300      	movs	r3, #0
 8018af4:	9307      	str	r3, [sp, #28]
 8018af6:	9409      	str	r4, [sp, #36]	@ 0x24
 8018af8:	f04f 3bff 	mov.w	fp, #4294967295
 8018afc:	2200      	movs	r2, #0
 8018afe:	f8cd b00c 	str.w	fp, [sp, #12]
 8018b02:	2312      	movs	r3, #18
 8018b04:	920c      	str	r2, [sp, #48]	@ 0x30
 8018b06:	e7db      	b.n	8018ac0 <_dtoa_r+0x250>
 8018b08:	2301      	movs	r3, #1
 8018b0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8018b0c:	e7f4      	b.n	8018af8 <_dtoa_r+0x288>
 8018b0e:	f04f 0b01 	mov.w	fp, #1
 8018b12:	f8cd b00c 	str.w	fp, [sp, #12]
 8018b16:	465b      	mov	r3, fp
 8018b18:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8018b1c:	e7d0      	b.n	8018ac0 <_dtoa_r+0x250>
 8018b1e:	3101      	adds	r1, #1
 8018b20:	0052      	lsls	r2, r2, #1
 8018b22:	e7d1      	b.n	8018ac8 <_dtoa_r+0x258>
 8018b24:	f3af 8000 	nop.w
 8018b28:	636f4361 	.word	0x636f4361
 8018b2c:	3fd287a7 	.word	0x3fd287a7
 8018b30:	8b60c8b3 	.word	0x8b60c8b3
 8018b34:	3fc68a28 	.word	0x3fc68a28
 8018b38:	509f79fb 	.word	0x509f79fb
 8018b3c:	3fd34413 	.word	0x3fd34413
 8018b40:	0801cb89 	.word	0x0801cb89
 8018b44:	0801cba0 	.word	0x0801cba0
 8018b48:	7ff00000 	.word	0x7ff00000
 8018b4c:	0801cb59 	.word	0x0801cb59
 8018b50:	3ff80000 	.word	0x3ff80000
 8018b54:	0801ccf0 	.word	0x0801ccf0
 8018b58:	0801cbf8 	.word	0x0801cbf8
 8018b5c:	0801cb85 	.word	0x0801cb85
 8018b60:	0801cb58 	.word	0x0801cb58
 8018b64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018b68:	6018      	str	r0, [r3, #0]
 8018b6a:	9b03      	ldr	r3, [sp, #12]
 8018b6c:	2b0e      	cmp	r3, #14
 8018b6e:	f200 80a1 	bhi.w	8018cb4 <_dtoa_r+0x444>
 8018b72:	2c00      	cmp	r4, #0
 8018b74:	f000 809e 	beq.w	8018cb4 <_dtoa_r+0x444>
 8018b78:	2f00      	cmp	r7, #0
 8018b7a:	dd33      	ble.n	8018be4 <_dtoa_r+0x374>
 8018b7c:	4b9c      	ldr	r3, [pc, #624]	@ (8018df0 <_dtoa_r+0x580>)
 8018b7e:	f007 020f 	and.w	r2, r7, #15
 8018b82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018b86:	ed93 7b00 	vldr	d7, [r3]
 8018b8a:	05f8      	lsls	r0, r7, #23
 8018b8c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8018b90:	ea4f 1427 	mov.w	r4, r7, asr #4
 8018b94:	d516      	bpl.n	8018bc4 <_dtoa_r+0x354>
 8018b96:	4b97      	ldr	r3, [pc, #604]	@ (8018df4 <_dtoa_r+0x584>)
 8018b98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018b9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8018ba0:	f7e7 fe7c 	bl	800089c <__aeabi_ddiv>
 8018ba4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018ba8:	f004 040f 	and.w	r4, r4, #15
 8018bac:	2603      	movs	r6, #3
 8018bae:	4d91      	ldr	r5, [pc, #580]	@ (8018df4 <_dtoa_r+0x584>)
 8018bb0:	b954      	cbnz	r4, 8018bc8 <_dtoa_r+0x358>
 8018bb2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018bb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018bba:	f7e7 fe6f 	bl	800089c <__aeabi_ddiv>
 8018bbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018bc2:	e028      	b.n	8018c16 <_dtoa_r+0x3a6>
 8018bc4:	2602      	movs	r6, #2
 8018bc6:	e7f2      	b.n	8018bae <_dtoa_r+0x33e>
 8018bc8:	07e1      	lsls	r1, r4, #31
 8018bca:	d508      	bpl.n	8018bde <_dtoa_r+0x36e>
 8018bcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018bd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8018bd4:	f7e7 fd38 	bl	8000648 <__aeabi_dmul>
 8018bd8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018bdc:	3601      	adds	r6, #1
 8018bde:	1064      	asrs	r4, r4, #1
 8018be0:	3508      	adds	r5, #8
 8018be2:	e7e5      	b.n	8018bb0 <_dtoa_r+0x340>
 8018be4:	f000 80af 	beq.w	8018d46 <_dtoa_r+0x4d6>
 8018be8:	427c      	negs	r4, r7
 8018bea:	4b81      	ldr	r3, [pc, #516]	@ (8018df0 <_dtoa_r+0x580>)
 8018bec:	4d81      	ldr	r5, [pc, #516]	@ (8018df4 <_dtoa_r+0x584>)
 8018bee:	f004 020f 	and.w	r2, r4, #15
 8018bf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018bfa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018bfe:	f7e7 fd23 	bl	8000648 <__aeabi_dmul>
 8018c02:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018c06:	1124      	asrs	r4, r4, #4
 8018c08:	2300      	movs	r3, #0
 8018c0a:	2602      	movs	r6, #2
 8018c0c:	2c00      	cmp	r4, #0
 8018c0e:	f040 808f 	bne.w	8018d30 <_dtoa_r+0x4c0>
 8018c12:	2b00      	cmp	r3, #0
 8018c14:	d1d3      	bne.n	8018bbe <_dtoa_r+0x34e>
 8018c16:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018c18:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8018c1c:	2b00      	cmp	r3, #0
 8018c1e:	f000 8094 	beq.w	8018d4a <_dtoa_r+0x4da>
 8018c22:	4b75      	ldr	r3, [pc, #468]	@ (8018df8 <_dtoa_r+0x588>)
 8018c24:	2200      	movs	r2, #0
 8018c26:	4620      	mov	r0, r4
 8018c28:	4629      	mov	r1, r5
 8018c2a:	f7e7 ff7f 	bl	8000b2c <__aeabi_dcmplt>
 8018c2e:	2800      	cmp	r0, #0
 8018c30:	f000 808b 	beq.w	8018d4a <_dtoa_r+0x4da>
 8018c34:	9b03      	ldr	r3, [sp, #12]
 8018c36:	2b00      	cmp	r3, #0
 8018c38:	f000 8087 	beq.w	8018d4a <_dtoa_r+0x4da>
 8018c3c:	f1bb 0f00 	cmp.w	fp, #0
 8018c40:	dd34      	ble.n	8018cac <_dtoa_r+0x43c>
 8018c42:	4620      	mov	r0, r4
 8018c44:	4b6d      	ldr	r3, [pc, #436]	@ (8018dfc <_dtoa_r+0x58c>)
 8018c46:	2200      	movs	r2, #0
 8018c48:	4629      	mov	r1, r5
 8018c4a:	f7e7 fcfd 	bl	8000648 <__aeabi_dmul>
 8018c4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018c52:	f107 38ff 	add.w	r8, r7, #4294967295
 8018c56:	3601      	adds	r6, #1
 8018c58:	465c      	mov	r4, fp
 8018c5a:	4630      	mov	r0, r6
 8018c5c:	f7e7 fc8a 	bl	8000574 <__aeabi_i2d>
 8018c60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018c64:	f7e7 fcf0 	bl	8000648 <__aeabi_dmul>
 8018c68:	4b65      	ldr	r3, [pc, #404]	@ (8018e00 <_dtoa_r+0x590>)
 8018c6a:	2200      	movs	r2, #0
 8018c6c:	f7e7 fb36 	bl	80002dc <__adddf3>
 8018c70:	4605      	mov	r5, r0
 8018c72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8018c76:	2c00      	cmp	r4, #0
 8018c78:	d16a      	bne.n	8018d50 <_dtoa_r+0x4e0>
 8018c7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018c7e:	4b61      	ldr	r3, [pc, #388]	@ (8018e04 <_dtoa_r+0x594>)
 8018c80:	2200      	movs	r2, #0
 8018c82:	f7e7 fb29 	bl	80002d8 <__aeabi_dsub>
 8018c86:	4602      	mov	r2, r0
 8018c88:	460b      	mov	r3, r1
 8018c8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018c8e:	462a      	mov	r2, r5
 8018c90:	4633      	mov	r3, r6
 8018c92:	f7e7 ff69 	bl	8000b68 <__aeabi_dcmpgt>
 8018c96:	2800      	cmp	r0, #0
 8018c98:	f040 8298 	bne.w	80191cc <_dtoa_r+0x95c>
 8018c9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018ca0:	462a      	mov	r2, r5
 8018ca2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8018ca6:	f7e7 ff41 	bl	8000b2c <__aeabi_dcmplt>
 8018caa:	bb38      	cbnz	r0, 8018cfc <_dtoa_r+0x48c>
 8018cac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8018cb0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8018cb4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018cb6:	2b00      	cmp	r3, #0
 8018cb8:	f2c0 8157 	blt.w	8018f6a <_dtoa_r+0x6fa>
 8018cbc:	2f0e      	cmp	r7, #14
 8018cbe:	f300 8154 	bgt.w	8018f6a <_dtoa_r+0x6fa>
 8018cc2:	4b4b      	ldr	r3, [pc, #300]	@ (8018df0 <_dtoa_r+0x580>)
 8018cc4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8018cc8:	ed93 7b00 	vldr	d7, [r3]
 8018ccc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018cce:	2b00      	cmp	r3, #0
 8018cd0:	ed8d 7b00 	vstr	d7, [sp]
 8018cd4:	f280 80e5 	bge.w	8018ea2 <_dtoa_r+0x632>
 8018cd8:	9b03      	ldr	r3, [sp, #12]
 8018cda:	2b00      	cmp	r3, #0
 8018cdc:	f300 80e1 	bgt.w	8018ea2 <_dtoa_r+0x632>
 8018ce0:	d10c      	bne.n	8018cfc <_dtoa_r+0x48c>
 8018ce2:	4b48      	ldr	r3, [pc, #288]	@ (8018e04 <_dtoa_r+0x594>)
 8018ce4:	2200      	movs	r2, #0
 8018ce6:	ec51 0b17 	vmov	r0, r1, d7
 8018cea:	f7e7 fcad 	bl	8000648 <__aeabi_dmul>
 8018cee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018cf2:	f7e7 ff2f 	bl	8000b54 <__aeabi_dcmpge>
 8018cf6:	2800      	cmp	r0, #0
 8018cf8:	f000 8266 	beq.w	80191c8 <_dtoa_r+0x958>
 8018cfc:	2400      	movs	r4, #0
 8018cfe:	4625      	mov	r5, r4
 8018d00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018d02:	4656      	mov	r6, sl
 8018d04:	ea6f 0803 	mvn.w	r8, r3
 8018d08:	2700      	movs	r7, #0
 8018d0a:	4621      	mov	r1, r4
 8018d0c:	4648      	mov	r0, r9
 8018d0e:	f000 fcbf 	bl	8019690 <_Bfree>
 8018d12:	2d00      	cmp	r5, #0
 8018d14:	f000 80bd 	beq.w	8018e92 <_dtoa_r+0x622>
 8018d18:	b12f      	cbz	r7, 8018d26 <_dtoa_r+0x4b6>
 8018d1a:	42af      	cmp	r7, r5
 8018d1c:	d003      	beq.n	8018d26 <_dtoa_r+0x4b6>
 8018d1e:	4639      	mov	r1, r7
 8018d20:	4648      	mov	r0, r9
 8018d22:	f000 fcb5 	bl	8019690 <_Bfree>
 8018d26:	4629      	mov	r1, r5
 8018d28:	4648      	mov	r0, r9
 8018d2a:	f000 fcb1 	bl	8019690 <_Bfree>
 8018d2e:	e0b0      	b.n	8018e92 <_dtoa_r+0x622>
 8018d30:	07e2      	lsls	r2, r4, #31
 8018d32:	d505      	bpl.n	8018d40 <_dtoa_r+0x4d0>
 8018d34:	e9d5 2300 	ldrd	r2, r3, [r5]
 8018d38:	f7e7 fc86 	bl	8000648 <__aeabi_dmul>
 8018d3c:	3601      	adds	r6, #1
 8018d3e:	2301      	movs	r3, #1
 8018d40:	1064      	asrs	r4, r4, #1
 8018d42:	3508      	adds	r5, #8
 8018d44:	e762      	b.n	8018c0c <_dtoa_r+0x39c>
 8018d46:	2602      	movs	r6, #2
 8018d48:	e765      	b.n	8018c16 <_dtoa_r+0x3a6>
 8018d4a:	9c03      	ldr	r4, [sp, #12]
 8018d4c:	46b8      	mov	r8, r7
 8018d4e:	e784      	b.n	8018c5a <_dtoa_r+0x3ea>
 8018d50:	4b27      	ldr	r3, [pc, #156]	@ (8018df0 <_dtoa_r+0x580>)
 8018d52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018d54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8018d58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8018d5c:	4454      	add	r4, sl
 8018d5e:	2900      	cmp	r1, #0
 8018d60:	d054      	beq.n	8018e0c <_dtoa_r+0x59c>
 8018d62:	4929      	ldr	r1, [pc, #164]	@ (8018e08 <_dtoa_r+0x598>)
 8018d64:	2000      	movs	r0, #0
 8018d66:	f7e7 fd99 	bl	800089c <__aeabi_ddiv>
 8018d6a:	4633      	mov	r3, r6
 8018d6c:	462a      	mov	r2, r5
 8018d6e:	f7e7 fab3 	bl	80002d8 <__aeabi_dsub>
 8018d72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018d76:	4656      	mov	r6, sl
 8018d78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018d7c:	f7e7 ff14 	bl	8000ba8 <__aeabi_d2iz>
 8018d80:	4605      	mov	r5, r0
 8018d82:	f7e7 fbf7 	bl	8000574 <__aeabi_i2d>
 8018d86:	4602      	mov	r2, r0
 8018d88:	460b      	mov	r3, r1
 8018d8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018d8e:	f7e7 faa3 	bl	80002d8 <__aeabi_dsub>
 8018d92:	3530      	adds	r5, #48	@ 0x30
 8018d94:	4602      	mov	r2, r0
 8018d96:	460b      	mov	r3, r1
 8018d98:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018d9c:	f806 5b01 	strb.w	r5, [r6], #1
 8018da0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018da4:	f7e7 fec2 	bl	8000b2c <__aeabi_dcmplt>
 8018da8:	2800      	cmp	r0, #0
 8018daa:	d172      	bne.n	8018e92 <_dtoa_r+0x622>
 8018dac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018db0:	4911      	ldr	r1, [pc, #68]	@ (8018df8 <_dtoa_r+0x588>)
 8018db2:	2000      	movs	r0, #0
 8018db4:	f7e7 fa90 	bl	80002d8 <__aeabi_dsub>
 8018db8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018dbc:	f7e7 feb6 	bl	8000b2c <__aeabi_dcmplt>
 8018dc0:	2800      	cmp	r0, #0
 8018dc2:	f040 80b4 	bne.w	8018f2e <_dtoa_r+0x6be>
 8018dc6:	42a6      	cmp	r6, r4
 8018dc8:	f43f af70 	beq.w	8018cac <_dtoa_r+0x43c>
 8018dcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018dd0:	4b0a      	ldr	r3, [pc, #40]	@ (8018dfc <_dtoa_r+0x58c>)
 8018dd2:	2200      	movs	r2, #0
 8018dd4:	f7e7 fc38 	bl	8000648 <__aeabi_dmul>
 8018dd8:	4b08      	ldr	r3, [pc, #32]	@ (8018dfc <_dtoa_r+0x58c>)
 8018dda:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018dde:	2200      	movs	r2, #0
 8018de0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018de4:	f7e7 fc30 	bl	8000648 <__aeabi_dmul>
 8018de8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018dec:	e7c4      	b.n	8018d78 <_dtoa_r+0x508>
 8018dee:	bf00      	nop
 8018df0:	0801ccf0 	.word	0x0801ccf0
 8018df4:	0801ccc8 	.word	0x0801ccc8
 8018df8:	3ff00000 	.word	0x3ff00000
 8018dfc:	40240000 	.word	0x40240000
 8018e00:	401c0000 	.word	0x401c0000
 8018e04:	40140000 	.word	0x40140000
 8018e08:	3fe00000 	.word	0x3fe00000
 8018e0c:	4631      	mov	r1, r6
 8018e0e:	4628      	mov	r0, r5
 8018e10:	f7e7 fc1a 	bl	8000648 <__aeabi_dmul>
 8018e14:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018e18:	9413      	str	r4, [sp, #76]	@ 0x4c
 8018e1a:	4656      	mov	r6, sl
 8018e1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018e20:	f7e7 fec2 	bl	8000ba8 <__aeabi_d2iz>
 8018e24:	4605      	mov	r5, r0
 8018e26:	f7e7 fba5 	bl	8000574 <__aeabi_i2d>
 8018e2a:	4602      	mov	r2, r0
 8018e2c:	460b      	mov	r3, r1
 8018e2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018e32:	f7e7 fa51 	bl	80002d8 <__aeabi_dsub>
 8018e36:	3530      	adds	r5, #48	@ 0x30
 8018e38:	f806 5b01 	strb.w	r5, [r6], #1
 8018e3c:	4602      	mov	r2, r0
 8018e3e:	460b      	mov	r3, r1
 8018e40:	42a6      	cmp	r6, r4
 8018e42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018e46:	f04f 0200 	mov.w	r2, #0
 8018e4a:	d124      	bne.n	8018e96 <_dtoa_r+0x626>
 8018e4c:	4baf      	ldr	r3, [pc, #700]	@ (801910c <_dtoa_r+0x89c>)
 8018e4e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018e52:	f7e7 fa43 	bl	80002dc <__adddf3>
 8018e56:	4602      	mov	r2, r0
 8018e58:	460b      	mov	r3, r1
 8018e5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018e5e:	f7e7 fe83 	bl	8000b68 <__aeabi_dcmpgt>
 8018e62:	2800      	cmp	r0, #0
 8018e64:	d163      	bne.n	8018f2e <_dtoa_r+0x6be>
 8018e66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018e6a:	49a8      	ldr	r1, [pc, #672]	@ (801910c <_dtoa_r+0x89c>)
 8018e6c:	2000      	movs	r0, #0
 8018e6e:	f7e7 fa33 	bl	80002d8 <__aeabi_dsub>
 8018e72:	4602      	mov	r2, r0
 8018e74:	460b      	mov	r3, r1
 8018e76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018e7a:	f7e7 fe57 	bl	8000b2c <__aeabi_dcmplt>
 8018e7e:	2800      	cmp	r0, #0
 8018e80:	f43f af14 	beq.w	8018cac <_dtoa_r+0x43c>
 8018e84:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8018e86:	1e73      	subs	r3, r6, #1
 8018e88:	9313      	str	r3, [sp, #76]	@ 0x4c
 8018e8a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8018e8e:	2b30      	cmp	r3, #48	@ 0x30
 8018e90:	d0f8      	beq.n	8018e84 <_dtoa_r+0x614>
 8018e92:	4647      	mov	r7, r8
 8018e94:	e03b      	b.n	8018f0e <_dtoa_r+0x69e>
 8018e96:	4b9e      	ldr	r3, [pc, #632]	@ (8019110 <_dtoa_r+0x8a0>)
 8018e98:	f7e7 fbd6 	bl	8000648 <__aeabi_dmul>
 8018e9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018ea0:	e7bc      	b.n	8018e1c <_dtoa_r+0x5ac>
 8018ea2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8018ea6:	4656      	mov	r6, sl
 8018ea8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018eac:	4620      	mov	r0, r4
 8018eae:	4629      	mov	r1, r5
 8018eb0:	f7e7 fcf4 	bl	800089c <__aeabi_ddiv>
 8018eb4:	f7e7 fe78 	bl	8000ba8 <__aeabi_d2iz>
 8018eb8:	4680      	mov	r8, r0
 8018eba:	f7e7 fb5b 	bl	8000574 <__aeabi_i2d>
 8018ebe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018ec2:	f7e7 fbc1 	bl	8000648 <__aeabi_dmul>
 8018ec6:	4602      	mov	r2, r0
 8018ec8:	460b      	mov	r3, r1
 8018eca:	4620      	mov	r0, r4
 8018ecc:	4629      	mov	r1, r5
 8018ece:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8018ed2:	f7e7 fa01 	bl	80002d8 <__aeabi_dsub>
 8018ed6:	f806 4b01 	strb.w	r4, [r6], #1
 8018eda:	9d03      	ldr	r5, [sp, #12]
 8018edc:	eba6 040a 	sub.w	r4, r6, sl
 8018ee0:	42a5      	cmp	r5, r4
 8018ee2:	4602      	mov	r2, r0
 8018ee4:	460b      	mov	r3, r1
 8018ee6:	d133      	bne.n	8018f50 <_dtoa_r+0x6e0>
 8018ee8:	f7e7 f9f8 	bl	80002dc <__adddf3>
 8018eec:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018ef0:	4604      	mov	r4, r0
 8018ef2:	460d      	mov	r5, r1
 8018ef4:	f7e7 fe38 	bl	8000b68 <__aeabi_dcmpgt>
 8018ef8:	b9c0      	cbnz	r0, 8018f2c <_dtoa_r+0x6bc>
 8018efa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018efe:	4620      	mov	r0, r4
 8018f00:	4629      	mov	r1, r5
 8018f02:	f7e7 fe09 	bl	8000b18 <__aeabi_dcmpeq>
 8018f06:	b110      	cbz	r0, 8018f0e <_dtoa_r+0x69e>
 8018f08:	f018 0f01 	tst.w	r8, #1
 8018f0c:	d10e      	bne.n	8018f2c <_dtoa_r+0x6bc>
 8018f0e:	9902      	ldr	r1, [sp, #8]
 8018f10:	4648      	mov	r0, r9
 8018f12:	f000 fbbd 	bl	8019690 <_Bfree>
 8018f16:	2300      	movs	r3, #0
 8018f18:	7033      	strb	r3, [r6, #0]
 8018f1a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018f1c:	3701      	adds	r7, #1
 8018f1e:	601f      	str	r7, [r3, #0]
 8018f20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018f22:	2b00      	cmp	r3, #0
 8018f24:	f000 824b 	beq.w	80193be <_dtoa_r+0xb4e>
 8018f28:	601e      	str	r6, [r3, #0]
 8018f2a:	e248      	b.n	80193be <_dtoa_r+0xb4e>
 8018f2c:	46b8      	mov	r8, r7
 8018f2e:	4633      	mov	r3, r6
 8018f30:	461e      	mov	r6, r3
 8018f32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018f36:	2a39      	cmp	r2, #57	@ 0x39
 8018f38:	d106      	bne.n	8018f48 <_dtoa_r+0x6d8>
 8018f3a:	459a      	cmp	sl, r3
 8018f3c:	d1f8      	bne.n	8018f30 <_dtoa_r+0x6c0>
 8018f3e:	2230      	movs	r2, #48	@ 0x30
 8018f40:	f108 0801 	add.w	r8, r8, #1
 8018f44:	f88a 2000 	strb.w	r2, [sl]
 8018f48:	781a      	ldrb	r2, [r3, #0]
 8018f4a:	3201      	adds	r2, #1
 8018f4c:	701a      	strb	r2, [r3, #0]
 8018f4e:	e7a0      	b.n	8018e92 <_dtoa_r+0x622>
 8018f50:	4b6f      	ldr	r3, [pc, #444]	@ (8019110 <_dtoa_r+0x8a0>)
 8018f52:	2200      	movs	r2, #0
 8018f54:	f7e7 fb78 	bl	8000648 <__aeabi_dmul>
 8018f58:	2200      	movs	r2, #0
 8018f5a:	2300      	movs	r3, #0
 8018f5c:	4604      	mov	r4, r0
 8018f5e:	460d      	mov	r5, r1
 8018f60:	f7e7 fdda 	bl	8000b18 <__aeabi_dcmpeq>
 8018f64:	2800      	cmp	r0, #0
 8018f66:	d09f      	beq.n	8018ea8 <_dtoa_r+0x638>
 8018f68:	e7d1      	b.n	8018f0e <_dtoa_r+0x69e>
 8018f6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018f6c:	2a00      	cmp	r2, #0
 8018f6e:	f000 80ea 	beq.w	8019146 <_dtoa_r+0x8d6>
 8018f72:	9a07      	ldr	r2, [sp, #28]
 8018f74:	2a01      	cmp	r2, #1
 8018f76:	f300 80cd 	bgt.w	8019114 <_dtoa_r+0x8a4>
 8018f7a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8018f7c:	2a00      	cmp	r2, #0
 8018f7e:	f000 80c1 	beq.w	8019104 <_dtoa_r+0x894>
 8018f82:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8018f86:	9c08      	ldr	r4, [sp, #32]
 8018f88:	9e00      	ldr	r6, [sp, #0]
 8018f8a:	9a00      	ldr	r2, [sp, #0]
 8018f8c:	441a      	add	r2, r3
 8018f8e:	9200      	str	r2, [sp, #0]
 8018f90:	9a06      	ldr	r2, [sp, #24]
 8018f92:	2101      	movs	r1, #1
 8018f94:	441a      	add	r2, r3
 8018f96:	4648      	mov	r0, r9
 8018f98:	9206      	str	r2, [sp, #24]
 8018f9a:	f000 fc2d 	bl	80197f8 <__i2b>
 8018f9e:	4605      	mov	r5, r0
 8018fa0:	b166      	cbz	r6, 8018fbc <_dtoa_r+0x74c>
 8018fa2:	9b06      	ldr	r3, [sp, #24]
 8018fa4:	2b00      	cmp	r3, #0
 8018fa6:	dd09      	ble.n	8018fbc <_dtoa_r+0x74c>
 8018fa8:	42b3      	cmp	r3, r6
 8018faa:	9a00      	ldr	r2, [sp, #0]
 8018fac:	bfa8      	it	ge
 8018fae:	4633      	movge	r3, r6
 8018fb0:	1ad2      	subs	r2, r2, r3
 8018fb2:	9200      	str	r2, [sp, #0]
 8018fb4:	9a06      	ldr	r2, [sp, #24]
 8018fb6:	1af6      	subs	r6, r6, r3
 8018fb8:	1ad3      	subs	r3, r2, r3
 8018fba:	9306      	str	r3, [sp, #24]
 8018fbc:	9b08      	ldr	r3, [sp, #32]
 8018fbe:	b30b      	cbz	r3, 8019004 <_dtoa_r+0x794>
 8018fc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018fc2:	2b00      	cmp	r3, #0
 8018fc4:	f000 80c6 	beq.w	8019154 <_dtoa_r+0x8e4>
 8018fc8:	2c00      	cmp	r4, #0
 8018fca:	f000 80c0 	beq.w	801914e <_dtoa_r+0x8de>
 8018fce:	4629      	mov	r1, r5
 8018fd0:	4622      	mov	r2, r4
 8018fd2:	4648      	mov	r0, r9
 8018fd4:	f000 fcc8 	bl	8019968 <__pow5mult>
 8018fd8:	9a02      	ldr	r2, [sp, #8]
 8018fda:	4601      	mov	r1, r0
 8018fdc:	4605      	mov	r5, r0
 8018fde:	4648      	mov	r0, r9
 8018fe0:	f000 fc20 	bl	8019824 <__multiply>
 8018fe4:	9902      	ldr	r1, [sp, #8]
 8018fe6:	4680      	mov	r8, r0
 8018fe8:	4648      	mov	r0, r9
 8018fea:	f000 fb51 	bl	8019690 <_Bfree>
 8018fee:	9b08      	ldr	r3, [sp, #32]
 8018ff0:	1b1b      	subs	r3, r3, r4
 8018ff2:	9308      	str	r3, [sp, #32]
 8018ff4:	f000 80b1 	beq.w	801915a <_dtoa_r+0x8ea>
 8018ff8:	9a08      	ldr	r2, [sp, #32]
 8018ffa:	4641      	mov	r1, r8
 8018ffc:	4648      	mov	r0, r9
 8018ffe:	f000 fcb3 	bl	8019968 <__pow5mult>
 8019002:	9002      	str	r0, [sp, #8]
 8019004:	2101      	movs	r1, #1
 8019006:	4648      	mov	r0, r9
 8019008:	f000 fbf6 	bl	80197f8 <__i2b>
 801900c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801900e:	4604      	mov	r4, r0
 8019010:	2b00      	cmp	r3, #0
 8019012:	f000 81d8 	beq.w	80193c6 <_dtoa_r+0xb56>
 8019016:	461a      	mov	r2, r3
 8019018:	4601      	mov	r1, r0
 801901a:	4648      	mov	r0, r9
 801901c:	f000 fca4 	bl	8019968 <__pow5mult>
 8019020:	9b07      	ldr	r3, [sp, #28]
 8019022:	2b01      	cmp	r3, #1
 8019024:	4604      	mov	r4, r0
 8019026:	f300 809f 	bgt.w	8019168 <_dtoa_r+0x8f8>
 801902a:	9b04      	ldr	r3, [sp, #16]
 801902c:	2b00      	cmp	r3, #0
 801902e:	f040 8097 	bne.w	8019160 <_dtoa_r+0x8f0>
 8019032:	9b05      	ldr	r3, [sp, #20]
 8019034:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019038:	2b00      	cmp	r3, #0
 801903a:	f040 8093 	bne.w	8019164 <_dtoa_r+0x8f4>
 801903e:	9b05      	ldr	r3, [sp, #20]
 8019040:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019044:	0d1b      	lsrs	r3, r3, #20
 8019046:	051b      	lsls	r3, r3, #20
 8019048:	b133      	cbz	r3, 8019058 <_dtoa_r+0x7e8>
 801904a:	9b00      	ldr	r3, [sp, #0]
 801904c:	3301      	adds	r3, #1
 801904e:	9300      	str	r3, [sp, #0]
 8019050:	9b06      	ldr	r3, [sp, #24]
 8019052:	3301      	adds	r3, #1
 8019054:	9306      	str	r3, [sp, #24]
 8019056:	2301      	movs	r3, #1
 8019058:	9308      	str	r3, [sp, #32]
 801905a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801905c:	2b00      	cmp	r3, #0
 801905e:	f000 81b8 	beq.w	80193d2 <_dtoa_r+0xb62>
 8019062:	6923      	ldr	r3, [r4, #16]
 8019064:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8019068:	6918      	ldr	r0, [r3, #16]
 801906a:	f000 fb79 	bl	8019760 <__hi0bits>
 801906e:	f1c0 0020 	rsb	r0, r0, #32
 8019072:	9b06      	ldr	r3, [sp, #24]
 8019074:	4418      	add	r0, r3
 8019076:	f010 001f 	ands.w	r0, r0, #31
 801907a:	f000 8082 	beq.w	8019182 <_dtoa_r+0x912>
 801907e:	f1c0 0320 	rsb	r3, r0, #32
 8019082:	2b04      	cmp	r3, #4
 8019084:	dd73      	ble.n	801916e <_dtoa_r+0x8fe>
 8019086:	9b00      	ldr	r3, [sp, #0]
 8019088:	f1c0 001c 	rsb	r0, r0, #28
 801908c:	4403      	add	r3, r0
 801908e:	9300      	str	r3, [sp, #0]
 8019090:	9b06      	ldr	r3, [sp, #24]
 8019092:	4403      	add	r3, r0
 8019094:	4406      	add	r6, r0
 8019096:	9306      	str	r3, [sp, #24]
 8019098:	9b00      	ldr	r3, [sp, #0]
 801909a:	2b00      	cmp	r3, #0
 801909c:	dd05      	ble.n	80190aa <_dtoa_r+0x83a>
 801909e:	9902      	ldr	r1, [sp, #8]
 80190a0:	461a      	mov	r2, r3
 80190a2:	4648      	mov	r0, r9
 80190a4:	f000 fcba 	bl	8019a1c <__lshift>
 80190a8:	9002      	str	r0, [sp, #8]
 80190aa:	9b06      	ldr	r3, [sp, #24]
 80190ac:	2b00      	cmp	r3, #0
 80190ae:	dd05      	ble.n	80190bc <_dtoa_r+0x84c>
 80190b0:	4621      	mov	r1, r4
 80190b2:	461a      	mov	r2, r3
 80190b4:	4648      	mov	r0, r9
 80190b6:	f000 fcb1 	bl	8019a1c <__lshift>
 80190ba:	4604      	mov	r4, r0
 80190bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80190be:	2b00      	cmp	r3, #0
 80190c0:	d061      	beq.n	8019186 <_dtoa_r+0x916>
 80190c2:	9802      	ldr	r0, [sp, #8]
 80190c4:	4621      	mov	r1, r4
 80190c6:	f000 fd15 	bl	8019af4 <__mcmp>
 80190ca:	2800      	cmp	r0, #0
 80190cc:	da5b      	bge.n	8019186 <_dtoa_r+0x916>
 80190ce:	2300      	movs	r3, #0
 80190d0:	9902      	ldr	r1, [sp, #8]
 80190d2:	220a      	movs	r2, #10
 80190d4:	4648      	mov	r0, r9
 80190d6:	f000 fafd 	bl	80196d4 <__multadd>
 80190da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80190dc:	9002      	str	r0, [sp, #8]
 80190de:	f107 38ff 	add.w	r8, r7, #4294967295
 80190e2:	2b00      	cmp	r3, #0
 80190e4:	f000 8177 	beq.w	80193d6 <_dtoa_r+0xb66>
 80190e8:	4629      	mov	r1, r5
 80190ea:	2300      	movs	r3, #0
 80190ec:	220a      	movs	r2, #10
 80190ee:	4648      	mov	r0, r9
 80190f0:	f000 faf0 	bl	80196d4 <__multadd>
 80190f4:	f1bb 0f00 	cmp.w	fp, #0
 80190f8:	4605      	mov	r5, r0
 80190fa:	dc6f      	bgt.n	80191dc <_dtoa_r+0x96c>
 80190fc:	9b07      	ldr	r3, [sp, #28]
 80190fe:	2b02      	cmp	r3, #2
 8019100:	dc49      	bgt.n	8019196 <_dtoa_r+0x926>
 8019102:	e06b      	b.n	80191dc <_dtoa_r+0x96c>
 8019104:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8019106:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801910a:	e73c      	b.n	8018f86 <_dtoa_r+0x716>
 801910c:	3fe00000 	.word	0x3fe00000
 8019110:	40240000 	.word	0x40240000
 8019114:	9b03      	ldr	r3, [sp, #12]
 8019116:	1e5c      	subs	r4, r3, #1
 8019118:	9b08      	ldr	r3, [sp, #32]
 801911a:	42a3      	cmp	r3, r4
 801911c:	db09      	blt.n	8019132 <_dtoa_r+0x8c2>
 801911e:	1b1c      	subs	r4, r3, r4
 8019120:	9b03      	ldr	r3, [sp, #12]
 8019122:	2b00      	cmp	r3, #0
 8019124:	f6bf af30 	bge.w	8018f88 <_dtoa_r+0x718>
 8019128:	9b00      	ldr	r3, [sp, #0]
 801912a:	9a03      	ldr	r2, [sp, #12]
 801912c:	1a9e      	subs	r6, r3, r2
 801912e:	2300      	movs	r3, #0
 8019130:	e72b      	b.n	8018f8a <_dtoa_r+0x71a>
 8019132:	9b08      	ldr	r3, [sp, #32]
 8019134:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019136:	9408      	str	r4, [sp, #32]
 8019138:	1ae3      	subs	r3, r4, r3
 801913a:	441a      	add	r2, r3
 801913c:	9e00      	ldr	r6, [sp, #0]
 801913e:	9b03      	ldr	r3, [sp, #12]
 8019140:	920d      	str	r2, [sp, #52]	@ 0x34
 8019142:	2400      	movs	r4, #0
 8019144:	e721      	b.n	8018f8a <_dtoa_r+0x71a>
 8019146:	9c08      	ldr	r4, [sp, #32]
 8019148:	9e00      	ldr	r6, [sp, #0]
 801914a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801914c:	e728      	b.n	8018fa0 <_dtoa_r+0x730>
 801914e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8019152:	e751      	b.n	8018ff8 <_dtoa_r+0x788>
 8019154:	9a08      	ldr	r2, [sp, #32]
 8019156:	9902      	ldr	r1, [sp, #8]
 8019158:	e750      	b.n	8018ffc <_dtoa_r+0x78c>
 801915a:	f8cd 8008 	str.w	r8, [sp, #8]
 801915e:	e751      	b.n	8019004 <_dtoa_r+0x794>
 8019160:	2300      	movs	r3, #0
 8019162:	e779      	b.n	8019058 <_dtoa_r+0x7e8>
 8019164:	9b04      	ldr	r3, [sp, #16]
 8019166:	e777      	b.n	8019058 <_dtoa_r+0x7e8>
 8019168:	2300      	movs	r3, #0
 801916a:	9308      	str	r3, [sp, #32]
 801916c:	e779      	b.n	8019062 <_dtoa_r+0x7f2>
 801916e:	d093      	beq.n	8019098 <_dtoa_r+0x828>
 8019170:	9a00      	ldr	r2, [sp, #0]
 8019172:	331c      	adds	r3, #28
 8019174:	441a      	add	r2, r3
 8019176:	9200      	str	r2, [sp, #0]
 8019178:	9a06      	ldr	r2, [sp, #24]
 801917a:	441a      	add	r2, r3
 801917c:	441e      	add	r6, r3
 801917e:	9206      	str	r2, [sp, #24]
 8019180:	e78a      	b.n	8019098 <_dtoa_r+0x828>
 8019182:	4603      	mov	r3, r0
 8019184:	e7f4      	b.n	8019170 <_dtoa_r+0x900>
 8019186:	9b03      	ldr	r3, [sp, #12]
 8019188:	2b00      	cmp	r3, #0
 801918a:	46b8      	mov	r8, r7
 801918c:	dc20      	bgt.n	80191d0 <_dtoa_r+0x960>
 801918e:	469b      	mov	fp, r3
 8019190:	9b07      	ldr	r3, [sp, #28]
 8019192:	2b02      	cmp	r3, #2
 8019194:	dd1e      	ble.n	80191d4 <_dtoa_r+0x964>
 8019196:	f1bb 0f00 	cmp.w	fp, #0
 801919a:	f47f adb1 	bne.w	8018d00 <_dtoa_r+0x490>
 801919e:	4621      	mov	r1, r4
 80191a0:	465b      	mov	r3, fp
 80191a2:	2205      	movs	r2, #5
 80191a4:	4648      	mov	r0, r9
 80191a6:	f000 fa95 	bl	80196d4 <__multadd>
 80191aa:	4601      	mov	r1, r0
 80191ac:	4604      	mov	r4, r0
 80191ae:	9802      	ldr	r0, [sp, #8]
 80191b0:	f000 fca0 	bl	8019af4 <__mcmp>
 80191b4:	2800      	cmp	r0, #0
 80191b6:	f77f ada3 	ble.w	8018d00 <_dtoa_r+0x490>
 80191ba:	4656      	mov	r6, sl
 80191bc:	2331      	movs	r3, #49	@ 0x31
 80191be:	f806 3b01 	strb.w	r3, [r6], #1
 80191c2:	f108 0801 	add.w	r8, r8, #1
 80191c6:	e59f      	b.n	8018d08 <_dtoa_r+0x498>
 80191c8:	9c03      	ldr	r4, [sp, #12]
 80191ca:	46b8      	mov	r8, r7
 80191cc:	4625      	mov	r5, r4
 80191ce:	e7f4      	b.n	80191ba <_dtoa_r+0x94a>
 80191d0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80191d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80191d6:	2b00      	cmp	r3, #0
 80191d8:	f000 8101 	beq.w	80193de <_dtoa_r+0xb6e>
 80191dc:	2e00      	cmp	r6, #0
 80191de:	dd05      	ble.n	80191ec <_dtoa_r+0x97c>
 80191e0:	4629      	mov	r1, r5
 80191e2:	4632      	mov	r2, r6
 80191e4:	4648      	mov	r0, r9
 80191e6:	f000 fc19 	bl	8019a1c <__lshift>
 80191ea:	4605      	mov	r5, r0
 80191ec:	9b08      	ldr	r3, [sp, #32]
 80191ee:	2b00      	cmp	r3, #0
 80191f0:	d05c      	beq.n	80192ac <_dtoa_r+0xa3c>
 80191f2:	6869      	ldr	r1, [r5, #4]
 80191f4:	4648      	mov	r0, r9
 80191f6:	f000 fa0b 	bl	8019610 <_Balloc>
 80191fa:	4606      	mov	r6, r0
 80191fc:	b928      	cbnz	r0, 801920a <_dtoa_r+0x99a>
 80191fe:	4b82      	ldr	r3, [pc, #520]	@ (8019408 <_dtoa_r+0xb98>)
 8019200:	4602      	mov	r2, r0
 8019202:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8019206:	f7ff bb4a 	b.w	801889e <_dtoa_r+0x2e>
 801920a:	692a      	ldr	r2, [r5, #16]
 801920c:	3202      	adds	r2, #2
 801920e:	0092      	lsls	r2, r2, #2
 8019210:	f105 010c 	add.w	r1, r5, #12
 8019214:	300c      	adds	r0, #12
 8019216:	f7ff fa94 	bl	8018742 <memcpy>
 801921a:	2201      	movs	r2, #1
 801921c:	4631      	mov	r1, r6
 801921e:	4648      	mov	r0, r9
 8019220:	f000 fbfc 	bl	8019a1c <__lshift>
 8019224:	f10a 0301 	add.w	r3, sl, #1
 8019228:	9300      	str	r3, [sp, #0]
 801922a:	eb0a 030b 	add.w	r3, sl, fp
 801922e:	9308      	str	r3, [sp, #32]
 8019230:	9b04      	ldr	r3, [sp, #16]
 8019232:	f003 0301 	and.w	r3, r3, #1
 8019236:	462f      	mov	r7, r5
 8019238:	9306      	str	r3, [sp, #24]
 801923a:	4605      	mov	r5, r0
 801923c:	9b00      	ldr	r3, [sp, #0]
 801923e:	9802      	ldr	r0, [sp, #8]
 8019240:	4621      	mov	r1, r4
 8019242:	f103 3bff 	add.w	fp, r3, #4294967295
 8019246:	f7ff fa8a 	bl	801875e <quorem>
 801924a:	4603      	mov	r3, r0
 801924c:	3330      	adds	r3, #48	@ 0x30
 801924e:	9003      	str	r0, [sp, #12]
 8019250:	4639      	mov	r1, r7
 8019252:	9802      	ldr	r0, [sp, #8]
 8019254:	9309      	str	r3, [sp, #36]	@ 0x24
 8019256:	f000 fc4d 	bl	8019af4 <__mcmp>
 801925a:	462a      	mov	r2, r5
 801925c:	9004      	str	r0, [sp, #16]
 801925e:	4621      	mov	r1, r4
 8019260:	4648      	mov	r0, r9
 8019262:	f000 fc63 	bl	8019b2c <__mdiff>
 8019266:	68c2      	ldr	r2, [r0, #12]
 8019268:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801926a:	4606      	mov	r6, r0
 801926c:	bb02      	cbnz	r2, 80192b0 <_dtoa_r+0xa40>
 801926e:	4601      	mov	r1, r0
 8019270:	9802      	ldr	r0, [sp, #8]
 8019272:	f000 fc3f 	bl	8019af4 <__mcmp>
 8019276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019278:	4602      	mov	r2, r0
 801927a:	4631      	mov	r1, r6
 801927c:	4648      	mov	r0, r9
 801927e:	920c      	str	r2, [sp, #48]	@ 0x30
 8019280:	9309      	str	r3, [sp, #36]	@ 0x24
 8019282:	f000 fa05 	bl	8019690 <_Bfree>
 8019286:	9b07      	ldr	r3, [sp, #28]
 8019288:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801928a:	9e00      	ldr	r6, [sp, #0]
 801928c:	ea42 0103 	orr.w	r1, r2, r3
 8019290:	9b06      	ldr	r3, [sp, #24]
 8019292:	4319      	orrs	r1, r3
 8019294:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019296:	d10d      	bne.n	80192b4 <_dtoa_r+0xa44>
 8019298:	2b39      	cmp	r3, #57	@ 0x39
 801929a:	d027      	beq.n	80192ec <_dtoa_r+0xa7c>
 801929c:	9a04      	ldr	r2, [sp, #16]
 801929e:	2a00      	cmp	r2, #0
 80192a0:	dd01      	ble.n	80192a6 <_dtoa_r+0xa36>
 80192a2:	9b03      	ldr	r3, [sp, #12]
 80192a4:	3331      	adds	r3, #49	@ 0x31
 80192a6:	f88b 3000 	strb.w	r3, [fp]
 80192aa:	e52e      	b.n	8018d0a <_dtoa_r+0x49a>
 80192ac:	4628      	mov	r0, r5
 80192ae:	e7b9      	b.n	8019224 <_dtoa_r+0x9b4>
 80192b0:	2201      	movs	r2, #1
 80192b2:	e7e2      	b.n	801927a <_dtoa_r+0xa0a>
 80192b4:	9904      	ldr	r1, [sp, #16]
 80192b6:	2900      	cmp	r1, #0
 80192b8:	db04      	blt.n	80192c4 <_dtoa_r+0xa54>
 80192ba:	9807      	ldr	r0, [sp, #28]
 80192bc:	4301      	orrs	r1, r0
 80192be:	9806      	ldr	r0, [sp, #24]
 80192c0:	4301      	orrs	r1, r0
 80192c2:	d120      	bne.n	8019306 <_dtoa_r+0xa96>
 80192c4:	2a00      	cmp	r2, #0
 80192c6:	ddee      	ble.n	80192a6 <_dtoa_r+0xa36>
 80192c8:	9902      	ldr	r1, [sp, #8]
 80192ca:	9300      	str	r3, [sp, #0]
 80192cc:	2201      	movs	r2, #1
 80192ce:	4648      	mov	r0, r9
 80192d0:	f000 fba4 	bl	8019a1c <__lshift>
 80192d4:	4621      	mov	r1, r4
 80192d6:	9002      	str	r0, [sp, #8]
 80192d8:	f000 fc0c 	bl	8019af4 <__mcmp>
 80192dc:	2800      	cmp	r0, #0
 80192de:	9b00      	ldr	r3, [sp, #0]
 80192e0:	dc02      	bgt.n	80192e8 <_dtoa_r+0xa78>
 80192e2:	d1e0      	bne.n	80192a6 <_dtoa_r+0xa36>
 80192e4:	07da      	lsls	r2, r3, #31
 80192e6:	d5de      	bpl.n	80192a6 <_dtoa_r+0xa36>
 80192e8:	2b39      	cmp	r3, #57	@ 0x39
 80192ea:	d1da      	bne.n	80192a2 <_dtoa_r+0xa32>
 80192ec:	2339      	movs	r3, #57	@ 0x39
 80192ee:	f88b 3000 	strb.w	r3, [fp]
 80192f2:	4633      	mov	r3, r6
 80192f4:	461e      	mov	r6, r3
 80192f6:	3b01      	subs	r3, #1
 80192f8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80192fc:	2a39      	cmp	r2, #57	@ 0x39
 80192fe:	d04e      	beq.n	801939e <_dtoa_r+0xb2e>
 8019300:	3201      	adds	r2, #1
 8019302:	701a      	strb	r2, [r3, #0]
 8019304:	e501      	b.n	8018d0a <_dtoa_r+0x49a>
 8019306:	2a00      	cmp	r2, #0
 8019308:	dd03      	ble.n	8019312 <_dtoa_r+0xaa2>
 801930a:	2b39      	cmp	r3, #57	@ 0x39
 801930c:	d0ee      	beq.n	80192ec <_dtoa_r+0xa7c>
 801930e:	3301      	adds	r3, #1
 8019310:	e7c9      	b.n	80192a6 <_dtoa_r+0xa36>
 8019312:	9a00      	ldr	r2, [sp, #0]
 8019314:	9908      	ldr	r1, [sp, #32]
 8019316:	f802 3c01 	strb.w	r3, [r2, #-1]
 801931a:	428a      	cmp	r2, r1
 801931c:	d028      	beq.n	8019370 <_dtoa_r+0xb00>
 801931e:	9902      	ldr	r1, [sp, #8]
 8019320:	2300      	movs	r3, #0
 8019322:	220a      	movs	r2, #10
 8019324:	4648      	mov	r0, r9
 8019326:	f000 f9d5 	bl	80196d4 <__multadd>
 801932a:	42af      	cmp	r7, r5
 801932c:	9002      	str	r0, [sp, #8]
 801932e:	f04f 0300 	mov.w	r3, #0
 8019332:	f04f 020a 	mov.w	r2, #10
 8019336:	4639      	mov	r1, r7
 8019338:	4648      	mov	r0, r9
 801933a:	d107      	bne.n	801934c <_dtoa_r+0xadc>
 801933c:	f000 f9ca 	bl	80196d4 <__multadd>
 8019340:	4607      	mov	r7, r0
 8019342:	4605      	mov	r5, r0
 8019344:	9b00      	ldr	r3, [sp, #0]
 8019346:	3301      	adds	r3, #1
 8019348:	9300      	str	r3, [sp, #0]
 801934a:	e777      	b.n	801923c <_dtoa_r+0x9cc>
 801934c:	f000 f9c2 	bl	80196d4 <__multadd>
 8019350:	4629      	mov	r1, r5
 8019352:	4607      	mov	r7, r0
 8019354:	2300      	movs	r3, #0
 8019356:	220a      	movs	r2, #10
 8019358:	4648      	mov	r0, r9
 801935a:	f000 f9bb 	bl	80196d4 <__multadd>
 801935e:	4605      	mov	r5, r0
 8019360:	e7f0      	b.n	8019344 <_dtoa_r+0xad4>
 8019362:	f1bb 0f00 	cmp.w	fp, #0
 8019366:	bfcc      	ite	gt
 8019368:	465e      	movgt	r6, fp
 801936a:	2601      	movle	r6, #1
 801936c:	4456      	add	r6, sl
 801936e:	2700      	movs	r7, #0
 8019370:	9902      	ldr	r1, [sp, #8]
 8019372:	9300      	str	r3, [sp, #0]
 8019374:	2201      	movs	r2, #1
 8019376:	4648      	mov	r0, r9
 8019378:	f000 fb50 	bl	8019a1c <__lshift>
 801937c:	4621      	mov	r1, r4
 801937e:	9002      	str	r0, [sp, #8]
 8019380:	f000 fbb8 	bl	8019af4 <__mcmp>
 8019384:	2800      	cmp	r0, #0
 8019386:	dcb4      	bgt.n	80192f2 <_dtoa_r+0xa82>
 8019388:	d102      	bne.n	8019390 <_dtoa_r+0xb20>
 801938a:	9b00      	ldr	r3, [sp, #0]
 801938c:	07db      	lsls	r3, r3, #31
 801938e:	d4b0      	bmi.n	80192f2 <_dtoa_r+0xa82>
 8019390:	4633      	mov	r3, r6
 8019392:	461e      	mov	r6, r3
 8019394:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019398:	2a30      	cmp	r2, #48	@ 0x30
 801939a:	d0fa      	beq.n	8019392 <_dtoa_r+0xb22>
 801939c:	e4b5      	b.n	8018d0a <_dtoa_r+0x49a>
 801939e:	459a      	cmp	sl, r3
 80193a0:	d1a8      	bne.n	80192f4 <_dtoa_r+0xa84>
 80193a2:	2331      	movs	r3, #49	@ 0x31
 80193a4:	f108 0801 	add.w	r8, r8, #1
 80193a8:	f88a 3000 	strb.w	r3, [sl]
 80193ac:	e4ad      	b.n	8018d0a <_dtoa_r+0x49a>
 80193ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80193b0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801940c <_dtoa_r+0xb9c>
 80193b4:	b11b      	cbz	r3, 80193be <_dtoa_r+0xb4e>
 80193b6:	f10a 0308 	add.w	r3, sl, #8
 80193ba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80193bc:	6013      	str	r3, [r2, #0]
 80193be:	4650      	mov	r0, sl
 80193c0:	b017      	add	sp, #92	@ 0x5c
 80193c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80193c6:	9b07      	ldr	r3, [sp, #28]
 80193c8:	2b01      	cmp	r3, #1
 80193ca:	f77f ae2e 	ble.w	801902a <_dtoa_r+0x7ba>
 80193ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80193d0:	9308      	str	r3, [sp, #32]
 80193d2:	2001      	movs	r0, #1
 80193d4:	e64d      	b.n	8019072 <_dtoa_r+0x802>
 80193d6:	f1bb 0f00 	cmp.w	fp, #0
 80193da:	f77f aed9 	ble.w	8019190 <_dtoa_r+0x920>
 80193de:	4656      	mov	r6, sl
 80193e0:	9802      	ldr	r0, [sp, #8]
 80193e2:	4621      	mov	r1, r4
 80193e4:	f7ff f9bb 	bl	801875e <quorem>
 80193e8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80193ec:	f806 3b01 	strb.w	r3, [r6], #1
 80193f0:	eba6 020a 	sub.w	r2, r6, sl
 80193f4:	4593      	cmp	fp, r2
 80193f6:	ddb4      	ble.n	8019362 <_dtoa_r+0xaf2>
 80193f8:	9902      	ldr	r1, [sp, #8]
 80193fa:	2300      	movs	r3, #0
 80193fc:	220a      	movs	r2, #10
 80193fe:	4648      	mov	r0, r9
 8019400:	f000 f968 	bl	80196d4 <__multadd>
 8019404:	9002      	str	r0, [sp, #8]
 8019406:	e7eb      	b.n	80193e0 <_dtoa_r+0xb70>
 8019408:	0801cbf8 	.word	0x0801cbf8
 801940c:	0801cb7c 	.word	0x0801cb7c

08019410 <_free_r>:
 8019410:	b538      	push	{r3, r4, r5, lr}
 8019412:	4605      	mov	r5, r0
 8019414:	2900      	cmp	r1, #0
 8019416:	d041      	beq.n	801949c <_free_r+0x8c>
 8019418:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801941c:	1f0c      	subs	r4, r1, #4
 801941e:	2b00      	cmp	r3, #0
 8019420:	bfb8      	it	lt
 8019422:	18e4      	addlt	r4, r4, r3
 8019424:	f000 f8e8 	bl	80195f8 <__malloc_lock>
 8019428:	4a1d      	ldr	r2, [pc, #116]	@ (80194a0 <_free_r+0x90>)
 801942a:	6813      	ldr	r3, [r2, #0]
 801942c:	b933      	cbnz	r3, 801943c <_free_r+0x2c>
 801942e:	6063      	str	r3, [r4, #4]
 8019430:	6014      	str	r4, [r2, #0]
 8019432:	4628      	mov	r0, r5
 8019434:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019438:	f000 b8e4 	b.w	8019604 <__malloc_unlock>
 801943c:	42a3      	cmp	r3, r4
 801943e:	d908      	bls.n	8019452 <_free_r+0x42>
 8019440:	6820      	ldr	r0, [r4, #0]
 8019442:	1821      	adds	r1, r4, r0
 8019444:	428b      	cmp	r3, r1
 8019446:	bf01      	itttt	eq
 8019448:	6819      	ldreq	r1, [r3, #0]
 801944a:	685b      	ldreq	r3, [r3, #4]
 801944c:	1809      	addeq	r1, r1, r0
 801944e:	6021      	streq	r1, [r4, #0]
 8019450:	e7ed      	b.n	801942e <_free_r+0x1e>
 8019452:	461a      	mov	r2, r3
 8019454:	685b      	ldr	r3, [r3, #4]
 8019456:	b10b      	cbz	r3, 801945c <_free_r+0x4c>
 8019458:	42a3      	cmp	r3, r4
 801945a:	d9fa      	bls.n	8019452 <_free_r+0x42>
 801945c:	6811      	ldr	r1, [r2, #0]
 801945e:	1850      	adds	r0, r2, r1
 8019460:	42a0      	cmp	r0, r4
 8019462:	d10b      	bne.n	801947c <_free_r+0x6c>
 8019464:	6820      	ldr	r0, [r4, #0]
 8019466:	4401      	add	r1, r0
 8019468:	1850      	adds	r0, r2, r1
 801946a:	4283      	cmp	r3, r0
 801946c:	6011      	str	r1, [r2, #0]
 801946e:	d1e0      	bne.n	8019432 <_free_r+0x22>
 8019470:	6818      	ldr	r0, [r3, #0]
 8019472:	685b      	ldr	r3, [r3, #4]
 8019474:	6053      	str	r3, [r2, #4]
 8019476:	4408      	add	r0, r1
 8019478:	6010      	str	r0, [r2, #0]
 801947a:	e7da      	b.n	8019432 <_free_r+0x22>
 801947c:	d902      	bls.n	8019484 <_free_r+0x74>
 801947e:	230c      	movs	r3, #12
 8019480:	602b      	str	r3, [r5, #0]
 8019482:	e7d6      	b.n	8019432 <_free_r+0x22>
 8019484:	6820      	ldr	r0, [r4, #0]
 8019486:	1821      	adds	r1, r4, r0
 8019488:	428b      	cmp	r3, r1
 801948a:	bf04      	itt	eq
 801948c:	6819      	ldreq	r1, [r3, #0]
 801948e:	685b      	ldreq	r3, [r3, #4]
 8019490:	6063      	str	r3, [r4, #4]
 8019492:	bf04      	itt	eq
 8019494:	1809      	addeq	r1, r1, r0
 8019496:	6021      	streq	r1, [r4, #0]
 8019498:	6054      	str	r4, [r2, #4]
 801949a:	e7ca      	b.n	8019432 <_free_r+0x22>
 801949c:	bd38      	pop	{r3, r4, r5, pc}
 801949e:	bf00      	nop
 80194a0:	20003ed4 	.word	0x20003ed4

080194a4 <malloc>:
 80194a4:	4b02      	ldr	r3, [pc, #8]	@ (80194b0 <malloc+0xc>)
 80194a6:	4601      	mov	r1, r0
 80194a8:	6818      	ldr	r0, [r3, #0]
 80194aa:	f000 b825 	b.w	80194f8 <_malloc_r>
 80194ae:	bf00      	nop
 80194b0:	200001ac 	.word	0x200001ac

080194b4 <sbrk_aligned>:
 80194b4:	b570      	push	{r4, r5, r6, lr}
 80194b6:	4e0f      	ldr	r6, [pc, #60]	@ (80194f4 <sbrk_aligned+0x40>)
 80194b8:	460c      	mov	r4, r1
 80194ba:	6831      	ldr	r1, [r6, #0]
 80194bc:	4605      	mov	r5, r0
 80194be:	b911      	cbnz	r1, 80194c6 <sbrk_aligned+0x12>
 80194c0:	f000 fe24 	bl	801a10c <_sbrk_r>
 80194c4:	6030      	str	r0, [r6, #0]
 80194c6:	4621      	mov	r1, r4
 80194c8:	4628      	mov	r0, r5
 80194ca:	f000 fe1f 	bl	801a10c <_sbrk_r>
 80194ce:	1c43      	adds	r3, r0, #1
 80194d0:	d103      	bne.n	80194da <sbrk_aligned+0x26>
 80194d2:	f04f 34ff 	mov.w	r4, #4294967295
 80194d6:	4620      	mov	r0, r4
 80194d8:	bd70      	pop	{r4, r5, r6, pc}
 80194da:	1cc4      	adds	r4, r0, #3
 80194dc:	f024 0403 	bic.w	r4, r4, #3
 80194e0:	42a0      	cmp	r0, r4
 80194e2:	d0f8      	beq.n	80194d6 <sbrk_aligned+0x22>
 80194e4:	1a21      	subs	r1, r4, r0
 80194e6:	4628      	mov	r0, r5
 80194e8:	f000 fe10 	bl	801a10c <_sbrk_r>
 80194ec:	3001      	adds	r0, #1
 80194ee:	d1f2      	bne.n	80194d6 <sbrk_aligned+0x22>
 80194f0:	e7ef      	b.n	80194d2 <sbrk_aligned+0x1e>
 80194f2:	bf00      	nop
 80194f4:	20003ed0 	.word	0x20003ed0

080194f8 <_malloc_r>:
 80194f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80194fc:	1ccd      	adds	r5, r1, #3
 80194fe:	f025 0503 	bic.w	r5, r5, #3
 8019502:	3508      	adds	r5, #8
 8019504:	2d0c      	cmp	r5, #12
 8019506:	bf38      	it	cc
 8019508:	250c      	movcc	r5, #12
 801950a:	2d00      	cmp	r5, #0
 801950c:	4606      	mov	r6, r0
 801950e:	db01      	blt.n	8019514 <_malloc_r+0x1c>
 8019510:	42a9      	cmp	r1, r5
 8019512:	d904      	bls.n	801951e <_malloc_r+0x26>
 8019514:	230c      	movs	r3, #12
 8019516:	6033      	str	r3, [r6, #0]
 8019518:	2000      	movs	r0, #0
 801951a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801951e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80195f4 <_malloc_r+0xfc>
 8019522:	f000 f869 	bl	80195f8 <__malloc_lock>
 8019526:	f8d8 3000 	ldr.w	r3, [r8]
 801952a:	461c      	mov	r4, r3
 801952c:	bb44      	cbnz	r4, 8019580 <_malloc_r+0x88>
 801952e:	4629      	mov	r1, r5
 8019530:	4630      	mov	r0, r6
 8019532:	f7ff ffbf 	bl	80194b4 <sbrk_aligned>
 8019536:	1c43      	adds	r3, r0, #1
 8019538:	4604      	mov	r4, r0
 801953a:	d158      	bne.n	80195ee <_malloc_r+0xf6>
 801953c:	f8d8 4000 	ldr.w	r4, [r8]
 8019540:	4627      	mov	r7, r4
 8019542:	2f00      	cmp	r7, #0
 8019544:	d143      	bne.n	80195ce <_malloc_r+0xd6>
 8019546:	2c00      	cmp	r4, #0
 8019548:	d04b      	beq.n	80195e2 <_malloc_r+0xea>
 801954a:	6823      	ldr	r3, [r4, #0]
 801954c:	4639      	mov	r1, r7
 801954e:	4630      	mov	r0, r6
 8019550:	eb04 0903 	add.w	r9, r4, r3
 8019554:	f000 fdda 	bl	801a10c <_sbrk_r>
 8019558:	4581      	cmp	r9, r0
 801955a:	d142      	bne.n	80195e2 <_malloc_r+0xea>
 801955c:	6821      	ldr	r1, [r4, #0]
 801955e:	1a6d      	subs	r5, r5, r1
 8019560:	4629      	mov	r1, r5
 8019562:	4630      	mov	r0, r6
 8019564:	f7ff ffa6 	bl	80194b4 <sbrk_aligned>
 8019568:	3001      	adds	r0, #1
 801956a:	d03a      	beq.n	80195e2 <_malloc_r+0xea>
 801956c:	6823      	ldr	r3, [r4, #0]
 801956e:	442b      	add	r3, r5
 8019570:	6023      	str	r3, [r4, #0]
 8019572:	f8d8 3000 	ldr.w	r3, [r8]
 8019576:	685a      	ldr	r2, [r3, #4]
 8019578:	bb62      	cbnz	r2, 80195d4 <_malloc_r+0xdc>
 801957a:	f8c8 7000 	str.w	r7, [r8]
 801957e:	e00f      	b.n	80195a0 <_malloc_r+0xa8>
 8019580:	6822      	ldr	r2, [r4, #0]
 8019582:	1b52      	subs	r2, r2, r5
 8019584:	d420      	bmi.n	80195c8 <_malloc_r+0xd0>
 8019586:	2a0b      	cmp	r2, #11
 8019588:	d917      	bls.n	80195ba <_malloc_r+0xc2>
 801958a:	1961      	adds	r1, r4, r5
 801958c:	42a3      	cmp	r3, r4
 801958e:	6025      	str	r5, [r4, #0]
 8019590:	bf18      	it	ne
 8019592:	6059      	strne	r1, [r3, #4]
 8019594:	6863      	ldr	r3, [r4, #4]
 8019596:	bf08      	it	eq
 8019598:	f8c8 1000 	streq.w	r1, [r8]
 801959c:	5162      	str	r2, [r4, r5]
 801959e:	604b      	str	r3, [r1, #4]
 80195a0:	4630      	mov	r0, r6
 80195a2:	f000 f82f 	bl	8019604 <__malloc_unlock>
 80195a6:	f104 000b 	add.w	r0, r4, #11
 80195aa:	1d23      	adds	r3, r4, #4
 80195ac:	f020 0007 	bic.w	r0, r0, #7
 80195b0:	1ac2      	subs	r2, r0, r3
 80195b2:	bf1c      	itt	ne
 80195b4:	1a1b      	subne	r3, r3, r0
 80195b6:	50a3      	strne	r3, [r4, r2]
 80195b8:	e7af      	b.n	801951a <_malloc_r+0x22>
 80195ba:	6862      	ldr	r2, [r4, #4]
 80195bc:	42a3      	cmp	r3, r4
 80195be:	bf0c      	ite	eq
 80195c0:	f8c8 2000 	streq.w	r2, [r8]
 80195c4:	605a      	strne	r2, [r3, #4]
 80195c6:	e7eb      	b.n	80195a0 <_malloc_r+0xa8>
 80195c8:	4623      	mov	r3, r4
 80195ca:	6864      	ldr	r4, [r4, #4]
 80195cc:	e7ae      	b.n	801952c <_malloc_r+0x34>
 80195ce:	463c      	mov	r4, r7
 80195d0:	687f      	ldr	r7, [r7, #4]
 80195d2:	e7b6      	b.n	8019542 <_malloc_r+0x4a>
 80195d4:	461a      	mov	r2, r3
 80195d6:	685b      	ldr	r3, [r3, #4]
 80195d8:	42a3      	cmp	r3, r4
 80195da:	d1fb      	bne.n	80195d4 <_malloc_r+0xdc>
 80195dc:	2300      	movs	r3, #0
 80195de:	6053      	str	r3, [r2, #4]
 80195e0:	e7de      	b.n	80195a0 <_malloc_r+0xa8>
 80195e2:	230c      	movs	r3, #12
 80195e4:	6033      	str	r3, [r6, #0]
 80195e6:	4630      	mov	r0, r6
 80195e8:	f000 f80c 	bl	8019604 <__malloc_unlock>
 80195ec:	e794      	b.n	8019518 <_malloc_r+0x20>
 80195ee:	6005      	str	r5, [r0, #0]
 80195f0:	e7d6      	b.n	80195a0 <_malloc_r+0xa8>
 80195f2:	bf00      	nop
 80195f4:	20003ed4 	.word	0x20003ed4

080195f8 <__malloc_lock>:
 80195f8:	4801      	ldr	r0, [pc, #4]	@ (8019600 <__malloc_lock+0x8>)
 80195fa:	f7ff b8a0 	b.w	801873e <__retarget_lock_acquire_recursive>
 80195fe:	bf00      	nop
 8019600:	20003ecc 	.word	0x20003ecc

08019604 <__malloc_unlock>:
 8019604:	4801      	ldr	r0, [pc, #4]	@ (801960c <__malloc_unlock+0x8>)
 8019606:	f7ff b89b 	b.w	8018740 <__retarget_lock_release_recursive>
 801960a:	bf00      	nop
 801960c:	20003ecc 	.word	0x20003ecc

08019610 <_Balloc>:
 8019610:	b570      	push	{r4, r5, r6, lr}
 8019612:	69c6      	ldr	r6, [r0, #28]
 8019614:	4604      	mov	r4, r0
 8019616:	460d      	mov	r5, r1
 8019618:	b976      	cbnz	r6, 8019638 <_Balloc+0x28>
 801961a:	2010      	movs	r0, #16
 801961c:	f7ff ff42 	bl	80194a4 <malloc>
 8019620:	4602      	mov	r2, r0
 8019622:	61e0      	str	r0, [r4, #28]
 8019624:	b920      	cbnz	r0, 8019630 <_Balloc+0x20>
 8019626:	4b18      	ldr	r3, [pc, #96]	@ (8019688 <_Balloc+0x78>)
 8019628:	4818      	ldr	r0, [pc, #96]	@ (801968c <_Balloc+0x7c>)
 801962a:	216b      	movs	r1, #107	@ 0x6b
 801962c:	f000 fd7e 	bl	801a12c <__assert_func>
 8019630:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019634:	6006      	str	r6, [r0, #0]
 8019636:	60c6      	str	r6, [r0, #12]
 8019638:	69e6      	ldr	r6, [r4, #28]
 801963a:	68f3      	ldr	r3, [r6, #12]
 801963c:	b183      	cbz	r3, 8019660 <_Balloc+0x50>
 801963e:	69e3      	ldr	r3, [r4, #28]
 8019640:	68db      	ldr	r3, [r3, #12]
 8019642:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8019646:	b9b8      	cbnz	r0, 8019678 <_Balloc+0x68>
 8019648:	2101      	movs	r1, #1
 801964a:	fa01 f605 	lsl.w	r6, r1, r5
 801964e:	1d72      	adds	r2, r6, #5
 8019650:	0092      	lsls	r2, r2, #2
 8019652:	4620      	mov	r0, r4
 8019654:	f000 fd88 	bl	801a168 <_calloc_r>
 8019658:	b160      	cbz	r0, 8019674 <_Balloc+0x64>
 801965a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801965e:	e00e      	b.n	801967e <_Balloc+0x6e>
 8019660:	2221      	movs	r2, #33	@ 0x21
 8019662:	2104      	movs	r1, #4
 8019664:	4620      	mov	r0, r4
 8019666:	f000 fd7f 	bl	801a168 <_calloc_r>
 801966a:	69e3      	ldr	r3, [r4, #28]
 801966c:	60f0      	str	r0, [r6, #12]
 801966e:	68db      	ldr	r3, [r3, #12]
 8019670:	2b00      	cmp	r3, #0
 8019672:	d1e4      	bne.n	801963e <_Balloc+0x2e>
 8019674:	2000      	movs	r0, #0
 8019676:	bd70      	pop	{r4, r5, r6, pc}
 8019678:	6802      	ldr	r2, [r0, #0]
 801967a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801967e:	2300      	movs	r3, #0
 8019680:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8019684:	e7f7      	b.n	8019676 <_Balloc+0x66>
 8019686:	bf00      	nop
 8019688:	0801cb89 	.word	0x0801cb89
 801968c:	0801cc09 	.word	0x0801cc09

08019690 <_Bfree>:
 8019690:	b570      	push	{r4, r5, r6, lr}
 8019692:	69c6      	ldr	r6, [r0, #28]
 8019694:	4605      	mov	r5, r0
 8019696:	460c      	mov	r4, r1
 8019698:	b976      	cbnz	r6, 80196b8 <_Bfree+0x28>
 801969a:	2010      	movs	r0, #16
 801969c:	f7ff ff02 	bl	80194a4 <malloc>
 80196a0:	4602      	mov	r2, r0
 80196a2:	61e8      	str	r0, [r5, #28]
 80196a4:	b920      	cbnz	r0, 80196b0 <_Bfree+0x20>
 80196a6:	4b09      	ldr	r3, [pc, #36]	@ (80196cc <_Bfree+0x3c>)
 80196a8:	4809      	ldr	r0, [pc, #36]	@ (80196d0 <_Bfree+0x40>)
 80196aa:	218f      	movs	r1, #143	@ 0x8f
 80196ac:	f000 fd3e 	bl	801a12c <__assert_func>
 80196b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80196b4:	6006      	str	r6, [r0, #0]
 80196b6:	60c6      	str	r6, [r0, #12]
 80196b8:	b13c      	cbz	r4, 80196ca <_Bfree+0x3a>
 80196ba:	69eb      	ldr	r3, [r5, #28]
 80196bc:	6862      	ldr	r2, [r4, #4]
 80196be:	68db      	ldr	r3, [r3, #12]
 80196c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80196c4:	6021      	str	r1, [r4, #0]
 80196c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80196ca:	bd70      	pop	{r4, r5, r6, pc}
 80196cc:	0801cb89 	.word	0x0801cb89
 80196d0:	0801cc09 	.word	0x0801cc09

080196d4 <__multadd>:
 80196d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80196d8:	690d      	ldr	r5, [r1, #16]
 80196da:	4607      	mov	r7, r0
 80196dc:	460c      	mov	r4, r1
 80196de:	461e      	mov	r6, r3
 80196e0:	f101 0c14 	add.w	ip, r1, #20
 80196e4:	2000      	movs	r0, #0
 80196e6:	f8dc 3000 	ldr.w	r3, [ip]
 80196ea:	b299      	uxth	r1, r3
 80196ec:	fb02 6101 	mla	r1, r2, r1, r6
 80196f0:	0c1e      	lsrs	r6, r3, #16
 80196f2:	0c0b      	lsrs	r3, r1, #16
 80196f4:	fb02 3306 	mla	r3, r2, r6, r3
 80196f8:	b289      	uxth	r1, r1
 80196fa:	3001      	adds	r0, #1
 80196fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8019700:	4285      	cmp	r5, r0
 8019702:	f84c 1b04 	str.w	r1, [ip], #4
 8019706:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801970a:	dcec      	bgt.n	80196e6 <__multadd+0x12>
 801970c:	b30e      	cbz	r6, 8019752 <__multadd+0x7e>
 801970e:	68a3      	ldr	r3, [r4, #8]
 8019710:	42ab      	cmp	r3, r5
 8019712:	dc19      	bgt.n	8019748 <__multadd+0x74>
 8019714:	6861      	ldr	r1, [r4, #4]
 8019716:	4638      	mov	r0, r7
 8019718:	3101      	adds	r1, #1
 801971a:	f7ff ff79 	bl	8019610 <_Balloc>
 801971e:	4680      	mov	r8, r0
 8019720:	b928      	cbnz	r0, 801972e <__multadd+0x5a>
 8019722:	4602      	mov	r2, r0
 8019724:	4b0c      	ldr	r3, [pc, #48]	@ (8019758 <__multadd+0x84>)
 8019726:	480d      	ldr	r0, [pc, #52]	@ (801975c <__multadd+0x88>)
 8019728:	21ba      	movs	r1, #186	@ 0xba
 801972a:	f000 fcff 	bl	801a12c <__assert_func>
 801972e:	6922      	ldr	r2, [r4, #16]
 8019730:	3202      	adds	r2, #2
 8019732:	f104 010c 	add.w	r1, r4, #12
 8019736:	0092      	lsls	r2, r2, #2
 8019738:	300c      	adds	r0, #12
 801973a:	f7ff f802 	bl	8018742 <memcpy>
 801973e:	4621      	mov	r1, r4
 8019740:	4638      	mov	r0, r7
 8019742:	f7ff ffa5 	bl	8019690 <_Bfree>
 8019746:	4644      	mov	r4, r8
 8019748:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801974c:	3501      	adds	r5, #1
 801974e:	615e      	str	r6, [r3, #20]
 8019750:	6125      	str	r5, [r4, #16]
 8019752:	4620      	mov	r0, r4
 8019754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019758:	0801cbf8 	.word	0x0801cbf8
 801975c:	0801cc09 	.word	0x0801cc09

08019760 <__hi0bits>:
 8019760:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8019764:	4603      	mov	r3, r0
 8019766:	bf36      	itet	cc
 8019768:	0403      	lslcc	r3, r0, #16
 801976a:	2000      	movcs	r0, #0
 801976c:	2010      	movcc	r0, #16
 801976e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8019772:	bf3c      	itt	cc
 8019774:	021b      	lslcc	r3, r3, #8
 8019776:	3008      	addcc	r0, #8
 8019778:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801977c:	bf3c      	itt	cc
 801977e:	011b      	lslcc	r3, r3, #4
 8019780:	3004      	addcc	r0, #4
 8019782:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8019786:	bf3c      	itt	cc
 8019788:	009b      	lslcc	r3, r3, #2
 801978a:	3002      	addcc	r0, #2
 801978c:	2b00      	cmp	r3, #0
 801978e:	db05      	blt.n	801979c <__hi0bits+0x3c>
 8019790:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8019794:	f100 0001 	add.w	r0, r0, #1
 8019798:	bf08      	it	eq
 801979a:	2020      	moveq	r0, #32
 801979c:	4770      	bx	lr

0801979e <__lo0bits>:
 801979e:	6803      	ldr	r3, [r0, #0]
 80197a0:	4602      	mov	r2, r0
 80197a2:	f013 0007 	ands.w	r0, r3, #7
 80197a6:	d00b      	beq.n	80197c0 <__lo0bits+0x22>
 80197a8:	07d9      	lsls	r1, r3, #31
 80197aa:	d421      	bmi.n	80197f0 <__lo0bits+0x52>
 80197ac:	0798      	lsls	r0, r3, #30
 80197ae:	bf49      	itett	mi
 80197b0:	085b      	lsrmi	r3, r3, #1
 80197b2:	089b      	lsrpl	r3, r3, #2
 80197b4:	2001      	movmi	r0, #1
 80197b6:	6013      	strmi	r3, [r2, #0]
 80197b8:	bf5c      	itt	pl
 80197ba:	6013      	strpl	r3, [r2, #0]
 80197bc:	2002      	movpl	r0, #2
 80197be:	4770      	bx	lr
 80197c0:	b299      	uxth	r1, r3
 80197c2:	b909      	cbnz	r1, 80197c8 <__lo0bits+0x2a>
 80197c4:	0c1b      	lsrs	r3, r3, #16
 80197c6:	2010      	movs	r0, #16
 80197c8:	b2d9      	uxtb	r1, r3
 80197ca:	b909      	cbnz	r1, 80197d0 <__lo0bits+0x32>
 80197cc:	3008      	adds	r0, #8
 80197ce:	0a1b      	lsrs	r3, r3, #8
 80197d0:	0719      	lsls	r1, r3, #28
 80197d2:	bf04      	itt	eq
 80197d4:	091b      	lsreq	r3, r3, #4
 80197d6:	3004      	addeq	r0, #4
 80197d8:	0799      	lsls	r1, r3, #30
 80197da:	bf04      	itt	eq
 80197dc:	089b      	lsreq	r3, r3, #2
 80197de:	3002      	addeq	r0, #2
 80197e0:	07d9      	lsls	r1, r3, #31
 80197e2:	d403      	bmi.n	80197ec <__lo0bits+0x4e>
 80197e4:	085b      	lsrs	r3, r3, #1
 80197e6:	f100 0001 	add.w	r0, r0, #1
 80197ea:	d003      	beq.n	80197f4 <__lo0bits+0x56>
 80197ec:	6013      	str	r3, [r2, #0]
 80197ee:	4770      	bx	lr
 80197f0:	2000      	movs	r0, #0
 80197f2:	4770      	bx	lr
 80197f4:	2020      	movs	r0, #32
 80197f6:	4770      	bx	lr

080197f8 <__i2b>:
 80197f8:	b510      	push	{r4, lr}
 80197fa:	460c      	mov	r4, r1
 80197fc:	2101      	movs	r1, #1
 80197fe:	f7ff ff07 	bl	8019610 <_Balloc>
 8019802:	4602      	mov	r2, r0
 8019804:	b928      	cbnz	r0, 8019812 <__i2b+0x1a>
 8019806:	4b05      	ldr	r3, [pc, #20]	@ (801981c <__i2b+0x24>)
 8019808:	4805      	ldr	r0, [pc, #20]	@ (8019820 <__i2b+0x28>)
 801980a:	f240 1145 	movw	r1, #325	@ 0x145
 801980e:	f000 fc8d 	bl	801a12c <__assert_func>
 8019812:	2301      	movs	r3, #1
 8019814:	6144      	str	r4, [r0, #20]
 8019816:	6103      	str	r3, [r0, #16]
 8019818:	bd10      	pop	{r4, pc}
 801981a:	bf00      	nop
 801981c:	0801cbf8 	.word	0x0801cbf8
 8019820:	0801cc09 	.word	0x0801cc09

08019824 <__multiply>:
 8019824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019828:	4617      	mov	r7, r2
 801982a:	690a      	ldr	r2, [r1, #16]
 801982c:	693b      	ldr	r3, [r7, #16]
 801982e:	429a      	cmp	r2, r3
 8019830:	bfa8      	it	ge
 8019832:	463b      	movge	r3, r7
 8019834:	4689      	mov	r9, r1
 8019836:	bfa4      	itt	ge
 8019838:	460f      	movge	r7, r1
 801983a:	4699      	movge	r9, r3
 801983c:	693d      	ldr	r5, [r7, #16]
 801983e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8019842:	68bb      	ldr	r3, [r7, #8]
 8019844:	6879      	ldr	r1, [r7, #4]
 8019846:	eb05 060a 	add.w	r6, r5, sl
 801984a:	42b3      	cmp	r3, r6
 801984c:	b085      	sub	sp, #20
 801984e:	bfb8      	it	lt
 8019850:	3101      	addlt	r1, #1
 8019852:	f7ff fedd 	bl	8019610 <_Balloc>
 8019856:	b930      	cbnz	r0, 8019866 <__multiply+0x42>
 8019858:	4602      	mov	r2, r0
 801985a:	4b41      	ldr	r3, [pc, #260]	@ (8019960 <__multiply+0x13c>)
 801985c:	4841      	ldr	r0, [pc, #260]	@ (8019964 <__multiply+0x140>)
 801985e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8019862:	f000 fc63 	bl	801a12c <__assert_func>
 8019866:	f100 0414 	add.w	r4, r0, #20
 801986a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801986e:	4623      	mov	r3, r4
 8019870:	2200      	movs	r2, #0
 8019872:	4573      	cmp	r3, lr
 8019874:	d320      	bcc.n	80198b8 <__multiply+0x94>
 8019876:	f107 0814 	add.w	r8, r7, #20
 801987a:	f109 0114 	add.w	r1, r9, #20
 801987e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8019882:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8019886:	9302      	str	r3, [sp, #8]
 8019888:	1beb      	subs	r3, r5, r7
 801988a:	3b15      	subs	r3, #21
 801988c:	f023 0303 	bic.w	r3, r3, #3
 8019890:	3304      	adds	r3, #4
 8019892:	3715      	adds	r7, #21
 8019894:	42bd      	cmp	r5, r7
 8019896:	bf38      	it	cc
 8019898:	2304      	movcc	r3, #4
 801989a:	9301      	str	r3, [sp, #4]
 801989c:	9b02      	ldr	r3, [sp, #8]
 801989e:	9103      	str	r1, [sp, #12]
 80198a0:	428b      	cmp	r3, r1
 80198a2:	d80c      	bhi.n	80198be <__multiply+0x9a>
 80198a4:	2e00      	cmp	r6, #0
 80198a6:	dd03      	ble.n	80198b0 <__multiply+0x8c>
 80198a8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80198ac:	2b00      	cmp	r3, #0
 80198ae:	d055      	beq.n	801995c <__multiply+0x138>
 80198b0:	6106      	str	r6, [r0, #16]
 80198b2:	b005      	add	sp, #20
 80198b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80198b8:	f843 2b04 	str.w	r2, [r3], #4
 80198bc:	e7d9      	b.n	8019872 <__multiply+0x4e>
 80198be:	f8b1 a000 	ldrh.w	sl, [r1]
 80198c2:	f1ba 0f00 	cmp.w	sl, #0
 80198c6:	d01f      	beq.n	8019908 <__multiply+0xe4>
 80198c8:	46c4      	mov	ip, r8
 80198ca:	46a1      	mov	r9, r4
 80198cc:	2700      	movs	r7, #0
 80198ce:	f85c 2b04 	ldr.w	r2, [ip], #4
 80198d2:	f8d9 3000 	ldr.w	r3, [r9]
 80198d6:	fa1f fb82 	uxth.w	fp, r2
 80198da:	b29b      	uxth	r3, r3
 80198dc:	fb0a 330b 	mla	r3, sl, fp, r3
 80198e0:	443b      	add	r3, r7
 80198e2:	f8d9 7000 	ldr.w	r7, [r9]
 80198e6:	0c12      	lsrs	r2, r2, #16
 80198e8:	0c3f      	lsrs	r7, r7, #16
 80198ea:	fb0a 7202 	mla	r2, sl, r2, r7
 80198ee:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80198f2:	b29b      	uxth	r3, r3
 80198f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80198f8:	4565      	cmp	r5, ip
 80198fa:	f849 3b04 	str.w	r3, [r9], #4
 80198fe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8019902:	d8e4      	bhi.n	80198ce <__multiply+0xaa>
 8019904:	9b01      	ldr	r3, [sp, #4]
 8019906:	50e7      	str	r7, [r4, r3]
 8019908:	9b03      	ldr	r3, [sp, #12]
 801990a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801990e:	3104      	adds	r1, #4
 8019910:	f1b9 0f00 	cmp.w	r9, #0
 8019914:	d020      	beq.n	8019958 <__multiply+0x134>
 8019916:	6823      	ldr	r3, [r4, #0]
 8019918:	4647      	mov	r7, r8
 801991a:	46a4      	mov	ip, r4
 801991c:	f04f 0a00 	mov.w	sl, #0
 8019920:	f8b7 b000 	ldrh.w	fp, [r7]
 8019924:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8019928:	fb09 220b 	mla	r2, r9, fp, r2
 801992c:	4452      	add	r2, sl
 801992e:	b29b      	uxth	r3, r3
 8019930:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019934:	f84c 3b04 	str.w	r3, [ip], #4
 8019938:	f857 3b04 	ldr.w	r3, [r7], #4
 801993c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019940:	f8bc 3000 	ldrh.w	r3, [ip]
 8019944:	fb09 330a 	mla	r3, r9, sl, r3
 8019948:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801994c:	42bd      	cmp	r5, r7
 801994e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019952:	d8e5      	bhi.n	8019920 <__multiply+0xfc>
 8019954:	9a01      	ldr	r2, [sp, #4]
 8019956:	50a3      	str	r3, [r4, r2]
 8019958:	3404      	adds	r4, #4
 801995a:	e79f      	b.n	801989c <__multiply+0x78>
 801995c:	3e01      	subs	r6, #1
 801995e:	e7a1      	b.n	80198a4 <__multiply+0x80>
 8019960:	0801cbf8 	.word	0x0801cbf8
 8019964:	0801cc09 	.word	0x0801cc09

08019968 <__pow5mult>:
 8019968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801996c:	4615      	mov	r5, r2
 801996e:	f012 0203 	ands.w	r2, r2, #3
 8019972:	4607      	mov	r7, r0
 8019974:	460e      	mov	r6, r1
 8019976:	d007      	beq.n	8019988 <__pow5mult+0x20>
 8019978:	4c25      	ldr	r4, [pc, #148]	@ (8019a10 <__pow5mult+0xa8>)
 801997a:	3a01      	subs	r2, #1
 801997c:	2300      	movs	r3, #0
 801997e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8019982:	f7ff fea7 	bl	80196d4 <__multadd>
 8019986:	4606      	mov	r6, r0
 8019988:	10ad      	asrs	r5, r5, #2
 801998a:	d03d      	beq.n	8019a08 <__pow5mult+0xa0>
 801998c:	69fc      	ldr	r4, [r7, #28]
 801998e:	b97c      	cbnz	r4, 80199b0 <__pow5mult+0x48>
 8019990:	2010      	movs	r0, #16
 8019992:	f7ff fd87 	bl	80194a4 <malloc>
 8019996:	4602      	mov	r2, r0
 8019998:	61f8      	str	r0, [r7, #28]
 801999a:	b928      	cbnz	r0, 80199a8 <__pow5mult+0x40>
 801999c:	4b1d      	ldr	r3, [pc, #116]	@ (8019a14 <__pow5mult+0xac>)
 801999e:	481e      	ldr	r0, [pc, #120]	@ (8019a18 <__pow5mult+0xb0>)
 80199a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80199a4:	f000 fbc2 	bl	801a12c <__assert_func>
 80199a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80199ac:	6004      	str	r4, [r0, #0]
 80199ae:	60c4      	str	r4, [r0, #12]
 80199b0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80199b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80199b8:	b94c      	cbnz	r4, 80199ce <__pow5mult+0x66>
 80199ba:	f240 2171 	movw	r1, #625	@ 0x271
 80199be:	4638      	mov	r0, r7
 80199c0:	f7ff ff1a 	bl	80197f8 <__i2b>
 80199c4:	2300      	movs	r3, #0
 80199c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80199ca:	4604      	mov	r4, r0
 80199cc:	6003      	str	r3, [r0, #0]
 80199ce:	f04f 0900 	mov.w	r9, #0
 80199d2:	07eb      	lsls	r3, r5, #31
 80199d4:	d50a      	bpl.n	80199ec <__pow5mult+0x84>
 80199d6:	4631      	mov	r1, r6
 80199d8:	4622      	mov	r2, r4
 80199da:	4638      	mov	r0, r7
 80199dc:	f7ff ff22 	bl	8019824 <__multiply>
 80199e0:	4631      	mov	r1, r6
 80199e2:	4680      	mov	r8, r0
 80199e4:	4638      	mov	r0, r7
 80199e6:	f7ff fe53 	bl	8019690 <_Bfree>
 80199ea:	4646      	mov	r6, r8
 80199ec:	106d      	asrs	r5, r5, #1
 80199ee:	d00b      	beq.n	8019a08 <__pow5mult+0xa0>
 80199f0:	6820      	ldr	r0, [r4, #0]
 80199f2:	b938      	cbnz	r0, 8019a04 <__pow5mult+0x9c>
 80199f4:	4622      	mov	r2, r4
 80199f6:	4621      	mov	r1, r4
 80199f8:	4638      	mov	r0, r7
 80199fa:	f7ff ff13 	bl	8019824 <__multiply>
 80199fe:	6020      	str	r0, [r4, #0]
 8019a00:	f8c0 9000 	str.w	r9, [r0]
 8019a04:	4604      	mov	r4, r0
 8019a06:	e7e4      	b.n	80199d2 <__pow5mult+0x6a>
 8019a08:	4630      	mov	r0, r6
 8019a0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019a0e:	bf00      	nop
 8019a10:	0801ccbc 	.word	0x0801ccbc
 8019a14:	0801cb89 	.word	0x0801cb89
 8019a18:	0801cc09 	.word	0x0801cc09

08019a1c <__lshift>:
 8019a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019a20:	460c      	mov	r4, r1
 8019a22:	6849      	ldr	r1, [r1, #4]
 8019a24:	6923      	ldr	r3, [r4, #16]
 8019a26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8019a2a:	68a3      	ldr	r3, [r4, #8]
 8019a2c:	4607      	mov	r7, r0
 8019a2e:	4691      	mov	r9, r2
 8019a30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8019a34:	f108 0601 	add.w	r6, r8, #1
 8019a38:	42b3      	cmp	r3, r6
 8019a3a:	db0b      	blt.n	8019a54 <__lshift+0x38>
 8019a3c:	4638      	mov	r0, r7
 8019a3e:	f7ff fde7 	bl	8019610 <_Balloc>
 8019a42:	4605      	mov	r5, r0
 8019a44:	b948      	cbnz	r0, 8019a5a <__lshift+0x3e>
 8019a46:	4602      	mov	r2, r0
 8019a48:	4b28      	ldr	r3, [pc, #160]	@ (8019aec <__lshift+0xd0>)
 8019a4a:	4829      	ldr	r0, [pc, #164]	@ (8019af0 <__lshift+0xd4>)
 8019a4c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8019a50:	f000 fb6c 	bl	801a12c <__assert_func>
 8019a54:	3101      	adds	r1, #1
 8019a56:	005b      	lsls	r3, r3, #1
 8019a58:	e7ee      	b.n	8019a38 <__lshift+0x1c>
 8019a5a:	2300      	movs	r3, #0
 8019a5c:	f100 0114 	add.w	r1, r0, #20
 8019a60:	f100 0210 	add.w	r2, r0, #16
 8019a64:	4618      	mov	r0, r3
 8019a66:	4553      	cmp	r3, sl
 8019a68:	db33      	blt.n	8019ad2 <__lshift+0xb6>
 8019a6a:	6920      	ldr	r0, [r4, #16]
 8019a6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8019a70:	f104 0314 	add.w	r3, r4, #20
 8019a74:	f019 091f 	ands.w	r9, r9, #31
 8019a78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8019a7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8019a80:	d02b      	beq.n	8019ada <__lshift+0xbe>
 8019a82:	f1c9 0e20 	rsb	lr, r9, #32
 8019a86:	468a      	mov	sl, r1
 8019a88:	2200      	movs	r2, #0
 8019a8a:	6818      	ldr	r0, [r3, #0]
 8019a8c:	fa00 f009 	lsl.w	r0, r0, r9
 8019a90:	4310      	orrs	r0, r2
 8019a92:	f84a 0b04 	str.w	r0, [sl], #4
 8019a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8019a9a:	459c      	cmp	ip, r3
 8019a9c:	fa22 f20e 	lsr.w	r2, r2, lr
 8019aa0:	d8f3      	bhi.n	8019a8a <__lshift+0x6e>
 8019aa2:	ebac 0304 	sub.w	r3, ip, r4
 8019aa6:	3b15      	subs	r3, #21
 8019aa8:	f023 0303 	bic.w	r3, r3, #3
 8019aac:	3304      	adds	r3, #4
 8019aae:	f104 0015 	add.w	r0, r4, #21
 8019ab2:	4560      	cmp	r0, ip
 8019ab4:	bf88      	it	hi
 8019ab6:	2304      	movhi	r3, #4
 8019ab8:	50ca      	str	r2, [r1, r3]
 8019aba:	b10a      	cbz	r2, 8019ac0 <__lshift+0xa4>
 8019abc:	f108 0602 	add.w	r6, r8, #2
 8019ac0:	3e01      	subs	r6, #1
 8019ac2:	4638      	mov	r0, r7
 8019ac4:	612e      	str	r6, [r5, #16]
 8019ac6:	4621      	mov	r1, r4
 8019ac8:	f7ff fde2 	bl	8019690 <_Bfree>
 8019acc:	4628      	mov	r0, r5
 8019ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019ad2:	f842 0f04 	str.w	r0, [r2, #4]!
 8019ad6:	3301      	adds	r3, #1
 8019ad8:	e7c5      	b.n	8019a66 <__lshift+0x4a>
 8019ada:	3904      	subs	r1, #4
 8019adc:	f853 2b04 	ldr.w	r2, [r3], #4
 8019ae0:	f841 2f04 	str.w	r2, [r1, #4]!
 8019ae4:	459c      	cmp	ip, r3
 8019ae6:	d8f9      	bhi.n	8019adc <__lshift+0xc0>
 8019ae8:	e7ea      	b.n	8019ac0 <__lshift+0xa4>
 8019aea:	bf00      	nop
 8019aec:	0801cbf8 	.word	0x0801cbf8
 8019af0:	0801cc09 	.word	0x0801cc09

08019af4 <__mcmp>:
 8019af4:	690a      	ldr	r2, [r1, #16]
 8019af6:	4603      	mov	r3, r0
 8019af8:	6900      	ldr	r0, [r0, #16]
 8019afa:	1a80      	subs	r0, r0, r2
 8019afc:	b530      	push	{r4, r5, lr}
 8019afe:	d10e      	bne.n	8019b1e <__mcmp+0x2a>
 8019b00:	3314      	adds	r3, #20
 8019b02:	3114      	adds	r1, #20
 8019b04:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8019b08:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8019b0c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8019b10:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8019b14:	4295      	cmp	r5, r2
 8019b16:	d003      	beq.n	8019b20 <__mcmp+0x2c>
 8019b18:	d205      	bcs.n	8019b26 <__mcmp+0x32>
 8019b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8019b1e:	bd30      	pop	{r4, r5, pc}
 8019b20:	42a3      	cmp	r3, r4
 8019b22:	d3f3      	bcc.n	8019b0c <__mcmp+0x18>
 8019b24:	e7fb      	b.n	8019b1e <__mcmp+0x2a>
 8019b26:	2001      	movs	r0, #1
 8019b28:	e7f9      	b.n	8019b1e <__mcmp+0x2a>
	...

08019b2c <__mdiff>:
 8019b2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b30:	4689      	mov	r9, r1
 8019b32:	4606      	mov	r6, r0
 8019b34:	4611      	mov	r1, r2
 8019b36:	4648      	mov	r0, r9
 8019b38:	4614      	mov	r4, r2
 8019b3a:	f7ff ffdb 	bl	8019af4 <__mcmp>
 8019b3e:	1e05      	subs	r5, r0, #0
 8019b40:	d112      	bne.n	8019b68 <__mdiff+0x3c>
 8019b42:	4629      	mov	r1, r5
 8019b44:	4630      	mov	r0, r6
 8019b46:	f7ff fd63 	bl	8019610 <_Balloc>
 8019b4a:	4602      	mov	r2, r0
 8019b4c:	b928      	cbnz	r0, 8019b5a <__mdiff+0x2e>
 8019b4e:	4b3f      	ldr	r3, [pc, #252]	@ (8019c4c <__mdiff+0x120>)
 8019b50:	f240 2137 	movw	r1, #567	@ 0x237
 8019b54:	483e      	ldr	r0, [pc, #248]	@ (8019c50 <__mdiff+0x124>)
 8019b56:	f000 fae9 	bl	801a12c <__assert_func>
 8019b5a:	2301      	movs	r3, #1
 8019b5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8019b60:	4610      	mov	r0, r2
 8019b62:	b003      	add	sp, #12
 8019b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b68:	bfbc      	itt	lt
 8019b6a:	464b      	movlt	r3, r9
 8019b6c:	46a1      	movlt	r9, r4
 8019b6e:	4630      	mov	r0, r6
 8019b70:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8019b74:	bfba      	itte	lt
 8019b76:	461c      	movlt	r4, r3
 8019b78:	2501      	movlt	r5, #1
 8019b7a:	2500      	movge	r5, #0
 8019b7c:	f7ff fd48 	bl	8019610 <_Balloc>
 8019b80:	4602      	mov	r2, r0
 8019b82:	b918      	cbnz	r0, 8019b8c <__mdiff+0x60>
 8019b84:	4b31      	ldr	r3, [pc, #196]	@ (8019c4c <__mdiff+0x120>)
 8019b86:	f240 2145 	movw	r1, #581	@ 0x245
 8019b8a:	e7e3      	b.n	8019b54 <__mdiff+0x28>
 8019b8c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8019b90:	6926      	ldr	r6, [r4, #16]
 8019b92:	60c5      	str	r5, [r0, #12]
 8019b94:	f109 0310 	add.w	r3, r9, #16
 8019b98:	f109 0514 	add.w	r5, r9, #20
 8019b9c:	f104 0e14 	add.w	lr, r4, #20
 8019ba0:	f100 0b14 	add.w	fp, r0, #20
 8019ba4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8019ba8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8019bac:	9301      	str	r3, [sp, #4]
 8019bae:	46d9      	mov	r9, fp
 8019bb0:	f04f 0c00 	mov.w	ip, #0
 8019bb4:	9b01      	ldr	r3, [sp, #4]
 8019bb6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8019bba:	f853 af04 	ldr.w	sl, [r3, #4]!
 8019bbe:	9301      	str	r3, [sp, #4]
 8019bc0:	fa1f f38a 	uxth.w	r3, sl
 8019bc4:	4619      	mov	r1, r3
 8019bc6:	b283      	uxth	r3, r0
 8019bc8:	1acb      	subs	r3, r1, r3
 8019bca:	0c00      	lsrs	r0, r0, #16
 8019bcc:	4463      	add	r3, ip
 8019bce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8019bd2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8019bd6:	b29b      	uxth	r3, r3
 8019bd8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8019bdc:	4576      	cmp	r6, lr
 8019bde:	f849 3b04 	str.w	r3, [r9], #4
 8019be2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8019be6:	d8e5      	bhi.n	8019bb4 <__mdiff+0x88>
 8019be8:	1b33      	subs	r3, r6, r4
 8019bea:	3b15      	subs	r3, #21
 8019bec:	f023 0303 	bic.w	r3, r3, #3
 8019bf0:	3415      	adds	r4, #21
 8019bf2:	3304      	adds	r3, #4
 8019bf4:	42a6      	cmp	r6, r4
 8019bf6:	bf38      	it	cc
 8019bf8:	2304      	movcc	r3, #4
 8019bfa:	441d      	add	r5, r3
 8019bfc:	445b      	add	r3, fp
 8019bfe:	461e      	mov	r6, r3
 8019c00:	462c      	mov	r4, r5
 8019c02:	4544      	cmp	r4, r8
 8019c04:	d30e      	bcc.n	8019c24 <__mdiff+0xf8>
 8019c06:	f108 0103 	add.w	r1, r8, #3
 8019c0a:	1b49      	subs	r1, r1, r5
 8019c0c:	f021 0103 	bic.w	r1, r1, #3
 8019c10:	3d03      	subs	r5, #3
 8019c12:	45a8      	cmp	r8, r5
 8019c14:	bf38      	it	cc
 8019c16:	2100      	movcc	r1, #0
 8019c18:	440b      	add	r3, r1
 8019c1a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8019c1e:	b191      	cbz	r1, 8019c46 <__mdiff+0x11a>
 8019c20:	6117      	str	r7, [r2, #16]
 8019c22:	e79d      	b.n	8019b60 <__mdiff+0x34>
 8019c24:	f854 1b04 	ldr.w	r1, [r4], #4
 8019c28:	46e6      	mov	lr, ip
 8019c2a:	0c08      	lsrs	r0, r1, #16
 8019c2c:	fa1c fc81 	uxtah	ip, ip, r1
 8019c30:	4471      	add	r1, lr
 8019c32:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8019c36:	b289      	uxth	r1, r1
 8019c38:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8019c3c:	f846 1b04 	str.w	r1, [r6], #4
 8019c40:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8019c44:	e7dd      	b.n	8019c02 <__mdiff+0xd6>
 8019c46:	3f01      	subs	r7, #1
 8019c48:	e7e7      	b.n	8019c1a <__mdiff+0xee>
 8019c4a:	bf00      	nop
 8019c4c:	0801cbf8 	.word	0x0801cbf8
 8019c50:	0801cc09 	.word	0x0801cc09

08019c54 <__d2b>:
 8019c54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8019c58:	460f      	mov	r7, r1
 8019c5a:	2101      	movs	r1, #1
 8019c5c:	ec59 8b10 	vmov	r8, r9, d0
 8019c60:	4616      	mov	r6, r2
 8019c62:	f7ff fcd5 	bl	8019610 <_Balloc>
 8019c66:	4604      	mov	r4, r0
 8019c68:	b930      	cbnz	r0, 8019c78 <__d2b+0x24>
 8019c6a:	4602      	mov	r2, r0
 8019c6c:	4b23      	ldr	r3, [pc, #140]	@ (8019cfc <__d2b+0xa8>)
 8019c6e:	4824      	ldr	r0, [pc, #144]	@ (8019d00 <__d2b+0xac>)
 8019c70:	f240 310f 	movw	r1, #783	@ 0x30f
 8019c74:	f000 fa5a 	bl	801a12c <__assert_func>
 8019c78:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8019c7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8019c80:	b10d      	cbz	r5, 8019c86 <__d2b+0x32>
 8019c82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8019c86:	9301      	str	r3, [sp, #4]
 8019c88:	f1b8 0300 	subs.w	r3, r8, #0
 8019c8c:	d023      	beq.n	8019cd6 <__d2b+0x82>
 8019c8e:	4668      	mov	r0, sp
 8019c90:	9300      	str	r3, [sp, #0]
 8019c92:	f7ff fd84 	bl	801979e <__lo0bits>
 8019c96:	e9dd 1200 	ldrd	r1, r2, [sp]
 8019c9a:	b1d0      	cbz	r0, 8019cd2 <__d2b+0x7e>
 8019c9c:	f1c0 0320 	rsb	r3, r0, #32
 8019ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8019ca4:	430b      	orrs	r3, r1
 8019ca6:	40c2      	lsrs	r2, r0
 8019ca8:	6163      	str	r3, [r4, #20]
 8019caa:	9201      	str	r2, [sp, #4]
 8019cac:	9b01      	ldr	r3, [sp, #4]
 8019cae:	61a3      	str	r3, [r4, #24]
 8019cb0:	2b00      	cmp	r3, #0
 8019cb2:	bf0c      	ite	eq
 8019cb4:	2201      	moveq	r2, #1
 8019cb6:	2202      	movne	r2, #2
 8019cb8:	6122      	str	r2, [r4, #16]
 8019cba:	b1a5      	cbz	r5, 8019ce6 <__d2b+0x92>
 8019cbc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8019cc0:	4405      	add	r5, r0
 8019cc2:	603d      	str	r5, [r7, #0]
 8019cc4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8019cc8:	6030      	str	r0, [r6, #0]
 8019cca:	4620      	mov	r0, r4
 8019ccc:	b003      	add	sp, #12
 8019cce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019cd2:	6161      	str	r1, [r4, #20]
 8019cd4:	e7ea      	b.n	8019cac <__d2b+0x58>
 8019cd6:	a801      	add	r0, sp, #4
 8019cd8:	f7ff fd61 	bl	801979e <__lo0bits>
 8019cdc:	9b01      	ldr	r3, [sp, #4]
 8019cde:	6163      	str	r3, [r4, #20]
 8019ce0:	3020      	adds	r0, #32
 8019ce2:	2201      	movs	r2, #1
 8019ce4:	e7e8      	b.n	8019cb8 <__d2b+0x64>
 8019ce6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8019cea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8019cee:	6038      	str	r0, [r7, #0]
 8019cf0:	6918      	ldr	r0, [r3, #16]
 8019cf2:	f7ff fd35 	bl	8019760 <__hi0bits>
 8019cf6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8019cfa:	e7e5      	b.n	8019cc8 <__d2b+0x74>
 8019cfc:	0801cbf8 	.word	0x0801cbf8
 8019d00:	0801cc09 	.word	0x0801cc09

08019d04 <__ssputs_r>:
 8019d04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019d08:	688e      	ldr	r6, [r1, #8]
 8019d0a:	461f      	mov	r7, r3
 8019d0c:	42be      	cmp	r6, r7
 8019d0e:	680b      	ldr	r3, [r1, #0]
 8019d10:	4682      	mov	sl, r0
 8019d12:	460c      	mov	r4, r1
 8019d14:	4690      	mov	r8, r2
 8019d16:	d82d      	bhi.n	8019d74 <__ssputs_r+0x70>
 8019d18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019d1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019d20:	d026      	beq.n	8019d70 <__ssputs_r+0x6c>
 8019d22:	6965      	ldr	r5, [r4, #20]
 8019d24:	6909      	ldr	r1, [r1, #16]
 8019d26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019d2a:	eba3 0901 	sub.w	r9, r3, r1
 8019d2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019d32:	1c7b      	adds	r3, r7, #1
 8019d34:	444b      	add	r3, r9
 8019d36:	106d      	asrs	r5, r5, #1
 8019d38:	429d      	cmp	r5, r3
 8019d3a:	bf38      	it	cc
 8019d3c:	461d      	movcc	r5, r3
 8019d3e:	0553      	lsls	r3, r2, #21
 8019d40:	d527      	bpl.n	8019d92 <__ssputs_r+0x8e>
 8019d42:	4629      	mov	r1, r5
 8019d44:	f7ff fbd8 	bl	80194f8 <_malloc_r>
 8019d48:	4606      	mov	r6, r0
 8019d4a:	b360      	cbz	r0, 8019da6 <__ssputs_r+0xa2>
 8019d4c:	6921      	ldr	r1, [r4, #16]
 8019d4e:	464a      	mov	r2, r9
 8019d50:	f7fe fcf7 	bl	8018742 <memcpy>
 8019d54:	89a3      	ldrh	r3, [r4, #12]
 8019d56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8019d5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019d5e:	81a3      	strh	r3, [r4, #12]
 8019d60:	6126      	str	r6, [r4, #16]
 8019d62:	6165      	str	r5, [r4, #20]
 8019d64:	444e      	add	r6, r9
 8019d66:	eba5 0509 	sub.w	r5, r5, r9
 8019d6a:	6026      	str	r6, [r4, #0]
 8019d6c:	60a5      	str	r5, [r4, #8]
 8019d6e:	463e      	mov	r6, r7
 8019d70:	42be      	cmp	r6, r7
 8019d72:	d900      	bls.n	8019d76 <__ssputs_r+0x72>
 8019d74:	463e      	mov	r6, r7
 8019d76:	6820      	ldr	r0, [r4, #0]
 8019d78:	4632      	mov	r2, r6
 8019d7a:	4641      	mov	r1, r8
 8019d7c:	f7fe fc47 	bl	801860e <memmove>
 8019d80:	68a3      	ldr	r3, [r4, #8]
 8019d82:	1b9b      	subs	r3, r3, r6
 8019d84:	60a3      	str	r3, [r4, #8]
 8019d86:	6823      	ldr	r3, [r4, #0]
 8019d88:	4433      	add	r3, r6
 8019d8a:	6023      	str	r3, [r4, #0]
 8019d8c:	2000      	movs	r0, #0
 8019d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019d92:	462a      	mov	r2, r5
 8019d94:	f000 fa0e 	bl	801a1b4 <_realloc_r>
 8019d98:	4606      	mov	r6, r0
 8019d9a:	2800      	cmp	r0, #0
 8019d9c:	d1e0      	bne.n	8019d60 <__ssputs_r+0x5c>
 8019d9e:	6921      	ldr	r1, [r4, #16]
 8019da0:	4650      	mov	r0, sl
 8019da2:	f7ff fb35 	bl	8019410 <_free_r>
 8019da6:	230c      	movs	r3, #12
 8019da8:	f8ca 3000 	str.w	r3, [sl]
 8019dac:	89a3      	ldrh	r3, [r4, #12]
 8019dae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019db2:	81a3      	strh	r3, [r4, #12]
 8019db4:	f04f 30ff 	mov.w	r0, #4294967295
 8019db8:	e7e9      	b.n	8019d8e <__ssputs_r+0x8a>
	...

08019dbc <_svfiprintf_r>:
 8019dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019dc0:	4698      	mov	r8, r3
 8019dc2:	898b      	ldrh	r3, [r1, #12]
 8019dc4:	061b      	lsls	r3, r3, #24
 8019dc6:	b09d      	sub	sp, #116	@ 0x74
 8019dc8:	4607      	mov	r7, r0
 8019dca:	460d      	mov	r5, r1
 8019dcc:	4614      	mov	r4, r2
 8019dce:	d510      	bpl.n	8019df2 <_svfiprintf_r+0x36>
 8019dd0:	690b      	ldr	r3, [r1, #16]
 8019dd2:	b973      	cbnz	r3, 8019df2 <_svfiprintf_r+0x36>
 8019dd4:	2140      	movs	r1, #64	@ 0x40
 8019dd6:	f7ff fb8f 	bl	80194f8 <_malloc_r>
 8019dda:	6028      	str	r0, [r5, #0]
 8019ddc:	6128      	str	r0, [r5, #16]
 8019dde:	b930      	cbnz	r0, 8019dee <_svfiprintf_r+0x32>
 8019de0:	230c      	movs	r3, #12
 8019de2:	603b      	str	r3, [r7, #0]
 8019de4:	f04f 30ff 	mov.w	r0, #4294967295
 8019de8:	b01d      	add	sp, #116	@ 0x74
 8019dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019dee:	2340      	movs	r3, #64	@ 0x40
 8019df0:	616b      	str	r3, [r5, #20]
 8019df2:	2300      	movs	r3, #0
 8019df4:	9309      	str	r3, [sp, #36]	@ 0x24
 8019df6:	2320      	movs	r3, #32
 8019df8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019dfc:	f8cd 800c 	str.w	r8, [sp, #12]
 8019e00:	2330      	movs	r3, #48	@ 0x30
 8019e02:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019fa0 <_svfiprintf_r+0x1e4>
 8019e06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019e0a:	f04f 0901 	mov.w	r9, #1
 8019e0e:	4623      	mov	r3, r4
 8019e10:	469a      	mov	sl, r3
 8019e12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019e16:	b10a      	cbz	r2, 8019e1c <_svfiprintf_r+0x60>
 8019e18:	2a25      	cmp	r2, #37	@ 0x25
 8019e1a:	d1f9      	bne.n	8019e10 <_svfiprintf_r+0x54>
 8019e1c:	ebba 0b04 	subs.w	fp, sl, r4
 8019e20:	d00b      	beq.n	8019e3a <_svfiprintf_r+0x7e>
 8019e22:	465b      	mov	r3, fp
 8019e24:	4622      	mov	r2, r4
 8019e26:	4629      	mov	r1, r5
 8019e28:	4638      	mov	r0, r7
 8019e2a:	f7ff ff6b 	bl	8019d04 <__ssputs_r>
 8019e2e:	3001      	adds	r0, #1
 8019e30:	f000 80a7 	beq.w	8019f82 <_svfiprintf_r+0x1c6>
 8019e34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019e36:	445a      	add	r2, fp
 8019e38:	9209      	str	r2, [sp, #36]	@ 0x24
 8019e3a:	f89a 3000 	ldrb.w	r3, [sl]
 8019e3e:	2b00      	cmp	r3, #0
 8019e40:	f000 809f 	beq.w	8019f82 <_svfiprintf_r+0x1c6>
 8019e44:	2300      	movs	r3, #0
 8019e46:	f04f 32ff 	mov.w	r2, #4294967295
 8019e4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019e4e:	f10a 0a01 	add.w	sl, sl, #1
 8019e52:	9304      	str	r3, [sp, #16]
 8019e54:	9307      	str	r3, [sp, #28]
 8019e56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019e5a:	931a      	str	r3, [sp, #104]	@ 0x68
 8019e5c:	4654      	mov	r4, sl
 8019e5e:	2205      	movs	r2, #5
 8019e60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019e64:	484e      	ldr	r0, [pc, #312]	@ (8019fa0 <_svfiprintf_r+0x1e4>)
 8019e66:	f7e6 f9db 	bl	8000220 <memchr>
 8019e6a:	9a04      	ldr	r2, [sp, #16]
 8019e6c:	b9d8      	cbnz	r0, 8019ea6 <_svfiprintf_r+0xea>
 8019e6e:	06d0      	lsls	r0, r2, #27
 8019e70:	bf44      	itt	mi
 8019e72:	2320      	movmi	r3, #32
 8019e74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019e78:	0711      	lsls	r1, r2, #28
 8019e7a:	bf44      	itt	mi
 8019e7c:	232b      	movmi	r3, #43	@ 0x2b
 8019e7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019e82:	f89a 3000 	ldrb.w	r3, [sl]
 8019e86:	2b2a      	cmp	r3, #42	@ 0x2a
 8019e88:	d015      	beq.n	8019eb6 <_svfiprintf_r+0xfa>
 8019e8a:	9a07      	ldr	r2, [sp, #28]
 8019e8c:	4654      	mov	r4, sl
 8019e8e:	2000      	movs	r0, #0
 8019e90:	f04f 0c0a 	mov.w	ip, #10
 8019e94:	4621      	mov	r1, r4
 8019e96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019e9a:	3b30      	subs	r3, #48	@ 0x30
 8019e9c:	2b09      	cmp	r3, #9
 8019e9e:	d94b      	bls.n	8019f38 <_svfiprintf_r+0x17c>
 8019ea0:	b1b0      	cbz	r0, 8019ed0 <_svfiprintf_r+0x114>
 8019ea2:	9207      	str	r2, [sp, #28]
 8019ea4:	e014      	b.n	8019ed0 <_svfiprintf_r+0x114>
 8019ea6:	eba0 0308 	sub.w	r3, r0, r8
 8019eaa:	fa09 f303 	lsl.w	r3, r9, r3
 8019eae:	4313      	orrs	r3, r2
 8019eb0:	9304      	str	r3, [sp, #16]
 8019eb2:	46a2      	mov	sl, r4
 8019eb4:	e7d2      	b.n	8019e5c <_svfiprintf_r+0xa0>
 8019eb6:	9b03      	ldr	r3, [sp, #12]
 8019eb8:	1d19      	adds	r1, r3, #4
 8019eba:	681b      	ldr	r3, [r3, #0]
 8019ebc:	9103      	str	r1, [sp, #12]
 8019ebe:	2b00      	cmp	r3, #0
 8019ec0:	bfbb      	ittet	lt
 8019ec2:	425b      	neglt	r3, r3
 8019ec4:	f042 0202 	orrlt.w	r2, r2, #2
 8019ec8:	9307      	strge	r3, [sp, #28]
 8019eca:	9307      	strlt	r3, [sp, #28]
 8019ecc:	bfb8      	it	lt
 8019ece:	9204      	strlt	r2, [sp, #16]
 8019ed0:	7823      	ldrb	r3, [r4, #0]
 8019ed2:	2b2e      	cmp	r3, #46	@ 0x2e
 8019ed4:	d10a      	bne.n	8019eec <_svfiprintf_r+0x130>
 8019ed6:	7863      	ldrb	r3, [r4, #1]
 8019ed8:	2b2a      	cmp	r3, #42	@ 0x2a
 8019eda:	d132      	bne.n	8019f42 <_svfiprintf_r+0x186>
 8019edc:	9b03      	ldr	r3, [sp, #12]
 8019ede:	1d1a      	adds	r2, r3, #4
 8019ee0:	681b      	ldr	r3, [r3, #0]
 8019ee2:	9203      	str	r2, [sp, #12]
 8019ee4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019ee8:	3402      	adds	r4, #2
 8019eea:	9305      	str	r3, [sp, #20]
 8019eec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019fb0 <_svfiprintf_r+0x1f4>
 8019ef0:	7821      	ldrb	r1, [r4, #0]
 8019ef2:	2203      	movs	r2, #3
 8019ef4:	4650      	mov	r0, sl
 8019ef6:	f7e6 f993 	bl	8000220 <memchr>
 8019efa:	b138      	cbz	r0, 8019f0c <_svfiprintf_r+0x150>
 8019efc:	9b04      	ldr	r3, [sp, #16]
 8019efe:	eba0 000a 	sub.w	r0, r0, sl
 8019f02:	2240      	movs	r2, #64	@ 0x40
 8019f04:	4082      	lsls	r2, r0
 8019f06:	4313      	orrs	r3, r2
 8019f08:	3401      	adds	r4, #1
 8019f0a:	9304      	str	r3, [sp, #16]
 8019f0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019f10:	4824      	ldr	r0, [pc, #144]	@ (8019fa4 <_svfiprintf_r+0x1e8>)
 8019f12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019f16:	2206      	movs	r2, #6
 8019f18:	f7e6 f982 	bl	8000220 <memchr>
 8019f1c:	2800      	cmp	r0, #0
 8019f1e:	d036      	beq.n	8019f8e <_svfiprintf_r+0x1d2>
 8019f20:	4b21      	ldr	r3, [pc, #132]	@ (8019fa8 <_svfiprintf_r+0x1ec>)
 8019f22:	bb1b      	cbnz	r3, 8019f6c <_svfiprintf_r+0x1b0>
 8019f24:	9b03      	ldr	r3, [sp, #12]
 8019f26:	3307      	adds	r3, #7
 8019f28:	f023 0307 	bic.w	r3, r3, #7
 8019f2c:	3308      	adds	r3, #8
 8019f2e:	9303      	str	r3, [sp, #12]
 8019f30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019f32:	4433      	add	r3, r6
 8019f34:	9309      	str	r3, [sp, #36]	@ 0x24
 8019f36:	e76a      	b.n	8019e0e <_svfiprintf_r+0x52>
 8019f38:	fb0c 3202 	mla	r2, ip, r2, r3
 8019f3c:	460c      	mov	r4, r1
 8019f3e:	2001      	movs	r0, #1
 8019f40:	e7a8      	b.n	8019e94 <_svfiprintf_r+0xd8>
 8019f42:	2300      	movs	r3, #0
 8019f44:	3401      	adds	r4, #1
 8019f46:	9305      	str	r3, [sp, #20]
 8019f48:	4619      	mov	r1, r3
 8019f4a:	f04f 0c0a 	mov.w	ip, #10
 8019f4e:	4620      	mov	r0, r4
 8019f50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019f54:	3a30      	subs	r2, #48	@ 0x30
 8019f56:	2a09      	cmp	r2, #9
 8019f58:	d903      	bls.n	8019f62 <_svfiprintf_r+0x1a6>
 8019f5a:	2b00      	cmp	r3, #0
 8019f5c:	d0c6      	beq.n	8019eec <_svfiprintf_r+0x130>
 8019f5e:	9105      	str	r1, [sp, #20]
 8019f60:	e7c4      	b.n	8019eec <_svfiprintf_r+0x130>
 8019f62:	fb0c 2101 	mla	r1, ip, r1, r2
 8019f66:	4604      	mov	r4, r0
 8019f68:	2301      	movs	r3, #1
 8019f6a:	e7f0      	b.n	8019f4e <_svfiprintf_r+0x192>
 8019f6c:	ab03      	add	r3, sp, #12
 8019f6e:	9300      	str	r3, [sp, #0]
 8019f70:	462a      	mov	r2, r5
 8019f72:	4b0e      	ldr	r3, [pc, #56]	@ (8019fac <_svfiprintf_r+0x1f0>)
 8019f74:	a904      	add	r1, sp, #16
 8019f76:	4638      	mov	r0, r7
 8019f78:	f7fd fe36 	bl	8017be8 <_printf_float>
 8019f7c:	1c42      	adds	r2, r0, #1
 8019f7e:	4606      	mov	r6, r0
 8019f80:	d1d6      	bne.n	8019f30 <_svfiprintf_r+0x174>
 8019f82:	89ab      	ldrh	r3, [r5, #12]
 8019f84:	065b      	lsls	r3, r3, #25
 8019f86:	f53f af2d 	bmi.w	8019de4 <_svfiprintf_r+0x28>
 8019f8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019f8c:	e72c      	b.n	8019de8 <_svfiprintf_r+0x2c>
 8019f8e:	ab03      	add	r3, sp, #12
 8019f90:	9300      	str	r3, [sp, #0]
 8019f92:	462a      	mov	r2, r5
 8019f94:	4b05      	ldr	r3, [pc, #20]	@ (8019fac <_svfiprintf_r+0x1f0>)
 8019f96:	a904      	add	r1, sp, #16
 8019f98:	4638      	mov	r0, r7
 8019f9a:	f7fe f8bd 	bl	8018118 <_printf_i>
 8019f9e:	e7ed      	b.n	8019f7c <_svfiprintf_r+0x1c0>
 8019fa0:	0801cc62 	.word	0x0801cc62
 8019fa4:	0801cc6c 	.word	0x0801cc6c
 8019fa8:	08017be9 	.word	0x08017be9
 8019fac:	08019d05 	.word	0x08019d05
 8019fb0:	0801cc68 	.word	0x0801cc68

08019fb4 <__sflush_r>:
 8019fb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019fbc:	0716      	lsls	r6, r2, #28
 8019fbe:	4605      	mov	r5, r0
 8019fc0:	460c      	mov	r4, r1
 8019fc2:	d454      	bmi.n	801a06e <__sflush_r+0xba>
 8019fc4:	684b      	ldr	r3, [r1, #4]
 8019fc6:	2b00      	cmp	r3, #0
 8019fc8:	dc02      	bgt.n	8019fd0 <__sflush_r+0x1c>
 8019fca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019fcc:	2b00      	cmp	r3, #0
 8019fce:	dd48      	ble.n	801a062 <__sflush_r+0xae>
 8019fd0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019fd2:	2e00      	cmp	r6, #0
 8019fd4:	d045      	beq.n	801a062 <__sflush_r+0xae>
 8019fd6:	2300      	movs	r3, #0
 8019fd8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019fdc:	682f      	ldr	r7, [r5, #0]
 8019fde:	6a21      	ldr	r1, [r4, #32]
 8019fe0:	602b      	str	r3, [r5, #0]
 8019fe2:	d030      	beq.n	801a046 <__sflush_r+0x92>
 8019fe4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8019fe6:	89a3      	ldrh	r3, [r4, #12]
 8019fe8:	0759      	lsls	r1, r3, #29
 8019fea:	d505      	bpl.n	8019ff8 <__sflush_r+0x44>
 8019fec:	6863      	ldr	r3, [r4, #4]
 8019fee:	1ad2      	subs	r2, r2, r3
 8019ff0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8019ff2:	b10b      	cbz	r3, 8019ff8 <__sflush_r+0x44>
 8019ff4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019ff6:	1ad2      	subs	r2, r2, r3
 8019ff8:	2300      	movs	r3, #0
 8019ffa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019ffc:	6a21      	ldr	r1, [r4, #32]
 8019ffe:	4628      	mov	r0, r5
 801a000:	47b0      	blx	r6
 801a002:	1c43      	adds	r3, r0, #1
 801a004:	89a3      	ldrh	r3, [r4, #12]
 801a006:	d106      	bne.n	801a016 <__sflush_r+0x62>
 801a008:	6829      	ldr	r1, [r5, #0]
 801a00a:	291d      	cmp	r1, #29
 801a00c:	d82b      	bhi.n	801a066 <__sflush_r+0xb2>
 801a00e:	4a2a      	ldr	r2, [pc, #168]	@ (801a0b8 <__sflush_r+0x104>)
 801a010:	40ca      	lsrs	r2, r1
 801a012:	07d6      	lsls	r6, r2, #31
 801a014:	d527      	bpl.n	801a066 <__sflush_r+0xb2>
 801a016:	2200      	movs	r2, #0
 801a018:	6062      	str	r2, [r4, #4]
 801a01a:	04d9      	lsls	r1, r3, #19
 801a01c:	6922      	ldr	r2, [r4, #16]
 801a01e:	6022      	str	r2, [r4, #0]
 801a020:	d504      	bpl.n	801a02c <__sflush_r+0x78>
 801a022:	1c42      	adds	r2, r0, #1
 801a024:	d101      	bne.n	801a02a <__sflush_r+0x76>
 801a026:	682b      	ldr	r3, [r5, #0]
 801a028:	b903      	cbnz	r3, 801a02c <__sflush_r+0x78>
 801a02a:	6560      	str	r0, [r4, #84]	@ 0x54
 801a02c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a02e:	602f      	str	r7, [r5, #0]
 801a030:	b1b9      	cbz	r1, 801a062 <__sflush_r+0xae>
 801a032:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a036:	4299      	cmp	r1, r3
 801a038:	d002      	beq.n	801a040 <__sflush_r+0x8c>
 801a03a:	4628      	mov	r0, r5
 801a03c:	f7ff f9e8 	bl	8019410 <_free_r>
 801a040:	2300      	movs	r3, #0
 801a042:	6363      	str	r3, [r4, #52]	@ 0x34
 801a044:	e00d      	b.n	801a062 <__sflush_r+0xae>
 801a046:	2301      	movs	r3, #1
 801a048:	4628      	mov	r0, r5
 801a04a:	47b0      	blx	r6
 801a04c:	4602      	mov	r2, r0
 801a04e:	1c50      	adds	r0, r2, #1
 801a050:	d1c9      	bne.n	8019fe6 <__sflush_r+0x32>
 801a052:	682b      	ldr	r3, [r5, #0]
 801a054:	2b00      	cmp	r3, #0
 801a056:	d0c6      	beq.n	8019fe6 <__sflush_r+0x32>
 801a058:	2b1d      	cmp	r3, #29
 801a05a:	d001      	beq.n	801a060 <__sflush_r+0xac>
 801a05c:	2b16      	cmp	r3, #22
 801a05e:	d11e      	bne.n	801a09e <__sflush_r+0xea>
 801a060:	602f      	str	r7, [r5, #0]
 801a062:	2000      	movs	r0, #0
 801a064:	e022      	b.n	801a0ac <__sflush_r+0xf8>
 801a066:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a06a:	b21b      	sxth	r3, r3
 801a06c:	e01b      	b.n	801a0a6 <__sflush_r+0xf2>
 801a06e:	690f      	ldr	r7, [r1, #16]
 801a070:	2f00      	cmp	r7, #0
 801a072:	d0f6      	beq.n	801a062 <__sflush_r+0xae>
 801a074:	0793      	lsls	r3, r2, #30
 801a076:	680e      	ldr	r6, [r1, #0]
 801a078:	bf08      	it	eq
 801a07a:	694b      	ldreq	r3, [r1, #20]
 801a07c:	600f      	str	r7, [r1, #0]
 801a07e:	bf18      	it	ne
 801a080:	2300      	movne	r3, #0
 801a082:	eba6 0807 	sub.w	r8, r6, r7
 801a086:	608b      	str	r3, [r1, #8]
 801a088:	f1b8 0f00 	cmp.w	r8, #0
 801a08c:	dde9      	ble.n	801a062 <__sflush_r+0xae>
 801a08e:	6a21      	ldr	r1, [r4, #32]
 801a090:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801a092:	4643      	mov	r3, r8
 801a094:	463a      	mov	r2, r7
 801a096:	4628      	mov	r0, r5
 801a098:	47b0      	blx	r6
 801a09a:	2800      	cmp	r0, #0
 801a09c:	dc08      	bgt.n	801a0b0 <__sflush_r+0xfc>
 801a09e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a0a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a0a6:	81a3      	strh	r3, [r4, #12]
 801a0a8:	f04f 30ff 	mov.w	r0, #4294967295
 801a0ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a0b0:	4407      	add	r7, r0
 801a0b2:	eba8 0800 	sub.w	r8, r8, r0
 801a0b6:	e7e7      	b.n	801a088 <__sflush_r+0xd4>
 801a0b8:	20400001 	.word	0x20400001

0801a0bc <_fflush_r>:
 801a0bc:	b538      	push	{r3, r4, r5, lr}
 801a0be:	690b      	ldr	r3, [r1, #16]
 801a0c0:	4605      	mov	r5, r0
 801a0c2:	460c      	mov	r4, r1
 801a0c4:	b913      	cbnz	r3, 801a0cc <_fflush_r+0x10>
 801a0c6:	2500      	movs	r5, #0
 801a0c8:	4628      	mov	r0, r5
 801a0ca:	bd38      	pop	{r3, r4, r5, pc}
 801a0cc:	b118      	cbz	r0, 801a0d6 <_fflush_r+0x1a>
 801a0ce:	6a03      	ldr	r3, [r0, #32]
 801a0d0:	b90b      	cbnz	r3, 801a0d6 <_fflush_r+0x1a>
 801a0d2:	f7fe f9cb 	bl	801846c <__sinit>
 801a0d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a0da:	2b00      	cmp	r3, #0
 801a0dc:	d0f3      	beq.n	801a0c6 <_fflush_r+0xa>
 801a0de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a0e0:	07d0      	lsls	r0, r2, #31
 801a0e2:	d404      	bmi.n	801a0ee <_fflush_r+0x32>
 801a0e4:	0599      	lsls	r1, r3, #22
 801a0e6:	d402      	bmi.n	801a0ee <_fflush_r+0x32>
 801a0e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a0ea:	f7fe fb28 	bl	801873e <__retarget_lock_acquire_recursive>
 801a0ee:	4628      	mov	r0, r5
 801a0f0:	4621      	mov	r1, r4
 801a0f2:	f7ff ff5f 	bl	8019fb4 <__sflush_r>
 801a0f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a0f8:	07da      	lsls	r2, r3, #31
 801a0fa:	4605      	mov	r5, r0
 801a0fc:	d4e4      	bmi.n	801a0c8 <_fflush_r+0xc>
 801a0fe:	89a3      	ldrh	r3, [r4, #12]
 801a100:	059b      	lsls	r3, r3, #22
 801a102:	d4e1      	bmi.n	801a0c8 <_fflush_r+0xc>
 801a104:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a106:	f7fe fb1b 	bl	8018740 <__retarget_lock_release_recursive>
 801a10a:	e7dd      	b.n	801a0c8 <_fflush_r+0xc>

0801a10c <_sbrk_r>:
 801a10c:	b538      	push	{r3, r4, r5, lr}
 801a10e:	4d06      	ldr	r5, [pc, #24]	@ (801a128 <_sbrk_r+0x1c>)
 801a110:	2300      	movs	r3, #0
 801a112:	4604      	mov	r4, r0
 801a114:	4608      	mov	r0, r1
 801a116:	602b      	str	r3, [r5, #0]
 801a118:	f7ea fe7c 	bl	8004e14 <_sbrk>
 801a11c:	1c43      	adds	r3, r0, #1
 801a11e:	d102      	bne.n	801a126 <_sbrk_r+0x1a>
 801a120:	682b      	ldr	r3, [r5, #0]
 801a122:	b103      	cbz	r3, 801a126 <_sbrk_r+0x1a>
 801a124:	6023      	str	r3, [r4, #0]
 801a126:	bd38      	pop	{r3, r4, r5, pc}
 801a128:	20003ec8 	.word	0x20003ec8

0801a12c <__assert_func>:
 801a12c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a12e:	4614      	mov	r4, r2
 801a130:	461a      	mov	r2, r3
 801a132:	4b09      	ldr	r3, [pc, #36]	@ (801a158 <__assert_func+0x2c>)
 801a134:	681b      	ldr	r3, [r3, #0]
 801a136:	4605      	mov	r5, r0
 801a138:	68d8      	ldr	r0, [r3, #12]
 801a13a:	b14c      	cbz	r4, 801a150 <__assert_func+0x24>
 801a13c:	4b07      	ldr	r3, [pc, #28]	@ (801a15c <__assert_func+0x30>)
 801a13e:	9100      	str	r1, [sp, #0]
 801a140:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a144:	4906      	ldr	r1, [pc, #24]	@ (801a160 <__assert_func+0x34>)
 801a146:	462b      	mov	r3, r5
 801a148:	f000 f870 	bl	801a22c <fiprintf>
 801a14c:	f000 f880 	bl	801a250 <abort>
 801a150:	4b04      	ldr	r3, [pc, #16]	@ (801a164 <__assert_func+0x38>)
 801a152:	461c      	mov	r4, r3
 801a154:	e7f3      	b.n	801a13e <__assert_func+0x12>
 801a156:	bf00      	nop
 801a158:	200001ac 	.word	0x200001ac
 801a15c:	0801cc7d 	.word	0x0801cc7d
 801a160:	0801cc8a 	.word	0x0801cc8a
 801a164:	0801ccb8 	.word	0x0801ccb8

0801a168 <_calloc_r>:
 801a168:	b570      	push	{r4, r5, r6, lr}
 801a16a:	fba1 5402 	umull	r5, r4, r1, r2
 801a16e:	b934      	cbnz	r4, 801a17e <_calloc_r+0x16>
 801a170:	4629      	mov	r1, r5
 801a172:	f7ff f9c1 	bl	80194f8 <_malloc_r>
 801a176:	4606      	mov	r6, r0
 801a178:	b928      	cbnz	r0, 801a186 <_calloc_r+0x1e>
 801a17a:	4630      	mov	r0, r6
 801a17c:	bd70      	pop	{r4, r5, r6, pc}
 801a17e:	220c      	movs	r2, #12
 801a180:	6002      	str	r2, [r0, #0]
 801a182:	2600      	movs	r6, #0
 801a184:	e7f9      	b.n	801a17a <_calloc_r+0x12>
 801a186:	462a      	mov	r2, r5
 801a188:	4621      	mov	r1, r4
 801a18a:	f7fe fa5a 	bl	8018642 <memset>
 801a18e:	e7f4      	b.n	801a17a <_calloc_r+0x12>

0801a190 <__ascii_mbtowc>:
 801a190:	b082      	sub	sp, #8
 801a192:	b901      	cbnz	r1, 801a196 <__ascii_mbtowc+0x6>
 801a194:	a901      	add	r1, sp, #4
 801a196:	b142      	cbz	r2, 801a1aa <__ascii_mbtowc+0x1a>
 801a198:	b14b      	cbz	r3, 801a1ae <__ascii_mbtowc+0x1e>
 801a19a:	7813      	ldrb	r3, [r2, #0]
 801a19c:	600b      	str	r3, [r1, #0]
 801a19e:	7812      	ldrb	r2, [r2, #0]
 801a1a0:	1e10      	subs	r0, r2, #0
 801a1a2:	bf18      	it	ne
 801a1a4:	2001      	movne	r0, #1
 801a1a6:	b002      	add	sp, #8
 801a1a8:	4770      	bx	lr
 801a1aa:	4610      	mov	r0, r2
 801a1ac:	e7fb      	b.n	801a1a6 <__ascii_mbtowc+0x16>
 801a1ae:	f06f 0001 	mvn.w	r0, #1
 801a1b2:	e7f8      	b.n	801a1a6 <__ascii_mbtowc+0x16>

0801a1b4 <_realloc_r>:
 801a1b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a1b8:	4607      	mov	r7, r0
 801a1ba:	4614      	mov	r4, r2
 801a1bc:	460d      	mov	r5, r1
 801a1be:	b921      	cbnz	r1, 801a1ca <_realloc_r+0x16>
 801a1c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a1c4:	4611      	mov	r1, r2
 801a1c6:	f7ff b997 	b.w	80194f8 <_malloc_r>
 801a1ca:	b92a      	cbnz	r2, 801a1d8 <_realloc_r+0x24>
 801a1cc:	f7ff f920 	bl	8019410 <_free_r>
 801a1d0:	4625      	mov	r5, r4
 801a1d2:	4628      	mov	r0, r5
 801a1d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a1d8:	f000 f841 	bl	801a25e <_malloc_usable_size_r>
 801a1dc:	4284      	cmp	r4, r0
 801a1de:	4606      	mov	r6, r0
 801a1e0:	d802      	bhi.n	801a1e8 <_realloc_r+0x34>
 801a1e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801a1e6:	d8f4      	bhi.n	801a1d2 <_realloc_r+0x1e>
 801a1e8:	4621      	mov	r1, r4
 801a1ea:	4638      	mov	r0, r7
 801a1ec:	f7ff f984 	bl	80194f8 <_malloc_r>
 801a1f0:	4680      	mov	r8, r0
 801a1f2:	b908      	cbnz	r0, 801a1f8 <_realloc_r+0x44>
 801a1f4:	4645      	mov	r5, r8
 801a1f6:	e7ec      	b.n	801a1d2 <_realloc_r+0x1e>
 801a1f8:	42b4      	cmp	r4, r6
 801a1fa:	4622      	mov	r2, r4
 801a1fc:	4629      	mov	r1, r5
 801a1fe:	bf28      	it	cs
 801a200:	4632      	movcs	r2, r6
 801a202:	f7fe fa9e 	bl	8018742 <memcpy>
 801a206:	4629      	mov	r1, r5
 801a208:	4638      	mov	r0, r7
 801a20a:	f7ff f901 	bl	8019410 <_free_r>
 801a20e:	e7f1      	b.n	801a1f4 <_realloc_r+0x40>

0801a210 <__ascii_wctomb>:
 801a210:	4603      	mov	r3, r0
 801a212:	4608      	mov	r0, r1
 801a214:	b141      	cbz	r1, 801a228 <__ascii_wctomb+0x18>
 801a216:	2aff      	cmp	r2, #255	@ 0xff
 801a218:	d904      	bls.n	801a224 <__ascii_wctomb+0x14>
 801a21a:	228a      	movs	r2, #138	@ 0x8a
 801a21c:	601a      	str	r2, [r3, #0]
 801a21e:	f04f 30ff 	mov.w	r0, #4294967295
 801a222:	4770      	bx	lr
 801a224:	700a      	strb	r2, [r1, #0]
 801a226:	2001      	movs	r0, #1
 801a228:	4770      	bx	lr
	...

0801a22c <fiprintf>:
 801a22c:	b40e      	push	{r1, r2, r3}
 801a22e:	b503      	push	{r0, r1, lr}
 801a230:	4601      	mov	r1, r0
 801a232:	ab03      	add	r3, sp, #12
 801a234:	4805      	ldr	r0, [pc, #20]	@ (801a24c <fiprintf+0x20>)
 801a236:	f853 2b04 	ldr.w	r2, [r3], #4
 801a23a:	6800      	ldr	r0, [r0, #0]
 801a23c:	9301      	str	r3, [sp, #4]
 801a23e:	f000 f83f 	bl	801a2c0 <_vfiprintf_r>
 801a242:	b002      	add	sp, #8
 801a244:	f85d eb04 	ldr.w	lr, [sp], #4
 801a248:	b003      	add	sp, #12
 801a24a:	4770      	bx	lr
 801a24c:	200001ac 	.word	0x200001ac

0801a250 <abort>:
 801a250:	b508      	push	{r3, lr}
 801a252:	2006      	movs	r0, #6
 801a254:	f000 fa08 	bl	801a668 <raise>
 801a258:	2001      	movs	r0, #1
 801a25a:	f7ea fd63 	bl	8004d24 <_exit>

0801a25e <_malloc_usable_size_r>:
 801a25e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a262:	1f18      	subs	r0, r3, #4
 801a264:	2b00      	cmp	r3, #0
 801a266:	bfbc      	itt	lt
 801a268:	580b      	ldrlt	r3, [r1, r0]
 801a26a:	18c0      	addlt	r0, r0, r3
 801a26c:	4770      	bx	lr

0801a26e <__sfputc_r>:
 801a26e:	6893      	ldr	r3, [r2, #8]
 801a270:	3b01      	subs	r3, #1
 801a272:	2b00      	cmp	r3, #0
 801a274:	b410      	push	{r4}
 801a276:	6093      	str	r3, [r2, #8]
 801a278:	da08      	bge.n	801a28c <__sfputc_r+0x1e>
 801a27a:	6994      	ldr	r4, [r2, #24]
 801a27c:	42a3      	cmp	r3, r4
 801a27e:	db01      	blt.n	801a284 <__sfputc_r+0x16>
 801a280:	290a      	cmp	r1, #10
 801a282:	d103      	bne.n	801a28c <__sfputc_r+0x1e>
 801a284:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a288:	f000 b932 	b.w	801a4f0 <__swbuf_r>
 801a28c:	6813      	ldr	r3, [r2, #0]
 801a28e:	1c58      	adds	r0, r3, #1
 801a290:	6010      	str	r0, [r2, #0]
 801a292:	7019      	strb	r1, [r3, #0]
 801a294:	4608      	mov	r0, r1
 801a296:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a29a:	4770      	bx	lr

0801a29c <__sfputs_r>:
 801a29c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a29e:	4606      	mov	r6, r0
 801a2a0:	460f      	mov	r7, r1
 801a2a2:	4614      	mov	r4, r2
 801a2a4:	18d5      	adds	r5, r2, r3
 801a2a6:	42ac      	cmp	r4, r5
 801a2a8:	d101      	bne.n	801a2ae <__sfputs_r+0x12>
 801a2aa:	2000      	movs	r0, #0
 801a2ac:	e007      	b.n	801a2be <__sfputs_r+0x22>
 801a2ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a2b2:	463a      	mov	r2, r7
 801a2b4:	4630      	mov	r0, r6
 801a2b6:	f7ff ffda 	bl	801a26e <__sfputc_r>
 801a2ba:	1c43      	adds	r3, r0, #1
 801a2bc:	d1f3      	bne.n	801a2a6 <__sfputs_r+0xa>
 801a2be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801a2c0 <_vfiprintf_r>:
 801a2c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a2c4:	460d      	mov	r5, r1
 801a2c6:	b09d      	sub	sp, #116	@ 0x74
 801a2c8:	4614      	mov	r4, r2
 801a2ca:	4698      	mov	r8, r3
 801a2cc:	4606      	mov	r6, r0
 801a2ce:	b118      	cbz	r0, 801a2d8 <_vfiprintf_r+0x18>
 801a2d0:	6a03      	ldr	r3, [r0, #32]
 801a2d2:	b90b      	cbnz	r3, 801a2d8 <_vfiprintf_r+0x18>
 801a2d4:	f7fe f8ca 	bl	801846c <__sinit>
 801a2d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a2da:	07d9      	lsls	r1, r3, #31
 801a2dc:	d405      	bmi.n	801a2ea <_vfiprintf_r+0x2a>
 801a2de:	89ab      	ldrh	r3, [r5, #12]
 801a2e0:	059a      	lsls	r2, r3, #22
 801a2e2:	d402      	bmi.n	801a2ea <_vfiprintf_r+0x2a>
 801a2e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a2e6:	f7fe fa2a 	bl	801873e <__retarget_lock_acquire_recursive>
 801a2ea:	89ab      	ldrh	r3, [r5, #12]
 801a2ec:	071b      	lsls	r3, r3, #28
 801a2ee:	d501      	bpl.n	801a2f4 <_vfiprintf_r+0x34>
 801a2f0:	692b      	ldr	r3, [r5, #16]
 801a2f2:	b99b      	cbnz	r3, 801a31c <_vfiprintf_r+0x5c>
 801a2f4:	4629      	mov	r1, r5
 801a2f6:	4630      	mov	r0, r6
 801a2f8:	f000 f938 	bl	801a56c <__swsetup_r>
 801a2fc:	b170      	cbz	r0, 801a31c <_vfiprintf_r+0x5c>
 801a2fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a300:	07dc      	lsls	r4, r3, #31
 801a302:	d504      	bpl.n	801a30e <_vfiprintf_r+0x4e>
 801a304:	f04f 30ff 	mov.w	r0, #4294967295
 801a308:	b01d      	add	sp, #116	@ 0x74
 801a30a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a30e:	89ab      	ldrh	r3, [r5, #12]
 801a310:	0598      	lsls	r0, r3, #22
 801a312:	d4f7      	bmi.n	801a304 <_vfiprintf_r+0x44>
 801a314:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a316:	f7fe fa13 	bl	8018740 <__retarget_lock_release_recursive>
 801a31a:	e7f3      	b.n	801a304 <_vfiprintf_r+0x44>
 801a31c:	2300      	movs	r3, #0
 801a31e:	9309      	str	r3, [sp, #36]	@ 0x24
 801a320:	2320      	movs	r3, #32
 801a322:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a326:	f8cd 800c 	str.w	r8, [sp, #12]
 801a32a:	2330      	movs	r3, #48	@ 0x30
 801a32c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801a4dc <_vfiprintf_r+0x21c>
 801a330:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a334:	f04f 0901 	mov.w	r9, #1
 801a338:	4623      	mov	r3, r4
 801a33a:	469a      	mov	sl, r3
 801a33c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a340:	b10a      	cbz	r2, 801a346 <_vfiprintf_r+0x86>
 801a342:	2a25      	cmp	r2, #37	@ 0x25
 801a344:	d1f9      	bne.n	801a33a <_vfiprintf_r+0x7a>
 801a346:	ebba 0b04 	subs.w	fp, sl, r4
 801a34a:	d00b      	beq.n	801a364 <_vfiprintf_r+0xa4>
 801a34c:	465b      	mov	r3, fp
 801a34e:	4622      	mov	r2, r4
 801a350:	4629      	mov	r1, r5
 801a352:	4630      	mov	r0, r6
 801a354:	f7ff ffa2 	bl	801a29c <__sfputs_r>
 801a358:	3001      	adds	r0, #1
 801a35a:	f000 80a7 	beq.w	801a4ac <_vfiprintf_r+0x1ec>
 801a35e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a360:	445a      	add	r2, fp
 801a362:	9209      	str	r2, [sp, #36]	@ 0x24
 801a364:	f89a 3000 	ldrb.w	r3, [sl]
 801a368:	2b00      	cmp	r3, #0
 801a36a:	f000 809f 	beq.w	801a4ac <_vfiprintf_r+0x1ec>
 801a36e:	2300      	movs	r3, #0
 801a370:	f04f 32ff 	mov.w	r2, #4294967295
 801a374:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a378:	f10a 0a01 	add.w	sl, sl, #1
 801a37c:	9304      	str	r3, [sp, #16]
 801a37e:	9307      	str	r3, [sp, #28]
 801a380:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a384:	931a      	str	r3, [sp, #104]	@ 0x68
 801a386:	4654      	mov	r4, sl
 801a388:	2205      	movs	r2, #5
 801a38a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a38e:	4853      	ldr	r0, [pc, #332]	@ (801a4dc <_vfiprintf_r+0x21c>)
 801a390:	f7e5 ff46 	bl	8000220 <memchr>
 801a394:	9a04      	ldr	r2, [sp, #16]
 801a396:	b9d8      	cbnz	r0, 801a3d0 <_vfiprintf_r+0x110>
 801a398:	06d1      	lsls	r1, r2, #27
 801a39a:	bf44      	itt	mi
 801a39c:	2320      	movmi	r3, #32
 801a39e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a3a2:	0713      	lsls	r3, r2, #28
 801a3a4:	bf44      	itt	mi
 801a3a6:	232b      	movmi	r3, #43	@ 0x2b
 801a3a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a3ac:	f89a 3000 	ldrb.w	r3, [sl]
 801a3b0:	2b2a      	cmp	r3, #42	@ 0x2a
 801a3b2:	d015      	beq.n	801a3e0 <_vfiprintf_r+0x120>
 801a3b4:	9a07      	ldr	r2, [sp, #28]
 801a3b6:	4654      	mov	r4, sl
 801a3b8:	2000      	movs	r0, #0
 801a3ba:	f04f 0c0a 	mov.w	ip, #10
 801a3be:	4621      	mov	r1, r4
 801a3c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a3c4:	3b30      	subs	r3, #48	@ 0x30
 801a3c6:	2b09      	cmp	r3, #9
 801a3c8:	d94b      	bls.n	801a462 <_vfiprintf_r+0x1a2>
 801a3ca:	b1b0      	cbz	r0, 801a3fa <_vfiprintf_r+0x13a>
 801a3cc:	9207      	str	r2, [sp, #28]
 801a3ce:	e014      	b.n	801a3fa <_vfiprintf_r+0x13a>
 801a3d0:	eba0 0308 	sub.w	r3, r0, r8
 801a3d4:	fa09 f303 	lsl.w	r3, r9, r3
 801a3d8:	4313      	orrs	r3, r2
 801a3da:	9304      	str	r3, [sp, #16]
 801a3dc:	46a2      	mov	sl, r4
 801a3de:	e7d2      	b.n	801a386 <_vfiprintf_r+0xc6>
 801a3e0:	9b03      	ldr	r3, [sp, #12]
 801a3e2:	1d19      	adds	r1, r3, #4
 801a3e4:	681b      	ldr	r3, [r3, #0]
 801a3e6:	9103      	str	r1, [sp, #12]
 801a3e8:	2b00      	cmp	r3, #0
 801a3ea:	bfbb      	ittet	lt
 801a3ec:	425b      	neglt	r3, r3
 801a3ee:	f042 0202 	orrlt.w	r2, r2, #2
 801a3f2:	9307      	strge	r3, [sp, #28]
 801a3f4:	9307      	strlt	r3, [sp, #28]
 801a3f6:	bfb8      	it	lt
 801a3f8:	9204      	strlt	r2, [sp, #16]
 801a3fa:	7823      	ldrb	r3, [r4, #0]
 801a3fc:	2b2e      	cmp	r3, #46	@ 0x2e
 801a3fe:	d10a      	bne.n	801a416 <_vfiprintf_r+0x156>
 801a400:	7863      	ldrb	r3, [r4, #1]
 801a402:	2b2a      	cmp	r3, #42	@ 0x2a
 801a404:	d132      	bne.n	801a46c <_vfiprintf_r+0x1ac>
 801a406:	9b03      	ldr	r3, [sp, #12]
 801a408:	1d1a      	adds	r2, r3, #4
 801a40a:	681b      	ldr	r3, [r3, #0]
 801a40c:	9203      	str	r2, [sp, #12]
 801a40e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a412:	3402      	adds	r4, #2
 801a414:	9305      	str	r3, [sp, #20]
 801a416:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801a4ec <_vfiprintf_r+0x22c>
 801a41a:	7821      	ldrb	r1, [r4, #0]
 801a41c:	2203      	movs	r2, #3
 801a41e:	4650      	mov	r0, sl
 801a420:	f7e5 fefe 	bl	8000220 <memchr>
 801a424:	b138      	cbz	r0, 801a436 <_vfiprintf_r+0x176>
 801a426:	9b04      	ldr	r3, [sp, #16]
 801a428:	eba0 000a 	sub.w	r0, r0, sl
 801a42c:	2240      	movs	r2, #64	@ 0x40
 801a42e:	4082      	lsls	r2, r0
 801a430:	4313      	orrs	r3, r2
 801a432:	3401      	adds	r4, #1
 801a434:	9304      	str	r3, [sp, #16]
 801a436:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a43a:	4829      	ldr	r0, [pc, #164]	@ (801a4e0 <_vfiprintf_r+0x220>)
 801a43c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a440:	2206      	movs	r2, #6
 801a442:	f7e5 feed 	bl	8000220 <memchr>
 801a446:	2800      	cmp	r0, #0
 801a448:	d03f      	beq.n	801a4ca <_vfiprintf_r+0x20a>
 801a44a:	4b26      	ldr	r3, [pc, #152]	@ (801a4e4 <_vfiprintf_r+0x224>)
 801a44c:	bb1b      	cbnz	r3, 801a496 <_vfiprintf_r+0x1d6>
 801a44e:	9b03      	ldr	r3, [sp, #12]
 801a450:	3307      	adds	r3, #7
 801a452:	f023 0307 	bic.w	r3, r3, #7
 801a456:	3308      	adds	r3, #8
 801a458:	9303      	str	r3, [sp, #12]
 801a45a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a45c:	443b      	add	r3, r7
 801a45e:	9309      	str	r3, [sp, #36]	@ 0x24
 801a460:	e76a      	b.n	801a338 <_vfiprintf_r+0x78>
 801a462:	fb0c 3202 	mla	r2, ip, r2, r3
 801a466:	460c      	mov	r4, r1
 801a468:	2001      	movs	r0, #1
 801a46a:	e7a8      	b.n	801a3be <_vfiprintf_r+0xfe>
 801a46c:	2300      	movs	r3, #0
 801a46e:	3401      	adds	r4, #1
 801a470:	9305      	str	r3, [sp, #20]
 801a472:	4619      	mov	r1, r3
 801a474:	f04f 0c0a 	mov.w	ip, #10
 801a478:	4620      	mov	r0, r4
 801a47a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a47e:	3a30      	subs	r2, #48	@ 0x30
 801a480:	2a09      	cmp	r2, #9
 801a482:	d903      	bls.n	801a48c <_vfiprintf_r+0x1cc>
 801a484:	2b00      	cmp	r3, #0
 801a486:	d0c6      	beq.n	801a416 <_vfiprintf_r+0x156>
 801a488:	9105      	str	r1, [sp, #20]
 801a48a:	e7c4      	b.n	801a416 <_vfiprintf_r+0x156>
 801a48c:	fb0c 2101 	mla	r1, ip, r1, r2
 801a490:	4604      	mov	r4, r0
 801a492:	2301      	movs	r3, #1
 801a494:	e7f0      	b.n	801a478 <_vfiprintf_r+0x1b8>
 801a496:	ab03      	add	r3, sp, #12
 801a498:	9300      	str	r3, [sp, #0]
 801a49a:	462a      	mov	r2, r5
 801a49c:	4b12      	ldr	r3, [pc, #72]	@ (801a4e8 <_vfiprintf_r+0x228>)
 801a49e:	a904      	add	r1, sp, #16
 801a4a0:	4630      	mov	r0, r6
 801a4a2:	f7fd fba1 	bl	8017be8 <_printf_float>
 801a4a6:	4607      	mov	r7, r0
 801a4a8:	1c78      	adds	r0, r7, #1
 801a4aa:	d1d6      	bne.n	801a45a <_vfiprintf_r+0x19a>
 801a4ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a4ae:	07d9      	lsls	r1, r3, #31
 801a4b0:	d405      	bmi.n	801a4be <_vfiprintf_r+0x1fe>
 801a4b2:	89ab      	ldrh	r3, [r5, #12]
 801a4b4:	059a      	lsls	r2, r3, #22
 801a4b6:	d402      	bmi.n	801a4be <_vfiprintf_r+0x1fe>
 801a4b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a4ba:	f7fe f941 	bl	8018740 <__retarget_lock_release_recursive>
 801a4be:	89ab      	ldrh	r3, [r5, #12]
 801a4c0:	065b      	lsls	r3, r3, #25
 801a4c2:	f53f af1f 	bmi.w	801a304 <_vfiprintf_r+0x44>
 801a4c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a4c8:	e71e      	b.n	801a308 <_vfiprintf_r+0x48>
 801a4ca:	ab03      	add	r3, sp, #12
 801a4cc:	9300      	str	r3, [sp, #0]
 801a4ce:	462a      	mov	r2, r5
 801a4d0:	4b05      	ldr	r3, [pc, #20]	@ (801a4e8 <_vfiprintf_r+0x228>)
 801a4d2:	a904      	add	r1, sp, #16
 801a4d4:	4630      	mov	r0, r6
 801a4d6:	f7fd fe1f 	bl	8018118 <_printf_i>
 801a4da:	e7e4      	b.n	801a4a6 <_vfiprintf_r+0x1e6>
 801a4dc:	0801cc62 	.word	0x0801cc62
 801a4e0:	0801cc6c 	.word	0x0801cc6c
 801a4e4:	08017be9 	.word	0x08017be9
 801a4e8:	0801a29d 	.word	0x0801a29d
 801a4ec:	0801cc68 	.word	0x0801cc68

0801a4f0 <__swbuf_r>:
 801a4f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a4f2:	460e      	mov	r6, r1
 801a4f4:	4614      	mov	r4, r2
 801a4f6:	4605      	mov	r5, r0
 801a4f8:	b118      	cbz	r0, 801a502 <__swbuf_r+0x12>
 801a4fa:	6a03      	ldr	r3, [r0, #32]
 801a4fc:	b90b      	cbnz	r3, 801a502 <__swbuf_r+0x12>
 801a4fe:	f7fd ffb5 	bl	801846c <__sinit>
 801a502:	69a3      	ldr	r3, [r4, #24]
 801a504:	60a3      	str	r3, [r4, #8]
 801a506:	89a3      	ldrh	r3, [r4, #12]
 801a508:	071a      	lsls	r2, r3, #28
 801a50a:	d501      	bpl.n	801a510 <__swbuf_r+0x20>
 801a50c:	6923      	ldr	r3, [r4, #16]
 801a50e:	b943      	cbnz	r3, 801a522 <__swbuf_r+0x32>
 801a510:	4621      	mov	r1, r4
 801a512:	4628      	mov	r0, r5
 801a514:	f000 f82a 	bl	801a56c <__swsetup_r>
 801a518:	b118      	cbz	r0, 801a522 <__swbuf_r+0x32>
 801a51a:	f04f 37ff 	mov.w	r7, #4294967295
 801a51e:	4638      	mov	r0, r7
 801a520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a522:	6823      	ldr	r3, [r4, #0]
 801a524:	6922      	ldr	r2, [r4, #16]
 801a526:	1a98      	subs	r0, r3, r2
 801a528:	6963      	ldr	r3, [r4, #20]
 801a52a:	b2f6      	uxtb	r6, r6
 801a52c:	4283      	cmp	r3, r0
 801a52e:	4637      	mov	r7, r6
 801a530:	dc05      	bgt.n	801a53e <__swbuf_r+0x4e>
 801a532:	4621      	mov	r1, r4
 801a534:	4628      	mov	r0, r5
 801a536:	f7ff fdc1 	bl	801a0bc <_fflush_r>
 801a53a:	2800      	cmp	r0, #0
 801a53c:	d1ed      	bne.n	801a51a <__swbuf_r+0x2a>
 801a53e:	68a3      	ldr	r3, [r4, #8]
 801a540:	3b01      	subs	r3, #1
 801a542:	60a3      	str	r3, [r4, #8]
 801a544:	6823      	ldr	r3, [r4, #0]
 801a546:	1c5a      	adds	r2, r3, #1
 801a548:	6022      	str	r2, [r4, #0]
 801a54a:	701e      	strb	r6, [r3, #0]
 801a54c:	6962      	ldr	r2, [r4, #20]
 801a54e:	1c43      	adds	r3, r0, #1
 801a550:	429a      	cmp	r2, r3
 801a552:	d004      	beq.n	801a55e <__swbuf_r+0x6e>
 801a554:	89a3      	ldrh	r3, [r4, #12]
 801a556:	07db      	lsls	r3, r3, #31
 801a558:	d5e1      	bpl.n	801a51e <__swbuf_r+0x2e>
 801a55a:	2e0a      	cmp	r6, #10
 801a55c:	d1df      	bne.n	801a51e <__swbuf_r+0x2e>
 801a55e:	4621      	mov	r1, r4
 801a560:	4628      	mov	r0, r5
 801a562:	f7ff fdab 	bl	801a0bc <_fflush_r>
 801a566:	2800      	cmp	r0, #0
 801a568:	d0d9      	beq.n	801a51e <__swbuf_r+0x2e>
 801a56a:	e7d6      	b.n	801a51a <__swbuf_r+0x2a>

0801a56c <__swsetup_r>:
 801a56c:	b538      	push	{r3, r4, r5, lr}
 801a56e:	4b29      	ldr	r3, [pc, #164]	@ (801a614 <__swsetup_r+0xa8>)
 801a570:	4605      	mov	r5, r0
 801a572:	6818      	ldr	r0, [r3, #0]
 801a574:	460c      	mov	r4, r1
 801a576:	b118      	cbz	r0, 801a580 <__swsetup_r+0x14>
 801a578:	6a03      	ldr	r3, [r0, #32]
 801a57a:	b90b      	cbnz	r3, 801a580 <__swsetup_r+0x14>
 801a57c:	f7fd ff76 	bl	801846c <__sinit>
 801a580:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a584:	0719      	lsls	r1, r3, #28
 801a586:	d422      	bmi.n	801a5ce <__swsetup_r+0x62>
 801a588:	06da      	lsls	r2, r3, #27
 801a58a:	d407      	bmi.n	801a59c <__swsetup_r+0x30>
 801a58c:	2209      	movs	r2, #9
 801a58e:	602a      	str	r2, [r5, #0]
 801a590:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a594:	81a3      	strh	r3, [r4, #12]
 801a596:	f04f 30ff 	mov.w	r0, #4294967295
 801a59a:	e033      	b.n	801a604 <__swsetup_r+0x98>
 801a59c:	0758      	lsls	r0, r3, #29
 801a59e:	d512      	bpl.n	801a5c6 <__swsetup_r+0x5a>
 801a5a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a5a2:	b141      	cbz	r1, 801a5b6 <__swsetup_r+0x4a>
 801a5a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a5a8:	4299      	cmp	r1, r3
 801a5aa:	d002      	beq.n	801a5b2 <__swsetup_r+0x46>
 801a5ac:	4628      	mov	r0, r5
 801a5ae:	f7fe ff2f 	bl	8019410 <_free_r>
 801a5b2:	2300      	movs	r3, #0
 801a5b4:	6363      	str	r3, [r4, #52]	@ 0x34
 801a5b6:	89a3      	ldrh	r3, [r4, #12]
 801a5b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801a5bc:	81a3      	strh	r3, [r4, #12]
 801a5be:	2300      	movs	r3, #0
 801a5c0:	6063      	str	r3, [r4, #4]
 801a5c2:	6923      	ldr	r3, [r4, #16]
 801a5c4:	6023      	str	r3, [r4, #0]
 801a5c6:	89a3      	ldrh	r3, [r4, #12]
 801a5c8:	f043 0308 	orr.w	r3, r3, #8
 801a5cc:	81a3      	strh	r3, [r4, #12]
 801a5ce:	6923      	ldr	r3, [r4, #16]
 801a5d0:	b94b      	cbnz	r3, 801a5e6 <__swsetup_r+0x7a>
 801a5d2:	89a3      	ldrh	r3, [r4, #12]
 801a5d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801a5d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a5dc:	d003      	beq.n	801a5e6 <__swsetup_r+0x7a>
 801a5de:	4621      	mov	r1, r4
 801a5e0:	4628      	mov	r0, r5
 801a5e2:	f000 f883 	bl	801a6ec <__smakebuf_r>
 801a5e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a5ea:	f013 0201 	ands.w	r2, r3, #1
 801a5ee:	d00a      	beq.n	801a606 <__swsetup_r+0x9a>
 801a5f0:	2200      	movs	r2, #0
 801a5f2:	60a2      	str	r2, [r4, #8]
 801a5f4:	6962      	ldr	r2, [r4, #20]
 801a5f6:	4252      	negs	r2, r2
 801a5f8:	61a2      	str	r2, [r4, #24]
 801a5fa:	6922      	ldr	r2, [r4, #16]
 801a5fc:	b942      	cbnz	r2, 801a610 <__swsetup_r+0xa4>
 801a5fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801a602:	d1c5      	bne.n	801a590 <__swsetup_r+0x24>
 801a604:	bd38      	pop	{r3, r4, r5, pc}
 801a606:	0799      	lsls	r1, r3, #30
 801a608:	bf58      	it	pl
 801a60a:	6962      	ldrpl	r2, [r4, #20]
 801a60c:	60a2      	str	r2, [r4, #8]
 801a60e:	e7f4      	b.n	801a5fa <__swsetup_r+0x8e>
 801a610:	2000      	movs	r0, #0
 801a612:	e7f7      	b.n	801a604 <__swsetup_r+0x98>
 801a614:	200001ac 	.word	0x200001ac

0801a618 <_raise_r>:
 801a618:	291f      	cmp	r1, #31
 801a61a:	b538      	push	{r3, r4, r5, lr}
 801a61c:	4605      	mov	r5, r0
 801a61e:	460c      	mov	r4, r1
 801a620:	d904      	bls.n	801a62c <_raise_r+0x14>
 801a622:	2316      	movs	r3, #22
 801a624:	6003      	str	r3, [r0, #0]
 801a626:	f04f 30ff 	mov.w	r0, #4294967295
 801a62a:	bd38      	pop	{r3, r4, r5, pc}
 801a62c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801a62e:	b112      	cbz	r2, 801a636 <_raise_r+0x1e>
 801a630:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a634:	b94b      	cbnz	r3, 801a64a <_raise_r+0x32>
 801a636:	4628      	mov	r0, r5
 801a638:	f000 f830 	bl	801a69c <_getpid_r>
 801a63c:	4622      	mov	r2, r4
 801a63e:	4601      	mov	r1, r0
 801a640:	4628      	mov	r0, r5
 801a642:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a646:	f000 b817 	b.w	801a678 <_kill_r>
 801a64a:	2b01      	cmp	r3, #1
 801a64c:	d00a      	beq.n	801a664 <_raise_r+0x4c>
 801a64e:	1c59      	adds	r1, r3, #1
 801a650:	d103      	bne.n	801a65a <_raise_r+0x42>
 801a652:	2316      	movs	r3, #22
 801a654:	6003      	str	r3, [r0, #0]
 801a656:	2001      	movs	r0, #1
 801a658:	e7e7      	b.n	801a62a <_raise_r+0x12>
 801a65a:	2100      	movs	r1, #0
 801a65c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801a660:	4620      	mov	r0, r4
 801a662:	4798      	blx	r3
 801a664:	2000      	movs	r0, #0
 801a666:	e7e0      	b.n	801a62a <_raise_r+0x12>

0801a668 <raise>:
 801a668:	4b02      	ldr	r3, [pc, #8]	@ (801a674 <raise+0xc>)
 801a66a:	4601      	mov	r1, r0
 801a66c:	6818      	ldr	r0, [r3, #0]
 801a66e:	f7ff bfd3 	b.w	801a618 <_raise_r>
 801a672:	bf00      	nop
 801a674:	200001ac 	.word	0x200001ac

0801a678 <_kill_r>:
 801a678:	b538      	push	{r3, r4, r5, lr}
 801a67a:	4d07      	ldr	r5, [pc, #28]	@ (801a698 <_kill_r+0x20>)
 801a67c:	2300      	movs	r3, #0
 801a67e:	4604      	mov	r4, r0
 801a680:	4608      	mov	r0, r1
 801a682:	4611      	mov	r1, r2
 801a684:	602b      	str	r3, [r5, #0]
 801a686:	f7ea fb3d 	bl	8004d04 <_kill>
 801a68a:	1c43      	adds	r3, r0, #1
 801a68c:	d102      	bne.n	801a694 <_kill_r+0x1c>
 801a68e:	682b      	ldr	r3, [r5, #0]
 801a690:	b103      	cbz	r3, 801a694 <_kill_r+0x1c>
 801a692:	6023      	str	r3, [r4, #0]
 801a694:	bd38      	pop	{r3, r4, r5, pc}
 801a696:	bf00      	nop
 801a698:	20003ec8 	.word	0x20003ec8

0801a69c <_getpid_r>:
 801a69c:	f7ea bb2a 	b.w	8004cf4 <_getpid>

0801a6a0 <__swhatbuf_r>:
 801a6a0:	b570      	push	{r4, r5, r6, lr}
 801a6a2:	460c      	mov	r4, r1
 801a6a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a6a8:	2900      	cmp	r1, #0
 801a6aa:	b096      	sub	sp, #88	@ 0x58
 801a6ac:	4615      	mov	r5, r2
 801a6ae:	461e      	mov	r6, r3
 801a6b0:	da0d      	bge.n	801a6ce <__swhatbuf_r+0x2e>
 801a6b2:	89a3      	ldrh	r3, [r4, #12]
 801a6b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a6b8:	f04f 0100 	mov.w	r1, #0
 801a6bc:	bf14      	ite	ne
 801a6be:	2340      	movne	r3, #64	@ 0x40
 801a6c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a6c4:	2000      	movs	r0, #0
 801a6c6:	6031      	str	r1, [r6, #0]
 801a6c8:	602b      	str	r3, [r5, #0]
 801a6ca:	b016      	add	sp, #88	@ 0x58
 801a6cc:	bd70      	pop	{r4, r5, r6, pc}
 801a6ce:	466a      	mov	r2, sp
 801a6d0:	f000 f848 	bl	801a764 <_fstat_r>
 801a6d4:	2800      	cmp	r0, #0
 801a6d6:	dbec      	blt.n	801a6b2 <__swhatbuf_r+0x12>
 801a6d8:	9901      	ldr	r1, [sp, #4]
 801a6da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a6de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a6e2:	4259      	negs	r1, r3
 801a6e4:	4159      	adcs	r1, r3
 801a6e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a6ea:	e7eb      	b.n	801a6c4 <__swhatbuf_r+0x24>

0801a6ec <__smakebuf_r>:
 801a6ec:	898b      	ldrh	r3, [r1, #12]
 801a6ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a6f0:	079d      	lsls	r5, r3, #30
 801a6f2:	4606      	mov	r6, r0
 801a6f4:	460c      	mov	r4, r1
 801a6f6:	d507      	bpl.n	801a708 <__smakebuf_r+0x1c>
 801a6f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a6fc:	6023      	str	r3, [r4, #0]
 801a6fe:	6123      	str	r3, [r4, #16]
 801a700:	2301      	movs	r3, #1
 801a702:	6163      	str	r3, [r4, #20]
 801a704:	b003      	add	sp, #12
 801a706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a708:	ab01      	add	r3, sp, #4
 801a70a:	466a      	mov	r2, sp
 801a70c:	f7ff ffc8 	bl	801a6a0 <__swhatbuf_r>
 801a710:	9f00      	ldr	r7, [sp, #0]
 801a712:	4605      	mov	r5, r0
 801a714:	4639      	mov	r1, r7
 801a716:	4630      	mov	r0, r6
 801a718:	f7fe feee 	bl	80194f8 <_malloc_r>
 801a71c:	b948      	cbnz	r0, 801a732 <__smakebuf_r+0x46>
 801a71e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a722:	059a      	lsls	r2, r3, #22
 801a724:	d4ee      	bmi.n	801a704 <__smakebuf_r+0x18>
 801a726:	f023 0303 	bic.w	r3, r3, #3
 801a72a:	f043 0302 	orr.w	r3, r3, #2
 801a72e:	81a3      	strh	r3, [r4, #12]
 801a730:	e7e2      	b.n	801a6f8 <__smakebuf_r+0xc>
 801a732:	89a3      	ldrh	r3, [r4, #12]
 801a734:	6020      	str	r0, [r4, #0]
 801a736:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a73a:	81a3      	strh	r3, [r4, #12]
 801a73c:	9b01      	ldr	r3, [sp, #4]
 801a73e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a742:	b15b      	cbz	r3, 801a75c <__smakebuf_r+0x70>
 801a744:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a748:	4630      	mov	r0, r6
 801a74a:	f000 f81d 	bl	801a788 <_isatty_r>
 801a74e:	b128      	cbz	r0, 801a75c <__smakebuf_r+0x70>
 801a750:	89a3      	ldrh	r3, [r4, #12]
 801a752:	f023 0303 	bic.w	r3, r3, #3
 801a756:	f043 0301 	orr.w	r3, r3, #1
 801a75a:	81a3      	strh	r3, [r4, #12]
 801a75c:	89a3      	ldrh	r3, [r4, #12]
 801a75e:	431d      	orrs	r5, r3
 801a760:	81a5      	strh	r5, [r4, #12]
 801a762:	e7cf      	b.n	801a704 <__smakebuf_r+0x18>

0801a764 <_fstat_r>:
 801a764:	b538      	push	{r3, r4, r5, lr}
 801a766:	4d07      	ldr	r5, [pc, #28]	@ (801a784 <_fstat_r+0x20>)
 801a768:	2300      	movs	r3, #0
 801a76a:	4604      	mov	r4, r0
 801a76c:	4608      	mov	r0, r1
 801a76e:	4611      	mov	r1, r2
 801a770:	602b      	str	r3, [r5, #0]
 801a772:	f7ea fb27 	bl	8004dc4 <_fstat>
 801a776:	1c43      	adds	r3, r0, #1
 801a778:	d102      	bne.n	801a780 <_fstat_r+0x1c>
 801a77a:	682b      	ldr	r3, [r5, #0]
 801a77c:	b103      	cbz	r3, 801a780 <_fstat_r+0x1c>
 801a77e:	6023      	str	r3, [r4, #0]
 801a780:	bd38      	pop	{r3, r4, r5, pc}
 801a782:	bf00      	nop
 801a784:	20003ec8 	.word	0x20003ec8

0801a788 <_isatty_r>:
 801a788:	b538      	push	{r3, r4, r5, lr}
 801a78a:	4d06      	ldr	r5, [pc, #24]	@ (801a7a4 <_isatty_r+0x1c>)
 801a78c:	2300      	movs	r3, #0
 801a78e:	4604      	mov	r4, r0
 801a790:	4608      	mov	r0, r1
 801a792:	602b      	str	r3, [r5, #0]
 801a794:	f7ea fb26 	bl	8004de4 <_isatty>
 801a798:	1c43      	adds	r3, r0, #1
 801a79a:	d102      	bne.n	801a7a2 <_isatty_r+0x1a>
 801a79c:	682b      	ldr	r3, [r5, #0]
 801a79e:	b103      	cbz	r3, 801a7a2 <_isatty_r+0x1a>
 801a7a0:	6023      	str	r3, [r4, #0]
 801a7a2:	bd38      	pop	{r3, r4, r5, pc}
 801a7a4:	20003ec8 	.word	0x20003ec8

0801a7a8 <_init>:
 801a7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a7aa:	bf00      	nop
 801a7ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a7ae:	bc08      	pop	{r3}
 801a7b0:	469e      	mov	lr, r3
 801a7b2:	4770      	bx	lr

0801a7b4 <_fini>:
 801a7b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a7b6:	bf00      	nop
 801a7b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a7ba:	bc08      	pop	{r3}
 801a7bc:	469e      	mov	lr, r3
 801a7be:	4770      	bx	lr
