{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port S00_AXI_0 -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port S01_AXI_0 -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port DDR3_0 -pg 1 -lvl 4 -x 910 -y 120 -defaultsOSRD
preplace port S00_ACLK_0 -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port S01_ACLK_0 -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port ui_clk_sync_rst_0 -pg 1 -lvl 4 -x 910 -y 140 -defaultsOSRD
preplace port ui_clk_0 -pg 1 -lvl 4 -x 910 -y 160 -defaultsOSRD
preplace port init_calib_complete_0 -pg 1 -lvl 4 -x 910 -y 200 -defaultsOSRD
preplace port sys_clk_i_0 -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace port sys_rst_0 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 470 -y 130 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 170 -y 220 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 3 -x 750 -y 160 -defaultsOSRD
preplace netloc ARESETN_1 1 1 2 320 240 620J
preplace netloc S00_ACLK_0_1 1 0 2 NJ 140 NJ
preplace netloc S01_ACLK_0_1 1 0 2 NJ 160 NJ
preplace netloc mig_7series_0_ui_clk_sync_rst 1 0 4 20 10 NJ 10 NJ 10 880
preplace netloc mig_7series_0_ui_clk 1 1 3 330 260 NJ 260 880
preplace netloc mig_7series_0_init_calib_complete 1 3 1 NJ 200
preplace netloc sys_clk_i_0_1 1 0 3 NJ 290 NJ 290 610J
preplace netloc sys_rst_0_1 1 0 3 NJ 20 NJ 20 610J
preplace netloc S00_AXI_0_1 1 0 2 NJ 80 NJ
preplace netloc S01_AXI_0_1 1 0 2 NJ 100 NJ
preplace netloc mig_7series_0_DDR3 1 3 1 NJ 120
preplace netloc smartconnect_0_M00_AXI 1 2 1 N 130
levelinfo -pg 1 0 170 470 750 910
pagesize -pg 1 -db -bbox -sgen -140 0 1100 310
"
}
0
