<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>conv</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/.apc/.tb</location>
		</link>
		<link>
			<name>Chan_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Chan_pipeline/.tcls</location>
		</link>
		<link>
			<name>Chan_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Chan_unroll/.tcls</location>
		</link>
		<link>
			<name>Col_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Col_pipeline/.tcls</location>
		</link>
		<link>
			<name>Col_pipeline_nf/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Col_pipeline_nf/.tcls</location>
		</link>
		<link>
			<name>Col_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Col_unroll/.tcls</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_pipeline/.tcls</location>
		</link>
		<link>
			<name>Filter_pipeline_ap/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_pipeline_ap/.tcls</location>
		</link>
		<link>
			<name>Filter_pipeline_nf/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_pipeline_nf/.tcls</location>
		</link>
		<link>
			<name>Filter_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_unroll/.tcls</location>
		</link>
		<link>
			<name>Row_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Row_pipeline/.tcls</location>
		</link>
		<link>
			<name>Row_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Row_unroll/.tcls</location>
		</link>
		<link>
			<name>W_Col_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Col_pipeline/.tcls</location>
		</link>
		<link>
			<name>W_Col_pipeline_nf/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Col_pipeline_nf/.tcls</location>
		</link>
		<link>
			<name>W_Col_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Col_unroll/.tcls</location>
		</link>
		<link>
			<name>W_Row_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline/.tcls</location>
		</link>
		<link>
			<name>W_Row_pipeline_ap/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ap/.tcls</location>
		</link>
		<link>
			<name>W_Row_pipeline_apc_d1_d2/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_apc_d1_d2/.tcls</location>
		</link>
		<link>
			<name>W_Row_pipeline_nf/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_nf/.tcls</location>
		</link>
		<link>
			<name>W_Row_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_unroll/.tcls</location>
		</link>
		<link>
			<name>flatten_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/flatten_unroll/.tcls</location>
		</link>
		<link>
			<name>noDirective/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/noDirective/.tcls</location>
		</link>
		<link>
			<name>pipeline_flatten/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/pipeline_flatten/.tcls</location>
		</link>
		<link>
			<name>solution1/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/solution1/.tcls</location>
		</link>
		<link>
			<name>source/conv_1.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/conv_1.cpp</location>
		</link>
		<link>
			<name>source/conv_1.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/conv_1.h</location>
		</link>
		<link>
			<name>source/conv_1_weights.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/conv_1_weights.h</location>
		</link>
		<link>
			<name>source/parameters.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/parameters.h</location>
		</link>
		<link>
			<name>test/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/test/.tcls</location>
		</link>
		<link>
			<name>testbench/image.txt</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/image.txt</location>
		</link>
		<link>
			<name>testbench/main.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/main.cpp</location>
		</link>
		<link>
			<name>unroll_flatten/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/unroll_flatten/.tcls</location>
		</link>
		<link>
			<name>unroll_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/unroll_unroll/.tcls</location>
		</link>
		<link>
			<name>Chan_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Chan_pipeline/Chan_pipeline.directive</location>
		</link>
		<link>
			<name>Chan_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Chan_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Chan_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Chan_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Chan_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Chan_unroll/Chan_unroll.directive</location>
		</link>
		<link>
			<name>Chan_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Chan_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Chan_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Chan_unroll/script.tcl</location>
		</link>
		<link>
			<name>Col_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Col_pipeline/Col_pipeline.directive</location>
		</link>
		<link>
			<name>Col_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Col_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Col_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Col_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_nf/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Col_pipeline_nf/Col_pipeline_nf.directive</location>
		</link>
		<link>
			<name>Col_pipeline_nf/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Col_pipeline_nf/directives.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_nf/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Col_pipeline_nf/script.tcl</location>
		</link>
		<link>
			<name>Col_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Col_unroll/Col_unroll.directive</location>
		</link>
		<link>
			<name>Col_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Col_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Col_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Col_unroll/script.tcl</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_pipeline/Filter_pipeline.directive</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Filter_pipeline_ap/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_pipeline_ap/Filter_pipeline_ap.directive</location>
		</link>
		<link>
			<name>Filter_pipeline_ap/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_pipeline_ap/directives.tcl</location>
		</link>
		<link>
			<name>Filter_pipeline_ap/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_pipeline_ap/script.tcl</location>
		</link>
		<link>
			<name>Filter_pipeline_nf/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_pipeline_nf/Filter_pipeline_nf.directive</location>
		</link>
		<link>
			<name>Filter_pipeline_nf/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_pipeline_nf/directives.tcl</location>
		</link>
		<link>
			<name>Filter_pipeline_nf/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_pipeline_nf/script.tcl</location>
		</link>
		<link>
			<name>Filter_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_unroll/Filter_unroll.directive</location>
		</link>
		<link>
			<name>Filter_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Filter_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Filter_unroll/script.tcl</location>
		</link>
		<link>
			<name>Row_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Row_pipeline/Row_pipeline.directive</location>
		</link>
		<link>
			<name>Row_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Row_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Row_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Row_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Row_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Row_unroll/Row_unroll.directive</location>
		</link>
		<link>
			<name>Row_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Row_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Row_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/Row_unroll/script.tcl</location>
		</link>
		<link>
			<name>W_Col_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Col_pipeline/W_Col_pipeline.directive</location>
		</link>
		<link>
			<name>W_Col_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Col_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>W_Col_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Col_pipeline/script.tcl</location>
		</link>
		<link>
			<name>W_Col_pipeline_nf/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Col_pipeline_nf/W_Col_pipeline_nf.directive</location>
		</link>
		<link>
			<name>W_Col_pipeline_nf/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Col_pipeline_nf/directives.tcl</location>
		</link>
		<link>
			<name>W_Col_pipeline_nf/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Col_pipeline_nf/script.tcl</location>
		</link>
		<link>
			<name>W_Col_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Col_unroll/W_Col_unroll.directive</location>
		</link>
		<link>
			<name>W_Col_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Col_unroll/directives.tcl</location>
		</link>
		<link>
			<name>W_Col_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Col_unroll/script.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline/W_Row_pipeline.directive</location>
		</link>
		<link>
			<name>W_Row_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline/script.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline_ap/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ap/W_Row_pipeline_ap.directive</location>
		</link>
		<link>
			<name>W_Row_pipeline_ap/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ap/directives.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline_ap/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_ap/script.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline_apc_d1_d2/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_apc_d1_d2/W_Row_pipeline_apc_d1_d2.directive</location>
		</link>
		<link>
			<name>W_Row_pipeline_apc_d1_d2/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_apc_d1_d2/directives.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline_apc_d1_d2/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_apc_d1_d2/script.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline_nf/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_nf/W_Row_pipeline_nf.directive</location>
		</link>
		<link>
			<name>W_Row_pipeline_nf/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_nf/directives.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline_nf/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_pipeline_nf/script.tcl</location>
		</link>
		<link>
			<name>W_Row_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_unroll/W_Row_unroll.directive</location>
		</link>
		<link>
			<name>W_Row_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_unroll/directives.tcl</location>
		</link>
		<link>
			<name>W_Row_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/W_Row_unroll/script.tcl</location>
		</link>
		<link>
			<name>flatten_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/flatten_unroll/flatten_unroll.directive</location>
		</link>
		<link>
			<name>flatten_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/flatten_unroll/directives.tcl</location>
		</link>
		<link>
			<name>flatten_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/flatten_unroll/script.tcl</location>
		</link>
		<link>
			<name>noDirective/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/noDirective/noDirective.directive</location>
		</link>
		<link>
			<name>noDirective/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/noDirective/directives.tcl</location>
		</link>
		<link>
			<name>noDirective/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/noDirective/script.tcl</location>
		</link>
		<link>
			<name>pipeline_flatten/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/pipeline_flatten/pipeline_flatten.directive</location>
		</link>
		<link>
			<name>pipeline_flatten/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/pipeline_flatten/directives.tcl</location>
		</link>
		<link>
			<name>pipeline_flatten/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/pipeline_flatten/script.tcl</location>
		</link>
		<link>
			<name>solution1/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/solution1/solution1.directive</location>
		</link>
		<link>
			<name>solution1/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/solution1/directives.tcl</location>
		</link>
		<link>
			<name>solution1/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/solution1/script.tcl</location>
		</link>
		<link>
			<name>test/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/test/test.directive</location>
		</link>
		<link>
			<name>test/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/test/directives.tcl</location>
		</link>
		<link>
			<name>test/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/test/script.tcl</location>
		</link>
		<link>
			<name>unroll_flatten/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/unroll_flatten/unroll_flatten.directive</location>
		</link>
		<link>
			<name>unroll_flatten/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/unroll_flatten/directives.tcl</location>
		</link>
		<link>
			<name>unroll_flatten/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/unroll_flatten/script.tcl</location>
		</link>
		<link>
			<name>unroll_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/unroll_unroll/unroll_unroll.directive</location>
		</link>
		<link>
			<name>unroll_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/unroll_unroll/directives.tcl</location>
		</link>
		<link>
			<name>unroll_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv/unroll_unroll/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
