#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Thu Oct 24 12:49:32 2024
# Process ID: 11540
# Current directory: E:/DATKLL/vending_machiness2/vending_machiness2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43792 E:\DATKLL\vending_machiness2\vending_machiness2\vending_machiness2.xpr
# Log file: E:/DATKLL/vending_machiness2/vending_machiness2/vivado.log
# Journal file: E:/DATKLL/vending_machiness2/vending_machiness2\vivado.jou
# Running On: LEPHUCUONG-6A1, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8269 MB
#-----------------------------------------------------------
start_gui
open_project E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1121.512 ; gain = 299.754
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machiness2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machiness2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vending_machiness2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/calculate_moduless2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_moduless2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/check_moduless2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_moduless2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/input_moduless2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_moduless2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/insert_money_module_ss2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insert_money_moduless2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/payment_moduless2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module payment_moduless2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machiness2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machiness2_behav xil_defaultlib.vending_machiness2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machiness2_behav xil_defaultlib.vending_machiness2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.input_moduless2
Compiling module xil_defaultlib.check_moduless2
Compiling module xil_defaultlib.calculate_moduless2
Compiling module xil_defaultlib.insert_money_moduless2
Compiling module xil_defaultlib.payment_moduless2
Compiling module xil_defaultlib.vending_machiness2
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machiness2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machiness2_behav -key {Behavioral:sim_1:Functional:vending_machiness2} -tclbatch {vending_machiness2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machiness2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machiness2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1158.305 ; gain = 7.621
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: vending_machiness2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1930.723 ; gain = 398.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vending_machiness2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v:23]
INFO: [Synth 8-6157] synthesizing module 'input_moduless2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/input_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'input_moduless2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/input_moduless2.v:23]
INFO: [Synth 8-6157] synthesizing module 'check_moduless2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/check_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'check_moduless2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/check_moduless2.v:23]
INFO: [Synth 8-6157] synthesizing module 'calculate_moduless2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/calculate_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'calculate_moduless2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/calculate_moduless2.v:23]
INFO: [Synth 8-6157] synthesizing module 'insert_money_moduless2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/insert_money_module_ss2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'insert_money_moduless2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/insert_money_module_ss2.v:23]
INFO: [Synth 8-6157] synthesizing module 'payment_moduless2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/payment_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'payment_moduless2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/payment_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vending_machiness2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v:23]
WARNING: [Synth 8-7129] Port selected_id[2] in module check_moduless2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selected_id[1] in module check_moduless2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selected_id[0] in module check_moduless2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2020.078 ; gain = 487.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2020.078 ; gain = 487.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2020.078 ; gain = 487.891
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2020.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/DATKLL/vending_machiness2new/vending_machiness2/vending_machiness2.srcs/constrs_ss2/new/TOPSS2.xdc]
Finished Parsing XDC File [E:/DATKLL/vending_machiness2new/vending_machiness2/vending_machiness2.srcs/constrs_ss2/new/TOPSS2.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2137.789 ; gain = 605.602
16 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2137.789 ; gain = 979.484
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/utils_1/imports/synth_1/tb_vending_machiness2.dcp with file E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/tb_vending_machiness2.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Oct 24 12:50:23 2024] Launched synth_1...
Run output will be captured here: E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_ss2
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/DATKLL/vending_machiness2new/vending_machiness2/vending_machiness2.srcs/constrs_ss2/new/TOPSS2.xdc]
Finished Parsing XDC File [E:/DATKLL/vending_machiness2new/vending_machiness2/vending_machiness2.srcs/constrs_ss2/new/TOPSS2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances

reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/utils_1/imports/synth_1/tb_vending_machiness2.dcp with file E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/vending_machiness2.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Oct 24 12:51:35 2024] Launched synth_1...
Run output will be captured here: E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/runme.log
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Oct 24 12:52:39 2024] Launched synth_1...
Run output will be captured here: E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_ss2
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/DATKLL/vending_machiness2new/vending_machiness2/vending_machiness2.srcs/constrs_ss2/new/TOPSS2.xdc]
Finished Parsing XDC File [E:/DATKLL/vending_machiness2new/vending_machiness2/vending_machiness2.srcs/constrs_ss2/new/TOPSS2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances

set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machiness2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machiness2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vending_machiness2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/calculate_moduless2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_moduless2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/check_moduless2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_moduless2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/input_moduless2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_moduless2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/insert_money_module_ss2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insert_money_moduless2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/payment_moduless2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module payment_moduless2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machiness2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machiness2_behav xil_defaultlib.vending_machiness2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machiness2_behav xil_defaultlib.vending_machiness2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.input_moduless2
Compiling module xil_defaultlib.check_moduless2
Compiling module xil_defaultlib.calculate_moduless2
Compiling module xil_defaultlib.insert_money_moduless2
Compiling module xil_defaultlib.payment_moduless2
Compiling module xil_defaultlib.vending_machiness2
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machiness2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machiness2_behav -key {Behavioral:sim_1:Functional:vending_machiness2} -tclbatch {vending_machiness2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machiness2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machiness2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2569.000 ; gain = 11.777
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: vending_machiness2
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2644.402 ; gain = 75.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vending_machiness2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v:23]
INFO: [Synth 8-6157] synthesizing module 'input_moduless2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/input_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'input_moduless2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/input_moduless2.v:23]
INFO: [Synth 8-6157] synthesizing module 'check_moduless2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/check_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'check_moduless2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/check_moduless2.v:23]
INFO: [Synth 8-6157] synthesizing module 'calculate_moduless2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/calculate_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'calculate_moduless2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/calculate_moduless2.v:23]
INFO: [Synth 8-6157] synthesizing module 'insert_money_moduless2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/insert_money_module_ss2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'insert_money_moduless2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/insert_money_module_ss2.v:23]
INFO: [Synth 8-6157] synthesizing module 'payment_moduless2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/payment_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'payment_moduless2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/payment_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vending_machiness2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v:23]
WARNING: [Synth 8-6014] Unused sequential element button_reset_prev_reg was removed.  [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v:181]
WARNING: [Synth 8-7129] Port selected_id[2] in module check_moduless2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selected_id[1] in module check_moduless2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selected_id[0] in module check_moduless2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_reset in module vending_machiness2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2736.504 ; gain = 167.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2760.285 ; gain = 191.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2760.285 ; gain = 191.285
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2760.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/DATKLL/vending_machiness2new/vending_machiness2/vending_machiness2.srcs/constrs_ss2/new/TOPSS2.xdc]
Finished Parsing XDC File [E:/DATKLL/vending_machiness2new/vending_machiness2/vending_machiness2.srcs/constrs_ss2/new/TOPSS2.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2866.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2873.082 ; gain = 304.082
15 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2873.082 ; gain = 304.082
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/utils_1/imports/synth_1/tb_vending_machiness2.dcp with file E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/vending_machiness2.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Oct 24 12:59:34 2024] Launched synth_1...
Run output will be captured here: E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/runme.log
current_design synth_1
close_design
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/utils_1/imports/synth_1/tb_vending_machiness2.dcp with file E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/vending_machiness2.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Oct 24 13:00:41 2024] Launched synth_1...
Run output will be captured here: E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/utils_1/imports/synth_1/tb_vending_machiness2.dcp with file E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/vending_machiness2.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Oct 24 13:06:13 2024] Launched synth_1...
Run output will be captured here: E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/utils_1/imports/synth_1/tb_vending_machiness2.dcp with file E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/vending_machiness2.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Oct 24 13:07:17 2024] Launched synth_1...
Run output will be captured here: E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/utils_1/imports/synth_1/tb_vending_machiness2.dcp with file E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/vending_machiness2.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1

launch_runs impl_1 -jobs 4
[Thu Oct 24 13:08:12 2024] Launched synth_1...
Run output will be captured here: E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/runme.log
[Thu Oct 24 13:08:12 2024] Launched impl_1...
Run output will be captured here: E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_ss2
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2873.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/DATKLL/vending_machiness2new/vending_machiness2/vending_machiness2.srcs/constrs_ss2/new/TOPSS2.xdc]
Finished Parsing XDC File [E:/DATKLL/vending_machiness2new/vending_machiness2/vending_machiness2.srcs/constrs_ss2/new/TOPSS2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances

synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: vending_machiness2
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2873.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vending_machiness2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v:23]
INFO: [Synth 8-6157] synthesizing module 'input_moduless2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/input_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'input_moduless2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/input_moduless2.v:23]
INFO: [Synth 8-6157] synthesizing module 'check_moduless2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/check_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'check_moduless2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/check_moduless2.v:23]
INFO: [Synth 8-6157] synthesizing module 'calculate_moduless2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/calculate_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'calculate_moduless2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/calculate_moduless2.v:23]
INFO: [Synth 8-6157] synthesizing module 'insert_money_moduless2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/insert_money_module_ss2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'insert_money_moduless2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/insert_money_module_ss2.v:23]
INFO: [Synth 8-6157] synthesizing module 'payment_moduless2' [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/payment_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'payment_moduless2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/payment_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vending_machiness2' (0#1) [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v:23]
WARNING: [Synth 8-6014] Unused sequential element button_reset_prev_reg was removed.  [E:/DATKLL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v:181]
WARNING: [Synth 8-7129] Port selected_id[2] in module check_moduless2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selected_id[1] in module check_moduless2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port selected_id[0] in module check_moduless2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_reset in module vending_machiness2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2873.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/DATKLL/vending_machiness2new/vending_machiness2/vending_machiness2.srcs/constrs_ss2/new/TOPSS2.xdc]
Finished Parsing XDC File [E:/DATKLL/vending_machiness2new/vending_machiness2/vending_machiness2.srcs/constrs_ss2/new/TOPSS2.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2904.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2910.539 ; gain = 36.984
15 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2910.539 ; gain = 36.984
current_design synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 13:13:47 2024...
