xpm_cdc.sv,systemverilog,xpm,../../../../vivado1/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../ipstatic"incdir="../../../../../../Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1"
xpm_memory.sv,systemverilog,xpm,../../../../vivado1/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../ipstatic"incdir="../../../../../../Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1"
xpm_VCOMP.vhd,vhdl,xpm,../../../../vivado1/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../ipstatic"incdir="../../../../../../Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1"
clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../../../../Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_1_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../../../../Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1"
clk_wiz_0_1.v,verilog,xil_defaultlib,../../../../../../Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_1.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../../../../Lab6_1/Lab6_1.gen/sources_1/ip/clk_wiz_0_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
