../scripts/run_vtr_task.pl fccm_fp16_8x8_no_mem_fpga_with_4x4matmul -s "--const_gen_inference comb --seed 94542 --sdc_file /mnt/c/Users/amana/DOCUME~1/WSL/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/my_constraints.sdc --timing_report_npaths 1000 --timing_report_detail aggregated"
../scripts/run_vtr_task.pl fccm_fp16_8x8_no_mem_fpga_with_clbs -s "--const_gen_inference comb --seed 94542 --sdc_file /mnt/c/Users/amana/DOCUME~1/WSL/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/my_constraints.sdc --timing_report_npaths 1000 --timing_report_detail aggregated"
../scripts/run_vtr_task.pl fccm_fp16_8x8_no_mem_fpga_with_dsp -s "--const_gen_inference comb --seed 94542 --sdc_file /mnt/c/Users/amana/DOCUME~1/WSL/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/my_constraints.sdc --timing_report_npaths 1000 --timing_report_detail aggregated"
../scripts/run_vtr_task.pl fccm_int8_8x8_no_mem_fpga_with_4x4matmul -s "--const_gen_inference comb --seed 94542 --sdc_file /mnt/c/Users/amana/DOCUME~1/WSL/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/my_constraints.sdc --timing_report_npaths 1000 --timing_report_detail aggregated"
../scripts/run_vtr_task.pl fccm_int8_8x8_no_mem_fpga_with_clbs -s "--const_gen_inference comb --seed 94542 --sdc_file /mnt/c/Users/amana/DOCUME~1/WSL/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/my_constraints.sdc --timing_report_npaths 1000 --timing_report_detail aggregated"
../scripts/run_vtr_task.pl fccm_int8_8x8_no_mem_fpga_with_dsp -s "--const_gen_inference comb --seed 94542 --sdc_file /mnt/c/Users/amana/DOCUME~1/WSL/vtr_aman/vtr-verilog-to-routing/vtr_flow/tasks/my_constraints.sdc --timing_report_npaths 1000 --timing_report_detail aggregated"
