---
title: ğŸ“¡ 802.11g å‘å°„æœº | è°ƒè¯•ä¸æµ‹è¯•
date: 2019-12-01 17:15:26
tags:
---
åˆ†æ¨¡å—è®¾è®¡å®Œæˆåï¼Œéœ€è¦è¿›è¡Œç»„è£…å’Œè°ƒè¯•ã€‚æŒ‰ç…§æ¡†å›¾å°†æ¨¡å—çº§è”ï¼Œæ¥ä¸‹æ¥å¯¹æ¨¡å—çš„æ—¶åºã€æ•°æ®å®Œæ•´æ€§å’Œæ•°æ®æ­£ç¡®æ€§åœ¨ä»¿çœŸå±‚é¢ä¸Šè¿›è¡ŒéªŒè¯ã€‚ä»¿çœŸéªŒè¯é€šè¿‡åï¼Œå°†æ‰€æœ‰çš„æ¨¡å—æ‰“åŒ…æˆTx80211è‡ªå®šä¹‰IPæ ¸ï¼ŒåŠ å…¥AD9361çš„IPæ ¸Block Designï¼Œè¿›è¡Œæ¥ä¸‹æ¥çš„æ¿ä¸ŠéªŒè¯ã€‚
![31512-draft-bd](https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/31512-draft-bd)

# å‘å°„æœºModelsimä»¿çœŸéªŒè¯
é¦–å…ˆä½¿ç”¨matlabæ„é€ 802.11gæ•°æ®åŒ…ï¼Œå¯¼å‡ºåŸºå¸¦äºŒè¿›åˆ¶æµå’Œç”Ÿæˆå¥½çš„åŸºå¸¦ä¿¡å·ã€‚å°†matlabçš„åŸºå¸¦äºŒè¿›åˆ¶æµå‚¨å­˜åœ¨Tx_Ramä¸­ï¼Œå¹¶ç¼–å†™testbenchï¼Œæ¥ä¸‹æ¥åœ¨modelsimä¸­è¿›è¡ŒåŸºå¸¦æ•°æ®ç”Ÿæˆå™¨çš„å…¨ä»¿çœŸã€‚é€šè¿‡Modelsimè§‚å¯Ÿå¹¶å¯¼å‡ºç”Ÿæˆçš„æ³¢å½¢ï¼Œå†å°†ç”Ÿæˆçš„æ³¢å½¢ä¸Matlabç”Ÿæˆçš„æ ‡å‡†æ•°æ®è¿›è¡Œæ¯”è¾ƒã€‚

#### Testbench
``` verilog
wire [23:0] SIGNAL;
reg [31:0] ram_addr = 0;
wire [7:0] DATA;
tx_ram TxRam(
    .addr(ram_addr),
    .SIGNAL(SIGNAL),
    .DATA(fifo_din)
);
initial
begin
    sim_idx = 0;
    # 40000; // wait clock to lock
    repeat(2) begin
        @(posedge clk)
        s_config_tdata[23:0] = SIGNAL;
        s_config_tvalid      = 1;
        for (idx = 0; idx < 66; idx = idx + 1) begin
            ram_addr   = idx;
            fifo_wr_en = 1;
            @(posedge clk);
        end
        fifo_wr_en = 0;
        while (busy) @(posedge clk);
        @(posedge clk);
        tx_now = 1;
        repeat(20) @(posedge clk);
        tx_now = 0;
        # 2000
        while (tx_data_valid) @(posedge clk);
        sim_idx = sim_idx + 1;
        # 10000;
    end
    $finish;
end
```

#### Tx Ram(èŠ‚é€‰)
ç”¨äºå‚¨å­˜å‘å°„äºŒè¿›åˆ¶åŸºå¸¦æ•°æ®çš„Verilogæ–‡ä»¶ï¼Œç”±matlabå¯¼å‡ºçš„äºŒè¿›åˆ¶æµæ•°æ®ç”Ÿæˆã€‚
``` verilog
module tx_ram(input [31:0] addr,
              output reg [23:0] SIGNAL,
              output reg [7:0] DATA);
    reg [7:0] data_ram [100:0];
    integer i;
    initial begin
        // zeroing ram
        for (i = 0; i < 101; i = i + 1)
            data_ram[i] = 0;
        // load data
        // generated at Sat Nov 23 17:41:48 2019 from file: E:\matlab_bb.txt
        SIGNAL = 24'b000000000000100000001011; // Rate:1101 Len:64
        data_ram[0] = 0'b00000000; // 0x00
        data_ram[1] = 0'b00000000; // 0x00
        data_ram[2] = 8'b10000000; // 0x80
        data_ram[3] = 8'b00000010; // 0x02
        // ...
        data_ram[62] = 8'b00111110; // 0x3e
        data_ram[63] = 8'b10101010; // 0xaa
        data_ram[64] = 8'b11101111; // 0xef
        data_ram[65] = 8'b10111100; // 0xbc
    end
    always @(*) begin
        DATA = data_ram[addr];
    end
endmodule
```

#### Modelsim åŸºå¸¦æ•°æ®å…¨ä»¿çœŸç»“æœ
è®¾ç½®modelsimæ•æ‰å„æ¨¡å—ä¿¡å·ï¼ŒæŒ‰ç…§æ‰°ç ->å·ç§¯ç¼–ç ->äº¤ç»‡->æ˜Ÿåº§æ˜ å°„->æ·»åŠ å¯¼é¢‘->IFFT->åŠ çª—çš„é¡ºåºæ’åˆ—ä¿¡å·ï¼Œè§‚å¯Ÿä¿¡å·ä¼ é€’æ—¶åºæ˜¯å¦æ­£ç¡®ï¼Œæ•°æ®æ˜¯å¦å®Œæ•´ã€‚
å°†
![bb-signal-gen-modelsim-total-1](https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/bb-signal-gen-modelsim-total-1)



#### åŸºå¸¦ä¿¡å·å‘ç”Ÿå™¨ä¸Matlabæ ‡å‡†æ•°æ®å¯¹æ¯”
å°†æ•°æ®å¯¼å‡ºåä¸matlabç”Ÿæˆçš„æ ‡å‡†å‘å°„ä¿¡å·è¿›è¡Œå¯¹æ¯”ï¼Œç”±äºéœ€è¦å¯¹æ¯”çš„æ•°æ®é‡è¾ƒå¤šï¼Œä½¿ç”¨Pythonç¼–å†™äº†è‡ªåŠ¨æ¯”è¾ƒè„šæœ¬ï¼Œå…¶è¾“å‡ºç»“æœå¦‚ä¸‹ï¼š

![abs-diff-bb-vhdl-vs-matlab](https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/abs-diff-bb-vhdl-vs-matlab)

ç»“æœæ˜¾ç¤ºï¼šåŸºå¸¦ä¿¡å·å‘ç”Ÿå™¨äº§ç”Ÿçš„å‘å°„ä¿¡å·è¯¯å·®åœ¨å…è®¸èŒƒå›´å†…ï¼Œä¸”æ— é”™è¯¯ã€‚
# å‘å°„æœºæ¿ä¸ŠéªŒè¯
åœ¨é€šè¿‡äº†Modelsimä»¿çœŸéªŒè¯åï¼Œå°†HDLå·¥ç¨‹ç»¼åˆåæ·»åŠ ILAæ ¸ï¼Œæ·»åŠ ç›¸åº”çš„ä¿¡å·è§‚å¯Ÿï¼Œå¸ƒçº¿åçƒ§å½•åœ¨FPGAæ¿ä¸Šã€‚æ­¤æ—¶Testbenchå®é™…ä¸Šæ˜¯ZYNQ7å¤„ç†å™¨ä¸­è¿è¡Œçš„ç¨‹åºï¼Œæ•°æ®é€šè¿‡AXIæ€»çº¿å†™å…¥Tx80211å‘å°„æœºIPæ ¸ä¸­çš„FIFOä¸­ï¼Œå†™å…¥å®Œæ¯•åç”±ZYNQ7å‘å‡ºå‘å°„æŒ‡ä»¤ã€‚é€šè¿‡è®¾ç½®ILAæ ¸è§¦å‘ä¿¡å·ï¼Œå¯å®šå‘æ•æ‰æ‰€éœ€ä¿¡å·ï¼Œå¯¼å‡ºä¿¡å·åä¸Matlabäº§ç”Ÿçš„æ ‡å‡†ä¿¡å·è¿›è¡Œå¯¹æ¯”ã€‚åœ¨ä¸Šæ¿è°ƒè¯•ä¸­å‘ç°äº†ä¹‹å‰ä»¿çœŸè¿‡ç¨‹ä¸­æ²¡æœ‰å‘ç°çš„é—®é¢˜ï¼Œè¯¦è§ä¸‹æ–‡ã€‚

åœ¨ä¿®æ­£å®Œæ‰€æœ‰Bugåï¼Œå°†æœ€åçš„æ•°æ®å¯¼å‡ºå¹¶ä¸Matlabæ•°æ®è¿›è¡Œæ¯”è¾ƒï¼š

![abs-diff-bb-ila-vs-matlab](https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/abs-diff-bb-ila-vs-matlab)

ç»“æœæ˜¾ç¤ºï¼šåŸºå¸¦ä¿¡å·å‘ç”Ÿå™¨å®é™…äº§ç”Ÿçš„å‘å°„ä¿¡å·è¯¯å·®åœ¨å…è®¸èŒƒå›´å†…ï¼Œä¸”æ— é”™è¯¯ã€‚

# è°ƒè¯•ä¸­é‡åˆ°çš„é—®é¢˜
#### 1.å·ç§¯ç¼–ç å™¨å¸§åŒæ­¥ç½®é›¶é—®é¢˜
**é—®é¢˜ç°è±¡**:
æ¿ä¸Šè°ƒè¯•å‘ç°åŸºå¸¦æ•°æ®ç”Ÿæˆå™¨ä¸­ï¼Œå·ç§¯ç¼–ç å™¨è¾“å‡ºçš„æœ€åˆ6ä¸ªå€¼ä¸ç†è®ºä¸ç¬¦åˆï¼Œå¦‚å›¾æ‰€ç¤ºï¼Œå…¶ä¸­çº¢è‰²ä¸ºæ­£ç¡®è¾“å‡ºã€‚

![problem-conv-encoder-not-reset](https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/problem-conv-encoder-not-reset)

**é—®é¢˜åˆ†æ**
ç»è¿‡å¯¹æ¯”ï¼Œå‘ç°æœ‰ä¸”ä»…æœ‰æœ€åˆ6ä¸ªæ•°æ®ä¸ç†è®ºä¸ç¬¦åˆï¼Œä¸”ç¨³å®šå¤ç°ã€‚è€ƒè™‘åˆ°å·ç§¯ç¼–ç ç§»ä½å¯„å­˜å™¨æ·±åº¦æ°å¥½ç­‰äº6ï¼Œé€†æ¨å¾—åˆ°å¼€å§‹å·ç§¯å‰ç§»ä½å¯„å­˜å™¨çš„å€¼åº”ä¸º010110ï¼Œæ°å¥½ä¸ºä¸Šä¸€æ¬¡åŸºå¸¦ä¿¡å·çš„æœ€å6ä½ã€‚äºæ˜¯å¾—å‡ºç»“è®ºï¼šå·ç§¯ç¼–ç å™¨åœ¨å¤„ç†å®Œä¸€å¸§æ•°æ®åæ²¡æœ‰é‡ç½®ï¼Œå¯¼è‡´äº†é—®é¢˜ã€‚
**é—®é¢˜è§£å†³**
![code-conv-encoder-fix-1](https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/code-conv-encoder-fix-1)
å°†å·ç§¯ç¼–ç å™¨çš„é‡ç½®ä¸å¸§å¼€å§‹ä¿¡å·åŒæ­¥ï¼Œä¿è¯åœ¨å¤„ç†æ¯ä¸€å¸§æ•°æ®å‰å·ç§¯ç¼–ç å™¨å‡å¤„äºå…¨0çŠ¶æ€ã€‚

#### 2.æ•°æ®åŸŸTailæ— éœ€æ‰°ç éœ€è¦ç½®é›¶çš„é—®é¢˜
**é—®é¢˜ç°è±¡**
æ¿ä¸Šè°ƒè¯•å‘ç°ï¼Œè¾“å‡ºçš„åŸºå¸¦æ•°æ®æœ€åä¸€ä¸ªSymbolé”™è¯¯ï¼Œè€Œä¹‹å‰çš„æ‰€æœ‰symbolå®Œå…¨æ­£ç¡®ã€‚
![problem-tail-not-zeroed](https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/problem-tail-not-zeroed)
**é—®é¢˜åˆ†æ**
ä»”ç»†æŸ¥çœ‹802.11åè®®ï¼Œåœ¨é™„å½•G.1å‘ç°å¦‚ä¸‹æè¿°ï¼š
![zeroing-tail-bits-desc](https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/zeroing-tail-bits-desc)
æŒ‰ç…§åè®®ï¼Œåœ¨æ•°æ®åŸŸæœ€å6bitçš„Tailæ— éœ€è¿›è¡Œæ‰°ç ï¼Œéœ€è¦ç½®é›¶ã€‚è€Œåœ¨åŸºå¸¦ä¿¡å·ç”Ÿæˆå™¨ä¸­æ²¡æœ‰è€ƒè™‘åˆ°è¿™ä¸€ç‚¹ï¼Œå¯¼è‡´æœ€åä¸€ä¸ªSymbolå‘ç”Ÿé”™è¯¯ã€‚
**é—®é¢˜è§£å†³**
![tail-not-zeroed-fix-1](https://raw.githubusercontent.com/radonyl/pa_blog_img/master/img/tail-not-zeroed-fix-1)
åœ¨æ‰°ç å™¨æ¨¡å—ä¸­æ·»åŠ è®¡æ•°å™¨ï¼ŒåŒæ—¶å°†è®¡æ•°å™¨ä¸SIGNAL Fieldçš„LENGTHè¿›è¡Œæ¯”è¾ƒï¼Œä»è€Œå°†ç›¸åº”çš„Tail bitsç½®é›¶ã€‚