INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/4-bit Add_Subtract unit/Full Adder/Full_Adder.sim/sim_1/synth/timing/xsim/TB_FA_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module glbl
