// Seed: 363393832
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input tri0 id_2,
    output tri1 id_3,
    output tri id_4,
    input tri0 id_5,
    input tri id_6,
    output supply1 id_7,
    input wire id_8,
    input supply1 id_9,
    output wire id_10,
    output wire id_11,
    input wire id_12,
    output wor id_13,
    output supply1 id_14,
    input tri id_15,
    output wand id_16,
    input wire id_17,
    input wire id_18,
    output tri id_19,
    input uwire id_20,
    input wire id_21
);
  wire id_23;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output tri1 id_2,
    output wor id_3,
    output tri id_4,
    output tri1 id_5,
    input wire id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri id_9,
    input tri id_10,
    output wor id_11,
    input supply1 id_12,
    input wor id_13
    , id_31,
    input wand id_14,
    input supply0 id_15,
    output wire id_16,
    input wor id_17,
    input wor id_18,
    input supply1 id_19,
    input wor id_20,
    output uwire id_21,
    output wor id_22,
    input uwire id_23,
    output tri0 id_24
    , id_32,
    input wor id_25,
    output wand id_26,
    input wand id_27,
    input supply0 id_28,
    output tri1 id_29
);
  assign id_5 = 1;
  wire id_33;
  assign id_3 = id_28;
  module_0 modCall_1 (
      id_4,
      id_27,
      id_7,
      id_16,
      id_9,
      id_10,
      id_19,
      id_26,
      id_15,
      id_15,
      id_16,
      id_29,
      id_27,
      id_11,
      id_16,
      id_27,
      id_9,
      id_13,
      id_15,
      id_9,
      id_10,
      id_15
  );
  assign id_4 = id_25 && id_13;
  wor  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ,  id_76  ,  id_77  ,  id_78  ,  id_79  ,  id_80  ,  id_81  ,  id_82  ,  id_83  ,  id_84  ,  id_85  ,  id_86  ,  id_87  ,  id_88  ,  id_89  ,  id_90  ,  id_91  ,  id_92  ,  id_93  ,  id_94  ,  id_95  ,  id_96  ,  id_97  ;
  generate
    assign id_64 = id_8;
  endgenerate
endmodule
