
*** Running vivado
    with args -log Display.vds -m64 -mode batch -messageDb vivado.pb -source Display.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source Display.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_verilog -library xil_defaultlib {
#   D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/signZeroExtend.v
#   D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/RegFile.v
#   D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/PC.v
#   D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/IntructionMemory.v
#   D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/DataMemory.v
#   D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/ControlUnit.v
#   D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/ALU.v
#   D:/vivado/CPU/CPU.srcs/sources_1/imports/new/led_7.v
#   D:/vivado/CPU/CPU.srcs/sources_1/imports/new/debkey.v
#   D:/vivado/CPU/CPU.srcs/sources_1/imports/new/CLOCK_DIV.v
#   D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/SingleCycleCPU.v
#   D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/selector.v
#   D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/basecounter.v
#   D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v
# }
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/signZeroExtend.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/RegFile.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/IntructionMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/DataMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/vivado/CPU/CPU.srcs/sources_1/imports/new/led_7.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/vivado/CPU/CPU.srcs/sources_1/imports/new/debkey.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/vivado/CPU/CPU.srcs/sources_1/imports/new/CLOCK_DIV.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/SingleCycleCPU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/selector.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/basecounter.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v]
# read_xdc D:/vivado/CPU/CPU.srcs/constrs_1/imports/new/Display_CPU.xdc
# set_property used_in_implementation false [get_files D:/vivado/CPU/CPU.srcs/constrs_1/imports/new/Display_CPU.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/vivado/CPU/CPU.cache/wt [current_project]
# set_property parent.project_dir D:/vivado/CPU [current_project]
# catch { write_hwdef -file Display.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top Display -part xc7a35tcpg236-1
Command: synth_design -top Display -part xc7a35tcpg236-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Synth 8-976] rsData has already been declared [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:34]
WARNING: [Synth 8-2654] second declaration of rsData ignored [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:34]
INFO: [Synth 8-994] rsData is declared here [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:29]
INFO: [Synth 8-994] rtData is declared here [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:29]
INFO: [Synth 8-994] curPC is declared here [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:29]
INFO: [Synth 8-994] ALUresult is declared here [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:29]
INFO: [Synth 8-994] DBdata is declared here [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:29]
INFO: [Synth 8-994] nextPC is declared here [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 244.527 ; gain = 77.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Display' [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:23]
INFO: [Synth 8-638] synthesizing module 'SingleCycleCPU' [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/SingleCycleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/ControlUnit.v:23]
WARNING: [Synth 8-3848] Net Reset in module/entity ControlUnit does not have driver. [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/ControlUnit.v:26]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (3#1) [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/ControlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/DataMemory.v:23]
WARNING: [Synth 8-567] referenced signal 'DAddr' should be on the sensitivity list [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/DataMemory.v:36]
WARNING: [Synth 8-4558] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
RAM "memory_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (4#1) [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/DataMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'IntructionMemory' [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/IntructionMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'D:/vivado/test.txt' is read successfully [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/IntructionMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'IntructionMemory' (5#1) [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/IntructionMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'RegFile' [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/RegFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (6#1) [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/RegFile.v:23]
INFO: [Synth 8-638] synthesizing module 'signZeroExtend' [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/signZeroExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'signZeroExtend' (7#1) [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/signZeroExtend.v:23]
INFO: [Synth 8-256] done synthesizing module 'SingleCycleCPU' (8#1) [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/SingleCycleCPU.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'CLR' does not match port width (1) of module 'SingleCycleCPU' [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:38]
WARNING: [Synth 8-689] width (32) of port connection 'opCode' does not match port width (6) of module 'SingleCycleCPU' [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:38]
WARNING: [Synth 8-689] width (32) of port connection 'rs' does not match port width (5) of module 'SingleCycleCPU' [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:38]
WARNING: [Synth 8-689] width (32) of port connection 'rt' does not match port width (5) of module 'SingleCycleCPU' [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:38]
WARNING: [Synth 8-689] width (32) of port connection 'rd' does not match port width (5) of module 'SingleCycleCPU' [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:38]
WARNING: [Synth 8-689] width (32) of port connection 'immediate' does not match port width (16) of module 'SingleCycleCPU' [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:38]
WARNING: [Synth 8-689] width (32) of port connection 'sa' does not match port width (6) of module 'SingleCycleCPU' [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:38]
WARNING: [Synth 8-689] width (5) of port connection 'addr' does not match port width (26) of module 'SingleCycleCPU' [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:38]
WARNING: [Synth 8-689] width (5) of port connection 'zero' does not match port width (1) of module 'SingleCycleCPU' [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:38]
WARNING: [Synth 8-350] instance 'cpu' of module 'SingleCycleCPU' requires 27 connections, but only 11 given [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:38]
INFO: [Synth 8-638] synthesizing module 'CLK_DIV' [D:/vivado/CPU/CPU.srcs/sources_1/imports/new/CLOCK_DIV.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLK_DIV' (9#1) [D:/vivado/CPU/CPU.srcs/sources_1/imports/new/CLOCK_DIV.v:23]
INFO: [Synth 8-638] synthesizing module 'Data_Selector' [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/selector.v:23]
WARNING: [Synth 8-567] referenced signal 'displayData' should be on the sensitivity list [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/selector.v:41]
INFO: [Synth 8-256] done synthesizing module 'Data_Selector' (10#1) [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/selector.v:23]
INFO: [Synth 8-638] synthesizing module 'DebKey' [D:/vivado/CPU/CPU.srcs/sources_1/imports/new/debkey.v:23]
	Parameter SAMPLE_TIME bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DebKey' (11#1) [D:/vivado/CPU/CPU.srcs/sources_1/imports/new/debkey.v:23]
INFO: [Synth 8-638] synthesizing module 'SegLED' [D:/vivado/CPU/CPU.srcs/sources_1/imports/new/led_7.v:23]
INFO: [Synth 8-226] default block is never used [D:/vivado/CPU/CPU.srcs/sources_1/imports/new/led_7.v:28]
INFO: [Synth 8-256] done synthesizing module 'SegLED' (12#1) [D:/vivado/CPU/CPU.srcs/sources_1/imports/new/led_7.v:23]
INFO: [Synth 8-638] synthesizing module 'Gen_Counter' [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/basecounter.v:22]
INFO: [Synth 8-256] done synthesizing module 'Gen_Counter' (13#1) [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/basecounter.v:22]
WARNING: [Synth 8-3848] Net opCode in module/entity Display does not have driver. [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:33]
INFO: [Synth 8-256] done synthesizing module 'Display' (14#1) [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 287.582 ; gain = 120.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin cpu:CLR to constant 0 [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:38]
Loading clock regions from D:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [D:/vivado/CPU/CPU.srcs/constrs_1/imports/new/Display_CPU.xdc]
WARNING: [Vivado 12-507] No nets matched 'CPU_CLK_IBUF'. [D:/vivado/CPU/CPU.srcs/constrs_1/imports/new/Display_CPU.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/CPU/CPU.srcs/constrs_1/imports/new/Display_CPU.xdc:1]
Finished Parsing XDC File [D:/vivado/CPU/CPU.srcs/constrs_1/imports/new/Display_CPU.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 502.379 ; gain = 335.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 502.379 ; gain = 335.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 502.379 ; gain = 335.027
---------------------------------------------------------------------------------
ROM "memory" won't be mapped to RAM because it is too sparse.
ROM "memory" won't be mapped to RAM because it is too sparse.
ROM "memory" won't be mapped to RAM because it is too sparse.
ROM "memory" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3848] Net Reset in module/entity ControlUnit does not have driver. [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/ControlUnit.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'DataOut_reg' [D:/vivado/CPU/CPU.srcs/sources_1/imports/cpu/DataMemory.v:39]
WARNING: [Synth 8-3848] Net opCode in module/entity Display does not have driver. [D:/vivado/CPU/CPU.srcs/sources_1/imports/计组实验/Display.v:33]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 288   
	  69 Input      8 Bit        Muxes := 4     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 802   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Display 
Detailed RTL Component Info : 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 10    
Module DataMemory 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 288   
	   2 Input      1 Bit        Muxes := 800   
Module IntructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
+---Muxes : 
	  69 Input      8 Bit        Muxes := 4     
Module RegFile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
Module signZeroExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module SingleCycleCPU 
Detailed RTL Component Info : 
Module CLK_DIV 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Data_Selector 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module DebKey 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SegLED 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module Gen_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 510.867 ; gain = 343.516
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Display has port dispcode[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 512.004 ; gain = 344.652
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 512.004 ; gain = 344.652
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+-------------------------------+--------------------+----------------------+---------------+-------------------+
|Module Name | RTL Object                    | Inference Criteria | Size (depth X width) | Primitives    | Hierarchical Name | 
+------------+-------------------------------+--------------------+----------------------+---------------+-------------------+
|Display     | cpu/registerFile/register_reg | Implied            | 32 X 32              | RAM32M x 12   | Display/ram__1    | 
+------------+-------------------------------+--------------------+----------------------+---------------+-------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[31] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[30] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[29] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[28] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[27] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[26] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[25] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[24] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[23] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[22] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[21] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[20] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[19] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[18] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[17] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[16] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[15] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[14] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[13] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[12] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[11] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[10] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[9] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[8] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[7] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[1] ) is unused and will be removed from module Display.
WARNING: [Synth 8-3332] Sequential element (\cpu/pc/address_reg[0] ) is unused and will be removed from module Display.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 537.813 ; gain = 370.461
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 537.813 ; gain = 370.461
Finished Parallel Section  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 537.813 ; gain = 370.461
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 567.156 ; gain = 399.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 568.168 ; gain = 400.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 612.152 ; gain = 444.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 612.152 ; gain = 444.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 612.152 ; gain = 444.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 612.152 ; gain = 444.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    43|
|3     |INV    |     2|
|4     |LUT1   |    79|
|5     |LUT2   |    25|
|6     |LUT3   |   809|
|7     |LUT4   |    64|
|8     |LUT5   |   246|
|9     |LUT6   |   604|
|10    |MUXF7  |   137|
|11    |RAM32M |    12|
|12    |FDCE   |     5|
|13    |FDRE   |  1098|
|14    |LD     |    32|
|15    |IBUF   |     5|
|16    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |  3175|
|2     |  clk_div        |CLK_DIV        |    67|
|3     |  cpu            |SingleCycleCPU |  2961|
|4     |    DM           |DataMemory     |  1473|
|5     |    alu          |ALU            |    41|
|6     |    pc           |PC             |   665|
|7     |    registerFile |RegFile        |   781|
|8     |  de             |DebKey         |   112|
|9     |  gc             |Gen_Counter    |    15|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 612.152 ; gain = 444.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 612.152 ; gain = 444.801
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2053 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  LD => LDCE: 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 50 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 612.152 ; gain = 423.477
# write_checkpoint Display.dcp
# report_utilization -file Display_utilization_synth.rpt -pb Display_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 612.152 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 29 09:16:24 2018...
