$date
	Wed Nov 26 20:37:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mult4x4_tb $end
$var wire 1 ! Done $end
$var wire 9 " ACC [8:0] $end
$var parameter 32 # DELAY $end
$var reg 4 $ Mcand [3:0] $end
$var reg 4 % Mplier [3:0] $end
$var reg 1 & St $end
$var reg 1 ' clk $end
$scope module UUT $end
$var wire 4 ( Mcand [3:0] $end
$var wire 4 ) Mplier [3:0] $end
$var wire 1 & St $end
$var wire 1 ' clk $end
$var wire 1 * M $end
$var wire 1 ! Done $end
$var reg 9 + ACC [8:0] $end
$var reg 4 , State [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 #
$end
#0
$dumpvars
b1 ,
b10 +
0*
b10 )
b10 (
1'
1&
b10 %
b10 $
b10 "
0!
$end
#1000
0'
#2000
1*
b11 ,
b1 "
b1 +
1'
#3000
0'
#4000
b100 ,
b100001 "
b100001 +
1'
#5000
0'
#6000
0*
b101 ,
b10000 "
b10000 +
1'
#7000
0'
#8000
b111 ,
b1000 "
b1000 +
1'
#9000
0'
#10000
1!
b1001 ,
b100 "
b100 +
1'
#11000
0'
#12000
0!
b0 ,
1'
#13000
0'
#14000
b1 ,
b10 "
b10 +
1'
#15000
0'
