

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Fri Jun  5 20:27:23 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 1.768 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130| 0.390 us | 0.390 us |  130|  130|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      128|      128|         2|          1|          1|   128|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|      65|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      63|    -|
|Register         |        -|      -|       87|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|       87|     128|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln419_fu_126_p2               |     +    |      0|  0|  15|           8|           8|
    |i_fu_104_p2                       |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op16_read_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op18_read_state2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln412_fu_98_p2               |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln416_fu_120_p2              |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  65|          34|          27|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |hs_input_V_TDATA_blk_n   |   9|          2|    1|          2|
    |i_0_i_reg_87             |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         13|   12|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln419_reg_154          |   8|   0|    8|          0|
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |hs_input_V_read_1_reg_159  |  64|   0|   64|          0|
    |i_0_i_reg_87               |   8|   0|    8|          0|
    |icmp_ln416_reg_150         |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  87|   0|   87|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |    Loop_1_proc    | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |    Loop_1_proc    | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |    Loop_1_proc    | return value |
|ap_done                     | out |    1| ap_ctrl_hs |    Loop_1_proc    | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |    Loop_1_proc    | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |    Loop_1_proc    | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |    Loop_1_proc    | return value |
|hs_input_V_TDATA            |  in |   64|    axis    |     hs_input_V    |    pointer   |
|hs_input_V_TVALID           |  in |    1|    axis    |     hs_input_V    |    pointer   |
|hs_input_V_TREADY           | out |    1|    axis    |     hs_input_V    |    pointer   |
|lhs_digits_data_V_address0  | out |    6|  ap_memory | lhs_digits_data_V |     array    |
|lhs_digits_data_V_ce0       | out |    1|  ap_memory | lhs_digits_data_V |     array    |
|lhs_digits_data_V_we0       | out |    1|  ap_memory | lhs_digits_data_V |     array    |
|lhs_digits_data_V_d0        | out |   64|  ap_memory | lhs_digits_data_V |     array    |
|rhs_digits_data_V_address0  | out |    6|  ap_memory | rhs_digits_data_V |     array    |
|rhs_digits_data_V_ce0       | out |    1|  ap_memory | rhs_digits_data_V |     array    |
|rhs_digits_data_V_we0       | out |    1|  ap_memory | rhs_digits_data_V |     array    |
|rhs_digits_data_V_d0        | out |   64|  ap_memory | rhs_digits_data_V |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

