
AnduridPid.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000013a6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00802000  000013a6  0000143a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000077  00802008  00802008  00001442  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001442  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000428  00000000  00000000  0000149e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00008b97  00000000  00000000  000018c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000179f  00000000  00000000  0000a45d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000019a5  00000000  00000000  0000bbfc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000a40  00000000  00000000  0000d5a4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00003a54  00000000  00000000  0000dfe4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000026e8  00000000  00000000  00011a38  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000003c8  00000000  00000000  00014120  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 fe 00 	jmp	0x1fc	; 0x1fc <__ctors_end>
       4:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
       8:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
       c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      10:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      14:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      18:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      1c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      20:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      24:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      28:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      2c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      30:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      34:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      38:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      3c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      40:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      44:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      48:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      4c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      50:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      54:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      58:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      5c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      60:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      64:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      68:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      6c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      70:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      74:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      78:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      7c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      80:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      84:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      88:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      8c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      90:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      94:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      98:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      9c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      a0:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      a4:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      a8:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      ac:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      b0:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      b4:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      b8:	0c 94 80 04 	jmp	0x900	; 0x900 <__vector_46>
      bc:	0c 94 49 01 	jmp	0x292	; 0x292 <__vector_47>
      c0:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      c4:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      c8:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      cc:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      d0:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      d4:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      d8:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      dc:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      e0:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      e4:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      e8:	0c 94 d0 01 	jmp	0x3a0	; 0x3a0 <__vector_58>
      ec:	0c 94 f6 01 	jmp	0x3ec	; 0x3ec <__vector_59>
      f0:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      f4:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      f8:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
      fc:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     100:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     104:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     108:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     10c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     110:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     114:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     118:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     11c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     120:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     124:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     128:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     12c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     130:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     134:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     138:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     13c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     140:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     144:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     148:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     14c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     150:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     154:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     158:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     15c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     160:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     164:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     168:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     16c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     170:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     174:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     178:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     17c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     180:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     184:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     188:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     18c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     190:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     194:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     198:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     19c:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1a0:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1a4:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1a8:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1ac:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1b0:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1b4:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1b8:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1bc:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1c0:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1c4:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1c8:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1cc:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1d0:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1d4:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1d8:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1dc:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1e0:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1e4:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1e8:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1ec:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1f0:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1f4:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>
     1f8:	0c 94 1b 01 	jmp	0x236	; 0x236 <__bad_interrupt>

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	cd bf       	out	0x3d, r28	; 61
     204:	df e2       	ldi	r29, 0x2F	; 47
     206:	de bf       	out	0x3e, r29	; 62

00000208 <__do_copy_data>:
     208:	10 e2       	ldi	r17, 0x20	; 32
     20a:	a0 e0       	ldi	r26, 0x00	; 0
     20c:	b0 e2       	ldi	r27, 0x20	; 32
     20e:	e6 ea       	ldi	r30, 0xA6	; 166
     210:	f3 e1       	ldi	r31, 0x13	; 19
     212:	02 c0       	rjmp	.+4      	; 0x218 <__do_copy_data+0x10>
     214:	05 90       	lpm	r0, Z+
     216:	0d 92       	st	X+, r0
     218:	a8 30       	cpi	r26, 0x08	; 8
     21a:	b1 07       	cpc	r27, r17
     21c:	d9 f7       	brne	.-10     	; 0x214 <__do_copy_data+0xc>

0000021e <__do_clear_bss>:
     21e:	20 e2       	ldi	r18, 0x20	; 32
     220:	a8 e0       	ldi	r26, 0x08	; 8
     222:	b0 e2       	ldi	r27, 0x20	; 32
     224:	01 c0       	rjmp	.+2      	; 0x228 <.do_clear_bss_start>

00000226 <.do_clear_bss_loop>:
     226:	1d 92       	st	X+, r1

00000228 <.do_clear_bss_start>:
     228:	af 37       	cpi	r26, 0x7F	; 127
     22a:	b2 07       	cpc	r27, r18
     22c:	e1 f7       	brne	.-8      	; 0x226 <.do_clear_bss_loop>
     22e:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <main>
     232:	0c 94 d1 09 	jmp	0x13a2	; 0x13a2 <_exit>

00000236 <__bad_interrupt>:
     236:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000023a <adc_init>:
static int8_t offset;

void adc_init(void)
{
    /* Move stored calibration values to ADC A */
    ADC_CalibrationValues_Load(&ADCA);
     23a:	80 e0       	ldi	r24, 0x00	; 0
     23c:	92 e0       	ldi	r25, 0x02	; 2
     23e:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <ADC_CalibrationValues_Load>

    /* Set up ADC A to have signed conversion mode and 12 bit resolution. */
    ADC_ConvMode_and_Resolution_Config(&ADCA, true, ADC_RESOLUTION_12BIT_gc);
     242:	e0 e0       	ldi	r30, 0x00	; 0
     244:	f2 e0       	ldi	r31, 0x02	; 2
     246:	81 81       	ldd	r24, Z+1	; 0x01
     248:	89 7e       	andi	r24, 0xE9	; 233
     24a:	80 61       	ori	r24, 0x10	; 16
     24c:	81 83       	std	Z+1, r24	; 0x01

    // The ADC has different voltage reference options, controlled by the REFSEL bits in the
    // REFCTRL register. Here the internal reference is selected
    // IntVCC = Vcc / 1.6 = 2,0625 V
    ADC_Reference_Config(&ADCA, ADC_REFSEL_INTVCC_gc);
     24e:	82 81       	ldd	r24, Z+2	; 0x02
     250:	8f 78       	andi	r24, 0x8F	; 143
     252:	80 61       	ori	r24, 0x10	; 16
     254:	82 83       	std	Z+2, r24	; 0x02

    // The clock into the ADC decide the maximum sample rate and the conversion time, and
    // this is controlled by the PRESCALER bits in the PRESCALER register. Here, the
    // Peripheral Clock is divided by 64 ( gives 500 KSPS with 32Mhz clock )
    ADC_Prescaler_Config(&ADCA, ADC_PRESCALER_DIV64_gc);
     256:	84 81       	ldd	r24, Z+4	; 0x04
     258:	88 7f       	andi	r24, 0xF8	; 248
     25a:	84 60       	ori	r24, 0x04	; 4
     25c:	84 83       	std	Z+4, r24	; 0x04

    // The used Virtual Channel (CH0) must be set in the correct mode
    // In this task we will use single ended input, so this mode is selected

    /* Setup channel 0 to have single ended input. */
    ADC_Ch_InputMode_and_Gain_Config(&ADCA.CH0,
     25e:	a0 e2       	ldi	r26, 0x20	; 32
     260:	b2 e0       	ldi	r27, 0x02	; 2
     262:	8c 91       	ld	r24, X
     264:	80 7e       	andi	r24, 0xE0	; 224
     266:	81 60       	ori	r24, 0x01	; 1
     268:	8c 93       	st	X, r24
                                     ADC_CH_INPUTMODE_SINGLEENDED_gc,
                                     ADC_CH_GAIN_1X_gc);

    // Setting up the which pins to convert.
    // Note that the negative pin is internally connected to ground
    ADC_Ch_InputMux_Config(&ADCA.CH0, ADC_CH_MUXPOS_PIN8_gc, ADC_CH_MUXNEG_PIN0_gc);
     26a:	80 e4       	ldi	r24, 0x40	; 64
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	8c 93       	st	X, r24


    // Before the ADC can be used it must be enabled
    ADC_Enable(&ADCA);
     270:	80 81       	ld	r24, Z
     272:	81 60       	ori	r24, 0x01	; 1
     274:	80 83       	st	Z, r24


    // Wait until the ADC is ready
    ADC_Wait_8MHz(&ADCA);
     276:	80 e0       	ldi	r24, 0x00	; 0
     278:	92 e0       	ldi	r25, 0x02	; 2
     27a:	0e 94 1c 02 	call	0x438	; 0x438 <ADC_Wait_8MHz>

    /* Get offset value for ADCA.  */
    offset = ADC_Offset_Get_Signed(&ADCA, &(ADCA.CH0), true);
     27e:	41 e0       	ldi	r20, 0x01	; 1
     280:	60 e2       	ldi	r22, 0x20	; 32
     282:	72 e0       	ldi	r23, 0x02	; 2
     284:	80 e0       	ldi	r24, 0x00	; 0
     286:	92 e0       	ldi	r25, 0x02	; 2
     288:	0e 94 27 02 	call	0x44e	; 0x44e <ADC_Offset_Get_Signed>
     28c:	80 93 08 20 	sts	0x2008, r24
     290:	08 95       	ret

00000292 <__vector_47>:

volatile uint32_t systick = 0;

// Systick interrupt service
ISR(SYSTICK_TIMER_INTERRUPT)
{
     292:	1f 92       	push	r1
     294:	0f 92       	push	r0
     296:	0f b6       	in	r0, 0x3f	; 63
     298:	0f 92       	push	r0
     29a:	11 24       	eor	r1, r1
     29c:	8f 93       	push	r24
     29e:	9f 93       	push	r25
     2a0:	af 93       	push	r26
     2a2:	bf 93       	push	r27
    systick++;
     2a4:	80 91 09 20 	lds	r24, 0x2009
     2a8:	90 91 0a 20 	lds	r25, 0x200A
     2ac:	a0 91 0b 20 	lds	r26, 0x200B
     2b0:	b0 91 0c 20 	lds	r27, 0x200C
     2b4:	01 96       	adiw	r24, 0x01	; 1
     2b6:	a1 1d       	adc	r26, r1
     2b8:	b1 1d       	adc	r27, r1
     2ba:	80 93 09 20 	sts	0x2009, r24
     2be:	90 93 0a 20 	sts	0x200A, r25
     2c2:	a0 93 0b 20 	sts	0x200B, r26
     2c6:	b0 93 0c 20 	sts	0x200C, r27
}
     2ca:	bf 91       	pop	r27
     2cc:	af 91       	pop	r26
     2ce:	9f 91       	pop	r25
     2d0:	8f 91       	pop	r24
     2d2:	0f 90       	pop	r0
     2d4:	0f be       	out	0x3f, r0	; 63
     2d6:	0f 90       	pop	r0
     2d8:	1f 90       	pop	r1
     2da:	18 95       	reti

000002dc <radio_init>:

// USART data struct used in task
USART_data_t USART_data;

void radio_init(uint32_t baud)
{
     2dc:	cf 92       	push	r12
     2de:	df 92       	push	r13
     2e0:	ef 92       	push	r14
     2e2:	ff 92       	push	r15
     2e4:	cf 93       	push	r28
     2e6:	df 93       	push	r29
     2e8:	6b 01       	movw	r12, r22
     2ea:	7c 01       	movw	r14, r24
    // (TX) as output
    COMPORT.DIRSET   = (1<<TXD);
     2ec:	e0 e8       	ldi	r30, 0x80	; 128
     2ee:	f6 e0       	ldi	r31, 0x06	; 6
     2f0:	88 e0       	ldi	r24, 0x08	; 8
     2f2:	81 83       	std	Z+1, r24	; 0x01
    // (RX) as input
    COMPORT.DIRCLR   = (1<<RXD);
     2f4:	84 e0       	ldi	r24, 0x04	; 4
     2f6:	82 83       	std	Z+2, r24	; 0x02

    // Use USARTE0 and initialize buffers
    USART_InterruptDriver_Initialize(&USART_data, &RADIO_USART, USART_DREINTLVL_LO_gc);
     2f8:	41 e0       	ldi	r20, 0x01	; 1
     2fa:	60 ea       	ldi	r22, 0xA0	; 160
     2fc:	7a e0       	ldi	r23, 0x0A	; 10
     2fe:	8d e0       	ldi	r24, 0x0D	; 13
     300:	90 e2       	ldi	r25, 0x20	; 32
     302:	0e 94 04 04 	call	0x808	; 0x808 <USART_InterruptDriver_Initialize>

    // USARTE0, 8 Data bits, No Parity, 1 Stop bit
    USART_Format_Set(USART_data.usart, USART_CHSIZE_8BIT_gc, USART_PMODE_DISABLED_gc, false);
     306:	c0 91 0d 20 	lds	r28, 0x200D
     30a:	d0 91 0e 20 	lds	r29, 0x200E
     30e:	83 e0       	ldi	r24, 0x03	; 3
     310:	8d 83       	std	Y+5, r24	; 0x05

    // Enable RXC interrupt
    USART_RxdInterruptLevel_Set(USART_data.usart, USART_RXCINTLVL_LO_gc);
     312:	8b 81       	ldd	r24, Y+3	; 0x03
     314:	8f 7c       	andi	r24, 0xCF	; 207
     316:	80 61       	ori	r24, 0x10	; 16
     318:	8b 83       	std	Y+3, r24	; 0x03

    // Set Baudrate
    USART_Baudrate_Set(&RADIO_USART, (((F_CPU)/(16*baud))) , 0);
     31a:	cc 0c       	add	r12, r12
     31c:	dd 1c       	adc	r13, r13
     31e:	ee 1c       	adc	r14, r14
     320:	ff 1c       	adc	r15, r15
     322:	cc 0c       	add	r12, r12
     324:	dd 1c       	adc	r13, r13
     326:	ee 1c       	adc	r14, r14
     328:	ff 1c       	adc	r15, r15
     32a:	a7 01       	movw	r20, r14
     32c:	96 01       	movw	r18, r12
     32e:	22 0f       	add	r18, r18
     330:	33 1f       	adc	r19, r19
     332:	44 1f       	adc	r20, r20
     334:	55 1f       	adc	r21, r21
     336:	22 0f       	add	r18, r18
     338:	33 1f       	adc	r19, r19
     33a:	44 1f       	adc	r20, r20
     33c:	55 1f       	adc	r21, r21
     33e:	60 e0       	ldi	r22, 0x00	; 0
     340:	78 e4       	ldi	r23, 0x48	; 72
     342:	88 ee       	ldi	r24, 0xE8	; 232
     344:	91 e0       	ldi	r25, 0x01	; 1
     346:	0e 94 e4 06 	call	0xdc8	; 0xdc8 <__udivmodsi4>
     34a:	e0 ea       	ldi	r30, 0xA0	; 160
     34c:	fa e0       	ldi	r31, 0x0A	; 10
     34e:	26 83       	std	Z+6, r18	; 0x06
     350:	bb 27       	eor	r27, r27
     352:	a5 2f       	mov	r26, r21
     354:	94 2f       	mov	r25, r20
     356:	83 2f       	mov	r24, r19
     358:	87 83       	std	Z+7, r24	; 0x07
    //USART_Baudrate_Set(&RADIO_USART, 32 , 0);
    /* Enable both RX and TX. */
    USART_Rx_Enable(USART_data.usart);
     35a:	8c 81       	ldd	r24, Y+4	; 0x04
     35c:	80 61       	ori	r24, 0x10	; 16
     35e:	8c 83       	std	Y+4, r24	; 0x04
    USART_Tx_Enable(USART_data.usart);
     360:	8c 81       	ldd	r24, Y+4	; 0x04
     362:	88 60       	ori	r24, 0x08	; 8
     364:	8c 83       	std	Y+4, r24	; 0x04

    // Enable PMIC interrupt level low
    PMIC.CTRL |= PMIC_LOLVLEX_bm;
     366:	e0 ea       	ldi	r30, 0xA0	; 160
     368:	f0 e0       	ldi	r31, 0x00	; 0
     36a:	82 81       	ldd	r24, Z+2	; 0x02
     36c:	81 60       	ori	r24, 0x01	; 1
     36e:	82 83       	std	Z+2, r24	; 0x02

    // Enable global interrupts
    sei();
     370:	78 94       	sei

}
     372:	df 91       	pop	r29
     374:	cf 91       	pop	r28
     376:	ff 90       	pop	r15
     378:	ef 90       	pop	r14
     37a:	df 90       	pop	r13
     37c:	cf 90       	pop	r12
     37e:	08 95       	ret

00000380 <radio_puts>:
        }
    }
}

void radio_puts(char* stringPtr)
{
     380:	cf 93       	push	r28
     382:	df 93       	push	r29
     384:	ec 01       	movw	r28, r24
    while (*stringPtr)
     386:	06 c0       	rjmp	.+12     	; 0x394 <radio_puts+0x14>
    {
        if(USART_TXBuffer_PutByte(&USART_data, *stringPtr))
     388:	8d e0       	ldi	r24, 0x0D	; 13
     38a:	90 e2       	ldi	r25, 0x20	; 32
     38c:	0e 94 1f 04 	call	0x83e	; 0x83e <USART_TXBuffer_PutByte>
     390:	81 11       	cpse	r24, r1
        {
            stringPtr++;
     392:	21 96       	adiw	r28, 0x01	; 1
    }
}

void radio_puts(char* stringPtr)
{
    while (*stringPtr)
     394:	68 81       	ld	r22, Y
     396:	61 11       	cpse	r22, r1
     398:	f7 cf       	rjmp	.-18     	; 0x388 <radio_puts+0x8>
        if(USART_TXBuffer_PutByte(&USART_data, *stringPtr))
        {
            stringPtr++;
        }
    }
}
     39a:	df 91       	pop	r29
     39c:	cf 91       	pop	r28
     39e:	08 95       	ret

000003a0 <__vector_58>:
//  Receive complete interrupt service routine.
//  Calls the common receive complete handler with pointer to the correct USART
//  as argument.

ISR( RADIO_USART_RXC_vect ) // Note that this vector name is a define mapped to the correct interrupt vector
{
     3a0:	1f 92       	push	r1
     3a2:	0f 92       	push	r0
     3a4:	0f b6       	in	r0, 0x3f	; 63
     3a6:	0f 92       	push	r0
     3a8:	11 24       	eor	r1, r1
     3aa:	2f 93       	push	r18
     3ac:	3f 93       	push	r19
     3ae:	4f 93       	push	r20
     3b0:	5f 93       	push	r21
     3b2:	6f 93       	push	r22
     3b4:	7f 93       	push	r23
     3b6:	8f 93       	push	r24
     3b8:	9f 93       	push	r25
     3ba:	af 93       	push	r26
     3bc:	bf 93       	push	r27
     3be:	ef 93       	push	r30
     3c0:	ff 93       	push	r31
    // See "board.h"
    USART_RXComplete( &USART_data );
     3c2:	8d e0       	ldi	r24, 0x0D	; 13
     3c4:	90 e2       	ldi	r25, 0x20	; 32
     3c6:	0e 94 3f 04 	call	0x87e	; 0x87e <USART_RXComplete>
}
     3ca:	ff 91       	pop	r31
     3cc:	ef 91       	pop	r30
     3ce:	bf 91       	pop	r27
     3d0:	af 91       	pop	r26
     3d2:	9f 91       	pop	r25
     3d4:	8f 91       	pop	r24
     3d6:	7f 91       	pop	r23
     3d8:	6f 91       	pop	r22
     3da:	5f 91       	pop	r21
     3dc:	4f 91       	pop	r20
     3de:	3f 91       	pop	r19
     3e0:	2f 91       	pop	r18
     3e2:	0f 90       	pop	r0
     3e4:	0f be       	out	0x3f, r0	; 63
     3e6:	0f 90       	pop	r0
     3e8:	1f 90       	pop	r1
     3ea:	18 95       	reti

000003ec <__vector_59>:
//  Data register empty  interrupt service routine.
//  Calls the common data register empty complete handler with pointer to the
//  correct USART as argument.

ISR( RADIO_USART_DRE_vect ) // Note that this vector name is a define mapped to the correct interrupt vector
{
     3ec:	1f 92       	push	r1
     3ee:	0f 92       	push	r0
     3f0:	0f b6       	in	r0, 0x3f	; 63
     3f2:	0f 92       	push	r0
     3f4:	11 24       	eor	r1, r1
     3f6:	2f 93       	push	r18
     3f8:	3f 93       	push	r19
     3fa:	4f 93       	push	r20
     3fc:	5f 93       	push	r21
     3fe:	6f 93       	push	r22
     400:	7f 93       	push	r23
     402:	8f 93       	push	r24
     404:	9f 93       	push	r25
     406:	af 93       	push	r26
     408:	bf 93       	push	r27
     40a:	ef 93       	push	r30
     40c:	ff 93       	push	r31
    // See "board.h"
    USART_DataRegEmpty( &USART_data );
     40e:	8d e0       	ldi	r24, 0x0D	; 13
     410:	90 e2       	ldi	r25, 0x20	; 32
     412:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <USART_DataRegEmpty>
     416:	ff 91       	pop	r31
     418:	ef 91       	pop	r30
     41a:	bf 91       	pop	r27
     41c:	af 91       	pop	r26
     41e:	9f 91       	pop	r25
     420:	8f 91       	pop	r24
     422:	7f 91       	pop	r23
     424:	6f 91       	pop	r22
     426:	5f 91       	pop	r21
     428:	4f 91       	pop	r20
     42a:	3f 91       	pop	r19
     42c:	2f 91       	pop	r18
     42e:	0f 90       	pop	r0
     430:	0f be       	out	0x3f, r0	; 63
     432:	0f 90       	pop	r0
     434:	1f 90       	pop	r1
     436:	18 95       	reti

00000438 <ADC_Wait_8MHz>:
 *        than 8 MHz use the ADC_wait_32MHz function.
 *
 *  \param  adc Pointer to ADC module register section.
 */
void ADC_Wait_8MHz(ADC_t * adc)
{
     438:	fc 01       	movw	r30, r24
    /* Store old prescaler value. */
    uint8_t prescaler_val = adc->PRESCALER;
     43a:	84 81       	ldd	r24, Z+4	; 0x04

    /* Set prescaler value to minimum value. */
    adc->PRESCALER = ADC_PRESCALER_DIV4_gc;
     43c:	14 82       	std	Z+4, r1	; 0x04
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     43e:	af ef       	ldi	r26, 0xFF	; 255
     440:	b1 e0       	ldi	r27, 0x01	; 1
     442:	11 97       	sbiw	r26, 0x01	; 1
     444:	f1 f7       	brne	.-4      	; 0x442 <ADC_Wait_8MHz+0xa>
     446:	00 c0       	rjmp	.+0      	; 0x448 <ADC_Wait_8MHz+0x10>
     448:	00 00       	nop

    /* Wait 4*COMMON_MODE_CYCLES for common mode to settle. */
    _delay_us(4*COMMON_MODE_CYCLES);

    /* Set prescaler to old value*/
    adc->PRESCALER = prescaler_val;
     44a:	84 83       	std	Z+4, r24	; 0x04
     44c:	08 95       	ret

0000044e <ADC_Offset_Get_Signed>:
 *  \param oversampling false for one measurement. true for averaging several measurements.
 *
 *  \return Offset on the selected ADC
 */
int8_t ADC_Offset_Get_Signed(ADC_t * adc, ADC_CH_t *ch, bool oversampling)
{
     44e:	fb 01       	movw	r30, r22
    if (oversampling)
     450:	44 23       	and	r20, r20
     452:	e1 f0       	breq	.+56     	; 0x48c <ADC_Offset_Get_Signed+0x3e>
     454:	84 e0       	ldi	r24, 0x04	; 4
     456:	90 e0       	ldi	r25, 0x00	; 0
     458:	20 e0       	ldi	r18, 0x00	; 0
     45a:	30 e0       	ldi	r19, 0x00	; 0
int16_t ADC_ResultCh_GetWord_Signed(ADC_CH_t * adc_ch, int8_t signedOffset)
{
    int16_t answer;

    /* Clear interrupt flag.*/
    adc_ch->INTFLAGS = ADC_CH_CHIF_bm;
     45c:	61 e0       	ldi	r22, 0x01	; 1
    {
        int16_t offset=0;
        for (int i=0; i<4; i++)
        {
            /* Do one conversion to find offset. */
            ADC_Ch_Conversion_Start(ch);
     45e:	40 81       	ld	r20, Z
     460:	40 68       	ori	r20, 0x80	; 128
     462:	40 83       	st	Z, r20

            do
            {
            }
            while (!ADC_Ch_Conversion_Complete(ch));
     464:	43 81       	ldd	r20, Z+3	; 0x03
     466:	40 ff       	sbrs	r20, 0
     468:	fd cf       	rjmp	.-6      	; 0x464 <ADC_Offset_Get_Signed+0x16>
int16_t ADC_ResultCh_GetWord_Signed(ADC_CH_t * adc_ch, int8_t signedOffset)
{
    int16_t answer;

    /* Clear interrupt flag.*/
    adc_ch->INTFLAGS = ADC_CH_CHIF_bm;
     46a:	63 83       	std	Z+3, r22	; 0x03

    /* Return result register contents*/
    answer = adc_ch->RES - signedOffset;
     46c:	44 81       	ldd	r20, Z+4	; 0x04
     46e:	55 81       	ldd	r21, Z+5	; 0x05

            do
            {
            }
            while (!ADC_Ch_Conversion_Complete(ch));
            offset += ADC_ResultCh_GetWord_Signed(ch, 0x00);
     470:	24 0f       	add	r18, r20
     472:	35 1f       	adc	r19, r21
     474:	01 97       	sbiw	r24, 0x01	; 1
int8_t ADC_Offset_Get_Signed(ADC_t * adc, ADC_CH_t *ch, bool oversampling)
{
    if (oversampling)
    {
        int16_t offset=0;
        for (int i=0; i<4; i++)
     476:	00 97       	sbiw	r24, 0x00	; 0
     478:	91 f7       	brne	.-28     	; 0x45e <ADC_Offset_Get_Signed+0x10>
            {
            }
            while (!ADC_Ch_Conversion_Complete(ch));
            offset += ADC_ResultCh_GetWord_Signed(ch, 0x00);
        }
        return ((int8_t)(offset/4));
     47a:	c9 01       	movw	r24, r18
     47c:	99 23       	and	r25, r25
     47e:	0c f4       	brge	.+2      	; 0x482 <ADC_Offset_Get_Signed+0x34>
     480:	03 96       	adiw	r24, 0x03	; 3
     482:	95 95       	asr	r25
     484:	87 95       	ror	r24
     486:	95 95       	asr	r25
     488:	87 95       	ror	r24
     48a:	08 95       	ret
    else
    {
        int8_t offset=0;

        /* Do one conversion to find offset. */
        ADC_Ch_Conversion_Start(ch);
     48c:	80 81       	ld	r24, Z
     48e:	80 68       	ori	r24, 0x80	; 128
     490:	80 83       	st	Z, r24

        do
        {
        }
        while (!ADC_Ch_Conversion_Complete(ch));
     492:	83 81       	ldd	r24, Z+3	; 0x03
     494:	80 ff       	sbrs	r24, 0
     496:	fd cf       	rjmp	.-6      	; 0x492 <ADC_Offset_Get_Signed+0x44>
int16_t ADC_ResultCh_GetWord_Signed(ADC_CH_t * adc_ch, int8_t signedOffset)
{
    int16_t answer;

    /* Clear interrupt flag.*/
    adc_ch->INTFLAGS = ADC_CH_CHIF_bm;
     498:	81 e0       	ldi	r24, 0x01	; 1
     49a:	83 83       	std	Z+3, r24	; 0x03

    /* Return result register contents*/
    answer = adc_ch->RES - signedOffset;
     49c:	84 81       	ldd	r24, Z+4	; 0x04
     49e:	95 81       	ldd	r25, Z+5	; 0x05
        while (!ADC_Ch_Conversion_Complete(ch));
        offset = (uint8_t)ADC_ResultCh_GetWord_Signed(ch, 0x00);

        return offset;
    }
}
     4a0:	08 95       	ret

000004a2 <SP_ReadCalibrationByte>:
uint8_t SP_ReadCalibrationByte( uint8_t index )
{
    uint8_t result;

    /* Load the NVM Command register to read the calibration row. */
    NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
     4a2:	92 e0       	ldi	r25, 0x02	; 2
     4a4:	90 93 ca 01 	sts	0x01CA, r25
    result = pgm_read_byte(index);
     4a8:	e8 2f       	mov	r30, r24
     4aa:	f0 e0       	ldi	r31, 0x00	; 0
     4ac:	84 91       	lpm	r24, Z

    /* Clean up NVM Command register. */
    NVM_CMD = NVM_CMD_NO_OPERATION_gc;
     4ae:	10 92 ca 01 	sts	0x01CA, r1

    return result;
}
     4b2:	08 95       	ret

000004b4 <ADC_CalibrationValues_Load>:
 *  register. The calibration data reduces the non-linearity error in the adc.
 *
 *  \param  adc          Pointer to ADC module register section.
 */
void ADC_CalibrationValues_Load(ADC_t * adc)
{
     4b4:	cf 93       	push	r28
     4b6:	df 93       	push	r29
     4b8:	ec 01       	movw	r28, r24
    if (&ADCA == adc)
     4ba:	c1 15       	cp	r28, r1
     4bc:	82 e0       	ldi	r24, 0x02	; 2
     4be:	d8 07       	cpc	r29, r24
     4c0:	59 f4       	brne	.+22     	; 0x4d8 <ADC_CalibrationValues_Load+0x24>
    {
        /* Get ADCACAL0 from production signature . */
        adc->CALL = SP_ReadCalibrationByte( PROD_SIGNATURES_START + ADCACAL0_offset );
     4c2:	80 e2       	ldi	r24, 0x20	; 32
     4c4:	0e 94 51 02 	call	0x4a2	; 0x4a2 <SP_ReadCalibrationByte>
     4c8:	c0 e0       	ldi	r28, 0x00	; 0
     4ca:	d2 e0       	ldi	r29, 0x02	; 2
     4cc:	8c 87       	std	Y+12, r24	; 0x0c
        adc->CALH = SP_ReadCalibrationByte( PROD_SIGNATURES_START + ADCACAL1_offset );
     4ce:	81 e2       	ldi	r24, 0x21	; 33
     4d0:	0e 94 51 02 	call	0x4a2	; 0x4a2 <SP_ReadCalibrationByte>
     4d4:	8d 87       	std	Y+13, r24	; 0x0d
     4d6:	08 c0       	rjmp	.+16     	; 0x4e8 <ADC_CalibrationValues_Load+0x34>
    }
    else
    {
        /* Get ADCBCAL0 from production signature  */
        adc->CALL = SP_ReadCalibrationByte( PROD_SIGNATURES_START + ADCBCAL0_offset );
     4d8:	84 e2       	ldi	r24, 0x24	; 36
     4da:	0e 94 51 02 	call	0x4a2	; 0x4a2 <SP_ReadCalibrationByte>
     4de:	8c 87       	std	Y+12, r24	; 0x0c
        adc->CALH = SP_ReadCalibrationByte( PROD_SIGNATURES_START + ADCBCAL1_offset );
     4e0:	85 e2       	ldi	r24, 0x25	; 37
     4e2:	0e 94 51 02 	call	0x4a2	; 0x4a2 <SP_ReadCalibrationByte>
     4e6:	8d 87       	std	Y+13, r24	; 0x0d
    }
}
     4e8:	df 91       	pop	r29
     4ea:	cf 91       	pop	r28
     4ec:	08 95       	ret

000004ee <CCPWrite>:
 *
 *  \param address A pointer to the address to write to.
 *  \param value   The value to put in to the register.
 */
void CCPWrite( volatile uint8_t * address, uint8_t value )
{
     4ee:	0f 93       	push	r16
     4f0:	cf 93       	push	r28
     4f2:	df 93       	push	r29
     4f4:	1f 92       	push	r1
     4f6:	cd b7       	in	r28, 0x3d	; 61
     4f8:	de b7       	in	r29, 0x3e	; 62

    // Restore global interrupt setting from scratch register.
    asm("out  0x3F, R1");

#elif defined __GNUC__
    AVR_ENTER_CRITICAL_REGION( );
     4fa:	2f b7       	in	r18, 0x3f	; 63
     4fc:	29 83       	std	Y+1, r18	; 0x01
     4fe:	f8 94       	cli
    volatile uint8_t * tmpAddr = address;
#ifdef RAMPZ
    RAMPZ = 0;
     500:	1b be       	out	0x3b, r1	; 59
#endif
    asm volatile(
     502:	fc 01       	movw	r30, r24
     504:	08 ed       	ldi	r16, 0xD8	; 216
     506:	04 bf       	out	0x34, r16	; 52
     508:	60 83       	st	Z, r22
        :
        : "r" (tmpAddr), "r" (value), "M" (CCP_IOREG_gc), "i" (&CCP)
        : "r16", "r30", "r31"
    );

    AVR_LEAVE_CRITICAL_REGION( );
     50a:	89 81       	ldd	r24, Y+1	; 0x01
     50c:	8f bf       	out	0x3f, r24	; 63
#endif
}
     50e:	0f 90       	pop	r0
     510:	df 91       	pop	r29
     512:	cf 91       	pop	r28
     514:	0f 91       	pop	r16
     516:	08 95       	ret

00000518 <CLKSYS_Prescalers_Config>:
 *                      of (1,1), (1,2), (4,1) or (2,2).
 */
void CLKSYS_Prescalers_Config( CLK_PSADIV_t PSAfactor,
                               CLK_PSBCDIV_t PSBCfactor )
{
    uint8_t PSconfig = (uint8_t) PSAfactor | PSBCfactor;
     518:	68 2b       	or	r22, r24
    CCPWrite( &CLK.PSCTRL, PSconfig );
     51a:	81 e4       	ldi	r24, 0x41	; 65
     51c:	90 e0       	ldi	r25, 0x00	; 0
     51e:	0e 94 77 02 	call	0x4ee	; 0x4ee <CCPWrite>
     522:	08 95       	ret

00000524 <CLKSYS_Main_ClockSource_Select>:
 *                       prescaler block.
 *
 *  \return  Non-zero if change was successful.
 */
uint8_t CLKSYS_Main_ClockSource_Select( CLK_SCLKSEL_t clockSource )
{
     524:	1f 93       	push	r17
     526:	cf 93       	push	r28
     528:	df 93       	push	r29
     52a:	18 2f       	mov	r17, r24
    uint8_t clkCtrl = ( CLK.CTRL & ~CLK_SCLKSEL_gm ) | clockSource;
     52c:	c0 e4       	ldi	r28, 0x40	; 64
     52e:	d0 e0       	ldi	r29, 0x00	; 0
     530:	68 81       	ld	r22, Y
     532:	68 7f       	andi	r22, 0xF8	; 248
     534:	68 2b       	or	r22, r24
    CCPWrite( &CLK.CTRL, clkCtrl );
     536:	80 e4       	ldi	r24, 0x40	; 64
     538:	90 e0       	ldi	r25, 0x00	; 0
     53a:	0e 94 77 02 	call	0x4ee	; 0x4ee <CCPWrite>
    clkCtrl = ( CLK.CTRL & clockSource );
     53e:	88 81       	ld	r24, Y
    return clkCtrl;
}
     540:	81 23       	and	r24, r17
     542:	df 91       	pop	r29
     544:	cf 91       	pop	r28
     546:	1f 91       	pop	r17
     548:	08 95       	ret

0000054a <QDEC_Port_Setup>:
 * \param invIO     True if IO pins should be inverted.
 *
 * \return bool     True if setup was ok, false if any errors.
 */
bool QDEC_Port_Setup(PORT_t * qPort, uint8_t qPin, bool useIndex, bool invIO)
{
     54a:	fc 01       	movw	r30, r24
    /* Make setup depending on if Index signal is used. */
    if(useIndex)
     54c:	44 23       	and	r20, r20
     54e:	f9 f0       	breq	.+62     	; 0x58e <QDEC_Port_Setup+0x44>
    {
        if(qPin > 5)
     550:	66 30       	cpi	r22, 0x06	; 6
     552:	f0 f5       	brcc	.+124    	; 0x5d0 <QDEC_Port_Setup+0x86>
        {
            return false;
        }
        qPort->DIRCLR = (0x07<<qPin);
     554:	87 e0       	ldi	r24, 0x07	; 7
     556:	90 e0       	ldi	r25, 0x00	; 0
     558:	06 2e       	mov	r0, r22
     55a:	02 c0       	rjmp	.+4      	; 0x560 <QDEC_Port_Setup+0x16>
     55c:	88 0f       	add	r24, r24
     55e:	99 1f       	adc	r25, r25
     560:	0a 94       	dec	r0
     562:	e2 f7       	brpl	.-8      	; 0x55c <QDEC_Port_Setup+0x12>
     564:	82 83       	std	Z+2, r24	; 0x02

        /* Configure Index signal sensing. */
        PORTCFG.MPCMASK = (0x04<<qPin);
     566:	84 e0       	ldi	r24, 0x04	; 4
     568:	90 e0       	ldi	r25, 0x00	; 0
     56a:	06 2e       	mov	r0, r22
     56c:	02 c0       	rjmp	.+4      	; 0x572 <QDEC_Port_Setup+0x28>
     56e:	88 0f       	add	r24, r24
     570:	99 1f       	adc	r25, r25
     572:	0a 94       	dec	r0
     574:	e2 f7       	brpl	.-8      	; 0x56e <QDEC_Port_Setup+0x24>
     576:	80 93 b0 00 	sts	0x00B0, r24
        qPort->PIN0CTRL = (qPort->PIN0CTRL & ~PORT_ISC_gm) | PORT_ISC_BOTHEDGES_gc
     57a:	80 89       	ldd	r24, Z+16	; 0x10
     57c:	88 7f       	andi	r24, 0xF8	; 248
     57e:	22 23       	and	r18, r18
     580:	11 f0       	breq	.+4      	; 0x586 <QDEC_Port_Setup+0x3c>
     582:	90 e4       	ldi	r25, 0x40	; 64
     584:	01 c0       	rjmp	.+2      	; 0x588 <QDEC_Port_Setup+0x3e>
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	89 2b       	or	r24, r25
     58a:	80 8b       	std	Z+16, r24	; 0x10
     58c:	0b c0       	rjmp	.+22     	; 0x5a4 <QDEC_Port_Setup+0x5a>


    }
    else
    {
        if(qPin > 6)
     58e:	67 30       	cpi	r22, 0x07	; 7
     590:	08 f5       	brcc	.+66     	; 0x5d4 <QDEC_Port_Setup+0x8a>
        {
            return false;
        }
        qPort->DIRCLR = (0x03<<qPin);
     592:	83 e0       	ldi	r24, 0x03	; 3
     594:	90 e0       	ldi	r25, 0x00	; 0
     596:	06 2e       	mov	r0, r22
     598:	02 c0       	rjmp	.+4      	; 0x59e <QDEC_Port_Setup+0x54>
     59a:	88 0f       	add	r24, r24
     59c:	99 1f       	adc	r25, r25
     59e:	0a 94       	dec	r0
     5a0:	e2 f7       	brpl	.-8      	; 0x59a <QDEC_Port_Setup+0x50>
     5a2:	82 83       	std	Z+2, r24	; 0x02
    }

    /* Set QDPH0 and QDPH1 sensing level. */
    PORTCFG.MPCMASK = (0x03<<qPin);
     5a4:	83 e0       	ldi	r24, 0x03	; 3
     5a6:	90 e0       	ldi	r25, 0x00	; 0
     5a8:	ac 01       	movw	r20, r24
     5aa:	02 c0       	rjmp	.+4      	; 0x5b0 <QDEC_Port_Setup+0x66>
     5ac:	44 0f       	add	r20, r20
     5ae:	55 1f       	adc	r21, r21
     5b0:	6a 95       	dec	r22
     5b2:	e2 f7       	brpl	.-8      	; 0x5ac <QDEC_Port_Setup+0x62>
     5b4:	40 93 b0 00 	sts	0x00B0, r20
    qPort->PIN0CTRL = (qPort->PIN0CTRL & ~PORT_ISC_gm) | PORT_ISC_LEVEL_gc
     5b8:	80 89       	ldd	r24, Z+16	; 0x10
     5ba:	88 7f       	andi	r24, 0xF8	; 248
     5bc:	83 60       	ori	r24, 0x03	; 3
     5be:	22 23       	and	r18, r18
     5c0:	11 f0       	breq	.+4      	; 0x5c6 <QDEC_Port_Setup+0x7c>
     5c2:	90 e4       	ldi	r25, 0x40	; 64
     5c4:	01 c0       	rjmp	.+2      	; 0x5c8 <QDEC_Port_Setup+0x7e>
     5c6:	90 e0       	ldi	r25, 0x00	; 0
     5c8:	89 2b       	or	r24, r25
     5ca:	80 8b       	std	Z+16, r24	; 0x10
                      | (invIO ? PORT_INVEN_bm : 0);

    return true;
     5cc:	81 e0       	ldi	r24, 0x01	; 1
     5ce:	08 95       	ret
    /* Make setup depending on if Index signal is used. */
    if(useIndex)
    {
        if(qPin > 5)
        {
            return false;
     5d0:	80 e0       	ldi	r24, 0x00	; 0
     5d2:	08 95       	ret
    }
    else
    {
        if(qPin > 6)
        {
            return false;
     5d4:	80 e0       	ldi	r24, 0x00	; 0
    PORTCFG.MPCMASK = (0x03<<qPin);
    qPort->PIN0CTRL = (qPort->PIN0CTRL & ~PORT_ISC_gm) | PORT_ISC_LEVEL_gc
                      | (invIO ? PORT_INVEN_bm : 0);

    return true;
}
     5d6:	08 95       	ret

000005d8 <QDEC_EVSYS_Setup>:
bool QDEC_EVSYS_Setup(uint8_t qEvMux,
                      EVSYS_CHMUX_t qPinInput,
                      bool useIndex,
                      EVSYS_QDIRM_t qIndexState )
{
    switch (qEvMux)
     5d8:	82 30       	cpi	r24, 0x02	; 2
     5da:	a9 f0       	breq	.+42     	; 0x606 <QDEC_EVSYS_Setup+0x2e>
     5dc:	84 30       	cpi	r24, 0x04	; 4
     5de:	21 f1       	breq	.+72     	; 0x628 <QDEC_EVSYS_Setup+0x50>
     5e0:	81 11       	cpse	r24, r1
     5e2:	33 c0       	rjmp	.+102    	; 0x64a <QDEC_EVSYS_Setup+0x72>
    {
        case 0:

            /* Configure event channel 0 for quadrature decoding of pins. */
            EVSYS.CH0MUX = qPinInput;
     5e4:	e0 e8       	ldi	r30, 0x80	; 128
     5e6:	f1 e0       	ldi	r31, 0x01	; 1
     5e8:	60 83       	st	Z, r22
            EVSYS.CH0CTRL = EVSYS_QDEN_bm | EVSYS_DIGFILT_2SAMPLES_gc;
     5ea:	89 e0       	ldi	r24, 0x09	; 9
     5ec:	80 87       	std	Z+8, r24	; 0x08
            if(useIndex)
     5ee:	44 23       	and	r20, r20
     5f0:	71 f1       	breq	.+92     	; 0x64e <QDEC_EVSYS_Setup+0x76>
            {
                /*  Configure event channel 1 as index channel. Note
                 *  that when enabling Index in channel n, the channel
                 *  n+1 must be configured for the index signal.*/
                EVSYS.CH1MUX = qPinInput + 2;
     5f2:	6e 5f       	subi	r22, 0xFE	; 254
     5f4:	61 83       	std	Z+1, r22	; 0x01
                EVSYS.CH1CTRL = EVSYS_DIGFILT_2SAMPLES_gc;
     5f6:	81 e0       	ldi	r24, 0x01	; 1
     5f8:	81 87       	std	Z+9, r24	; 0x09
                EVSYS.CH0CTRL |= (uint8_t) qIndexState | EVSYS_QDIEN_bm;
     5fa:	80 85       	ldd	r24, Z+8	; 0x08
     5fc:	80 61       	ori	r24, 0x10	; 16
     5fe:	28 2b       	or	r18, r24
     600:	20 87       	std	Z+8, r18	; 0x08
            }
            break;
        default:
            return false;
    }
    return true;
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	08 95       	ret
                EVSYS.CH0CTRL |= (uint8_t) qIndexState | EVSYS_QDIEN_bm;

            }
            break;
        case 2:
            EVSYS.CH2MUX = qPinInput;
     606:	e0 e8       	ldi	r30, 0x80	; 128
     608:	f1 e0       	ldi	r31, 0x01	; 1
     60a:	62 83       	std	Z+2, r22	; 0x02
            EVSYS.CH2CTRL = EVSYS_QDEN_bm | EVSYS_DIGFILT_2SAMPLES_gc;
     60c:	89 e0       	ldi	r24, 0x09	; 9
     60e:	82 87       	std	Z+10, r24	; 0x0a
            if(useIndex)
     610:	44 23       	and	r20, r20
     612:	f9 f0       	breq	.+62     	; 0x652 <QDEC_EVSYS_Setup+0x7a>
            {
                EVSYS.CH3MUX = qPinInput + 2;
     614:	6e 5f       	subi	r22, 0xFE	; 254
     616:	63 83       	std	Z+3, r22	; 0x03
                EVSYS.CH3CTRL = EVSYS_DIGFILT_2SAMPLES_gc;
     618:	81 e0       	ldi	r24, 0x01	; 1
     61a:	83 87       	std	Z+11, r24	; 0x0b
                EVSYS.CH2CTRL |= (uint8_t) qIndexState | EVSYS_QDIEN_bm;
     61c:	82 85       	ldd	r24, Z+10	; 0x0a
     61e:	80 61       	ori	r24, 0x10	; 16
     620:	28 2b       	or	r18, r24
     622:	22 87       	std	Z+10, r18	; 0x0a
            }
            break;
        default:
            return false;
    }
    return true;
     624:	81 e0       	ldi	r24, 0x01	; 1
     626:	08 95       	ret
                EVSYS.CH3CTRL = EVSYS_DIGFILT_2SAMPLES_gc;
                EVSYS.CH2CTRL |= (uint8_t) qIndexState | EVSYS_QDIEN_bm;
            }
            break;
        case 4:
            EVSYS.CH4MUX = qPinInput;
     628:	e0 e8       	ldi	r30, 0x80	; 128
     62a:	f1 e0       	ldi	r31, 0x01	; 1
     62c:	64 83       	std	Z+4, r22	; 0x04
            EVSYS.CH4CTRL = EVSYS_QDEN_bm | EVSYS_DIGFILT_2SAMPLES_gc;
     62e:	89 e0       	ldi	r24, 0x09	; 9
     630:	84 87       	std	Z+12, r24	; 0x0c
            if(useIndex)
     632:	44 23       	and	r20, r20
     634:	81 f0       	breq	.+32     	; 0x656 <QDEC_EVSYS_Setup+0x7e>
            {
                EVSYS.CH5MUX = qPinInput + 2;
     636:	6e 5f       	subi	r22, 0xFE	; 254
     638:	65 83       	std	Z+5, r22	; 0x05
                EVSYS.CH5CTRL = EVSYS_DIGFILT_2SAMPLES_gc;
     63a:	81 e0       	ldi	r24, 0x01	; 1
     63c:	85 87       	std	Z+13, r24	; 0x0d
                EVSYS.CH4CTRL |= (uint8_t) qIndexState | EVSYS_QDIEN_bm;
     63e:	84 85       	ldd	r24, Z+12	; 0x0c
     640:	80 61       	ori	r24, 0x10	; 16
     642:	28 2b       	or	r18, r24
     644:	24 87       	std	Z+12, r18	; 0x0c
            }
            break;
        default:
            return false;
    }
    return true;
     646:	81 e0       	ldi	r24, 0x01	; 1
     648:	08 95       	ret
                EVSYS.CH5CTRL = EVSYS_DIGFILT_2SAMPLES_gc;
                EVSYS.CH4CTRL |= (uint8_t) qIndexState | EVSYS_QDIEN_bm;
            }
            break;
        default:
            return false;
     64a:	80 e0       	ldi	r24, 0x00	; 0
     64c:	08 95       	ret
    }
    return true;
     64e:	81 e0       	ldi	r24, 0x01	; 1
     650:	08 95       	ret
     652:	81 e0       	ldi	r24, 0x01	; 1
     654:	08 95       	ret
     656:	81 e0       	ldi	r24, 0x01	; 1
}
     658:	08 95       	ret

0000065a <QDEC_Total_Setup>:
                      bool useIndex,
                      EVSYS_QDIRM_t qIndexState,
                      TC0_t * qTimer,
                      TC_EVSEL_t qEventChannel,
                      uint8_t lineCount)
{
     65a:	8f 92       	push	r8
     65c:	af 92       	push	r10
     65e:	bf 92       	push	r11
     660:	cf 92       	push	r12
     662:	ef 92       	push	r14
     664:	0f 93       	push	r16
     666:	1f 93       	push	r17
     668:	cf 93       	push	r28
     66a:	df 93       	push	r29
     66c:	cd b7       	in	r28, 0x3d	; 61
     66e:	de b7       	in	r29, 0x3e	; 62
     670:	12 2f       	mov	r17, r18
    if( !QDEC_Port_Setup(qPort, qPin, useIndex, invIO) )
     672:	24 2f       	mov	r18, r20
     674:	4e 2d       	mov	r20, r14
     676:	0e 94 a5 02 	call	0x54a	; 0x54a <QDEC_Port_Setup>
     67a:	88 23       	and	r24, r24
     67c:	91 f0       	breq	.+36     	; 0x6a2 <QDEC_Total_Setup+0x48>
        return false;
    if( !QDEC_EVSYS_Setup(qEvMux, qPinInput, useIndex, qIndexState ) )
     67e:	2c 2d       	mov	r18, r12
     680:	4e 2d       	mov	r20, r14
     682:	60 2f       	mov	r22, r16
     684:	81 2f       	mov	r24, r17
     686:	0e 94 ec 02 	call	0x5d8	; 0x5d8 <QDEC_EVSYS_Setup>
     68a:	88 23       	and	r24, r24
     68c:	51 f0       	breq	.+20     	; 0x6a2 <QDEC_Total_Setup+0x48>
 * \param lineCount     The number of lines in the quadrature encoder.
 */
void QDEC_TC_Dec_Setup(TC0_t * qTimer, TC_EVSEL_t qEventChannel, uint8_t lineCount)
{
    /* Configure TC as a quadrature counter. */
    qTimer->CTRLD = (uint8_t) TC_EVACT_QDEC_gc | qEventChannel;
     68e:	98 2d       	mov	r25, r8
     690:	90 66       	ori	r25, 0x60	; 96
     692:	f5 01       	movw	r30, r10
     694:	93 83       	std	Z+3, r25	; 0x03
    qTimer->PER = 0xFFFF;//(lineCount * 4) - 1;
     696:	2f ef       	ldi	r18, 0xFF	; 255
     698:	3f ef       	ldi	r19, 0xFF	; 255
     69a:	26 a3       	std	Z+38, r18	; 0x26
     69c:	37 a3       	std	Z+39, r19	; 0x27
    qTimer->CTRLA = TC_CLKSEL_DIV1_gc;
     69e:	91 e0       	ldi	r25, 0x01	; 1
     6a0:	90 83       	st	Z, r25
    if( !QDEC_EVSYS_Setup(qEvMux, qPinInput, useIndex, qIndexState ) )
        return false;
    QDEC_TC_Dec_Setup(qTimer, qEventChannel, lineCount);

    return true;
}
     6a2:	df 91       	pop	r29
     6a4:	cf 91       	pop	r28
     6a6:	1f 91       	pop	r17
     6a8:	0f 91       	pop	r16
     6aa:	ef 90       	pop	r14
     6ac:	cf 90       	pop	r12
     6ae:	bf 90       	pop	r11
     6b0:	af 90       	pop	r10
     6b2:	8f 90       	pop	r8
     6b4:	08 95       	ret

000006b6 <TC0_ConfigClockSource>:
 *  \param tc              Timer/Counter module instance.
 *  \param clockSelection  Timer/Counter clock source setting.
 */
void TC0_ConfigClockSource( volatile TC0_t * tc, TC_CLKSEL_t clockSelection )
{
    tc->CTRLA = ( tc->CTRLA & ~TC0_CLKSEL_gm ) | clockSelection;
     6b6:	fc 01       	movw	r30, r24
     6b8:	20 81       	ld	r18, Z
     6ba:	20 7f       	andi	r18, 0xF0	; 240
     6bc:	62 2b       	or	r22, r18
     6be:	60 83       	st	Z, r22
     6c0:	08 95       	ret

000006c2 <TC0_ConfigWGM>:
 *  \param tc    Timer/Counter module instance.
 *  \param wgm   Waveform generation mode.
 */
void TC0_ConfigWGM( volatile TC0_t * tc, TC_WGMODE_t wgm )
{
    tc->CTRLB = ( tc->CTRLB & ~TC0_WGMODE_gm ) | wgm;
     6c2:	fc 01       	movw	r30, r24
     6c4:	21 81       	ldd	r18, Z+1	; 0x01
     6c6:	28 7f       	andi	r18, 0xF8	; 248
     6c8:	62 2b       	or	r22, r18
     6ca:	61 83       	std	Z+1, r22	; 0x01
     6cc:	08 95       	ret

000006ce <TC0_EnableCCChannels>:
{
    /* Make sure only CCxEN bits are set in enableMask. */
    enableMask &= ( TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm | TC0_CCDEN_bm );

    /* Enable channels. */
    tc->CTRLB |= enableMask;
     6ce:	fc 01       	movw	r30, r24
     6d0:	21 81       	ldd	r18, Z+1	; 0x01
 *  \param enableMask       Mask of channels to enable.
 */
void TC0_EnableCCChannels( volatile TC0_t * tc, uint8_t enableMask )
{
    /* Make sure only CCxEN bits are set in enableMask. */
    enableMask &= ( TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm | TC0_CCDEN_bm );
     6d2:	60 7f       	andi	r22, 0xF0	; 240

    /* Enable channels. */
    tc->CTRLB |= enableMask;
     6d4:	62 2b       	or	r22, r18
     6d6:	61 83       	std	Z+1, r22	; 0x01
     6d8:	08 95       	ret

000006da <TC0_DisableCCChannels>:
{
    /* Make sure only CCxEN bits are set in disableMask. */
    disableMask &= ( TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm | TC0_CCDEN_bm );

    /* Disable channels. */
    tc->CTRLB &= ~disableMask;
     6da:	fc 01       	movw	r30, r24
     6dc:	21 81       	ldd	r18, Z+1	; 0x01
 *  \param disableMask      Mask of channels to disable.
 */
void TC0_DisableCCChannels( volatile TC0_t * tc, uint8_t disableMask )
{
    /* Make sure only CCxEN bits are set in disableMask. */
    disableMask &= ( TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm | TC0_CCDEN_bm );
     6de:	60 7f       	andi	r22, 0xF0	; 240

    /* Disable channels. */
    tc->CTRLB &= ~disableMask;
     6e0:	60 95       	com	r22
     6e2:	62 23       	and	r22, r18
     6e4:	61 83       	std	Z+1, r22	; 0x01
     6e6:	08 95       	ret

000006e8 <TC0_SetOverflowIntLevel>:
 *  \param tc               Timer/Counter module instance.
 *  \param intLevel         New overflow interrupt level.
 */
void TC0_SetOverflowIntLevel( volatile TC0_t * tc, TC_OVFINTLVL_t intLevel )
{
    tc->INTCTRLA = ( tc->INTCTRLA & ~TC0_OVFINTLVL_gm ) | intLevel;
     6e8:	fc 01       	movw	r30, r24
     6ea:	26 81       	ldd	r18, Z+6	; 0x06
     6ec:	2c 7f       	andi	r18, 0xFC	; 252
     6ee:	62 2b       	or	r22, r18
     6f0:	66 83       	std	Z+6, r22	; 0x06
     6f2:	08 95       	ret

000006f4 <TWI_MasterArbitrationLostBusErrorHandler>:
 *  Handles TWI responses to lost arbitration and bus error.
 *
 *  \param twi  The TWI_Master_t struct instance.
 */
void TWI_MasterArbitrationLostBusErrorHandler(TWI_Master_t *twi)
{
     6f4:	fc 01       	movw	r30, r24
    uint8_t currentStatus = twi->interface->MASTER.STATUS;
     6f6:	a0 81       	ld	r26, Z
     6f8:	b1 81       	ldd	r27, Z+1	; 0x01
     6fa:	14 96       	adiw	r26, 0x04	; 4
     6fc:	8c 91       	ld	r24, X
     6fe:	14 97       	sbiw	r26, 0x04	; 4

    /* If bus error. */
    if (currentStatus & TWI_MASTER_BUSERR_bm)
     700:	82 ff       	sbrs	r24, 2
     702:	03 c0       	rjmp	.+6      	; 0x70a <TWI_MasterArbitrationLostBusErrorHandler+0x16>
    {
        twi->result = TWIM_RESULT_BUS_ERROR;
     704:	94 e0       	ldi	r25, 0x04	; 4
     706:	92 8b       	std	Z+18, r25	; 0x12
     708:	02 c0       	rjmp	.+4      	; 0x70e <TWI_MasterArbitrationLostBusErrorHandler+0x1a>
    }
    /* If arbitration lost. */
    else
    {
        twi->result = TWIM_RESULT_ARBITRATION_LOST;
     70a:	93 e0       	ldi	r25, 0x03	; 3
     70c:	92 8b       	std	Z+18, r25	; 0x12
    }

    /* Clear interrupt flag. */
    twi->interface->MASTER.STATUS = currentStatus | TWI_MASTER_ARBLOST_bm;
     70e:	88 60       	ori	r24, 0x08	; 8
     710:	14 96       	adiw	r26, 0x04	; 4
     712:	8c 93       	st	X, r24

    twi->status = TWIM_STATUS_READY;
     714:	11 8a       	std	Z+17, r1	; 0x11
     716:	08 95       	ret

00000718 <TWI_MasterWriteHandler>:
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 *
 *  \param twi The TWI_Master_t struct instance.
 */
void TWI_MasterWriteHandler(TWI_Master_t *twi)
{
     718:	cf 93       	push	r28
     71a:	df 93       	push	r29
     71c:	fc 01       	movw	r30, r24
    /* Local variables used in if tests to avoid compiler warning. */
    uint8_t bytesToWrite  = twi->bytesToWrite;
     71e:	95 85       	ldd	r25, Z+13	; 0x0d
    uint8_t bytesToRead   = twi->bytesToRead;
     720:	26 85       	ldd	r18, Z+14	; 0x0e

    /* If NOT acknowledged (NACK) by slave cancel the transaction. */
    if (twi->interface->MASTER.STATUS & TWI_MASTER_RXACK_bm)
     722:	a0 81       	ld	r26, Z
     724:	b1 81       	ldd	r27, Z+1	; 0x01
     726:	14 96       	adiw	r26, 0x04	; 4
     728:	8c 91       	ld	r24, X
     72a:	14 97       	sbiw	r26, 0x04	; 4
     72c:	84 ff       	sbrs	r24, 4
     72e:	07 c0       	rjmp	.+14     	; 0x73e <TWI_MasterWriteHandler+0x26>
    {
        twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
     730:	83 e0       	ldi	r24, 0x03	; 3
     732:	13 96       	adiw	r26, 0x03	; 3
     734:	8c 93       	st	X, r24
        twi->result = TWIM_RESULT_NACK_RECEIVED;
     736:	85 e0       	ldi	r24, 0x05	; 5
     738:	82 8b       	std	Z+18, r24	; 0x12
        twi->status = TWIM_STATUS_READY;
     73a:	11 8a       	std	Z+17, r1	; 0x11
     73c:	1c c0       	rjmp	.+56     	; 0x776 <TWI_MasterWriteHandler+0x5e>
    }

    /* If more bytes to write, send data. */
    else if (twi->bytesWritten < bytesToWrite)
     73e:	87 85       	ldd	r24, Z+15	; 0x0f
     740:	89 17       	cp	r24, r25
     742:	58 f4       	brcc	.+22     	; 0x75a <TWI_MasterWriteHandler+0x42>
    {
        uint8_t data = twi->writeData[twi->bytesWritten];
     744:	87 85       	ldd	r24, Z+15	; 0x0f
     746:	ef 01       	movw	r28, r30
     748:	c8 0f       	add	r28, r24
     74a:	d1 1d       	adc	r29, r1
     74c:	8b 81       	ldd	r24, Y+3	; 0x03
        twi->interface->MASTER.DATA = data;
     74e:	17 96       	adiw	r26, 0x07	; 7
     750:	8c 93       	st	X, r24
        ++twi->bytesWritten;
     752:	87 85       	ldd	r24, Z+15	; 0x0f
     754:	8f 5f       	subi	r24, 0xFF	; 255
     756:	87 87       	std	Z+15, r24	; 0x0f
     758:	0e c0       	rjmp	.+28     	; 0x776 <TWI_MasterWriteHandler+0x5e>
    }

    /* If bytes to read, send repeated START condition + Address +
     * 'R/_W = 1'
     */
    else if (twi->bytesRead < bytesToRead)
     75a:	80 89       	ldd	r24, Z+16	; 0x10
     75c:	82 17       	cp	r24, r18
     75e:	28 f4       	brcc	.+10     	; 0x76a <TWI_MasterWriteHandler+0x52>
    {
        uint8_t readAddress = twi->address | 0x01;
     760:	82 81       	ldd	r24, Z+2	; 0x02
     762:	81 60       	ori	r24, 0x01	; 1
        twi->interface->MASTER.ADDR = readAddress;
     764:	16 96       	adiw	r26, 0x06	; 6
     766:	8c 93       	st	X, r24
     768:	06 c0       	rjmp	.+12     	; 0x776 <TWI_MasterWriteHandler+0x5e>
    }

    /* If transaction finished, send STOP condition and set RESULT OK. */
    else
    {
        twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
     76a:	83 e0       	ldi	r24, 0x03	; 3
     76c:	13 96       	adiw	r26, 0x03	; 3
     76e:	8c 93       	st	X, r24
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
    twi->result = result;
     770:	81 e0       	ldi	r24, 0x01	; 1
     772:	82 8b       	std	Z+18, r24	; 0x12
    twi->status = TWIM_STATUS_READY;
     774:	11 8a       	std	Z+17, r1	; 0x11
    else
    {
        twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
        TWI_MasterTransactionFinished(twi, TWIM_RESULT_OK);
    }
}
     776:	df 91       	pop	r29
     778:	cf 91       	pop	r28
     77a:	08 95       	ret

0000077c <TWI_MasterReadHandler>:
 *  reading bytes from the TWI slave.
 *
 *  \param twi The TWI_Master_t struct instance.
 */
void TWI_MasterReadHandler(TWI_Master_t *twi)
{
     77c:	fc 01       	movw	r30, r24
    /* Fetch data if bytes to be read. */
    if (twi->bytesRead < TWIM_READ_BUFFER_SIZE)
     77e:	80 89       	ldd	r24, Z+16	; 0x10
     780:	88 30       	cpi	r24, 0x08	; 8
     782:	70 f4       	brcc	.+28     	; 0x7a0 <TWI_MasterReadHandler+0x24>
    {
        uint8_t data = twi->interface->MASTER.DATA;
     784:	a0 81       	ld	r26, Z
     786:	b1 81       	ldd	r27, Z+1	; 0x01
     788:	17 96       	adiw	r26, 0x07	; 7
     78a:	8c 91       	ld	r24, X
        twi->readData[twi->bytesRead] = data;
     78c:	90 89       	ldd	r25, Z+16	; 0x10
     78e:	df 01       	movw	r26, r30
     790:	a9 0f       	add	r26, r25
     792:	b1 1d       	adc	r27, r1
     794:	15 96       	adiw	r26, 0x05	; 5
     796:	8c 93       	st	X, r24
        twi->bytesRead++;
     798:	80 89       	ldd	r24, Z+16	; 0x10
     79a:	8f 5f       	subi	r24, 0xFF	; 255
     79c:	80 8b       	std	Z+16, r24	; 0x10
     79e:	08 c0       	rjmp	.+16     	; 0x7b0 <TWI_MasterReadHandler+0x34>
    }

    /* If buffer overflow, issue STOP and BUFFER_OVERFLOW condition. */
    else
    {
        twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
     7a0:	a0 81       	ld	r26, Z
     7a2:	b1 81       	ldd	r27, Z+1	; 0x01
     7a4:	83 e0       	ldi	r24, 0x03	; 3
     7a6:	13 96       	adiw	r26, 0x03	; 3
     7a8:	8c 93       	st	X, r24
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
    twi->result = result;
     7aa:	82 e0       	ldi	r24, 0x02	; 2
     7ac:	82 8b       	std	Z+18, r24	; 0x12
    twi->status = TWIM_STATUS_READY;
     7ae:	11 8a       	std	Z+17, r1	; 0x11
        twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
        TWI_MasterTransactionFinished(twi, TWIM_RESULT_BUFFER_OVERFLOW);
    }

    /* Local variable used in if test to avoid compiler warning. */
    uint8_t bytesToRead = twi->bytesToRead;
     7b0:	96 85       	ldd	r25, Z+14	; 0x0e

    /* If more bytes to read, issue ACK and start a byte read. */
    if (twi->bytesRead < bytesToRead)
     7b2:	80 89       	ldd	r24, Z+16	; 0x10
     7b4:	89 17       	cp	r24, r25
     7b6:	30 f4       	brcc	.+12     	; 0x7c4 <TWI_MasterReadHandler+0x48>
    {
        twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
     7b8:	01 90       	ld	r0, Z+
     7ba:	f0 81       	ld	r31, Z
     7bc:	e0 2d       	mov	r30, r0
     7be:	82 e0       	ldi	r24, 0x02	; 2
     7c0:	83 83       	std	Z+3, r24	; 0x03
     7c2:	08 95       	ret
    }

    /* If transaction finished, issue NACK and STOP condition. */
    else
    {
        twi->interface->MASTER.CTRLC = TWI_MASTER_ACKACT_bm |
     7c4:	a0 81       	ld	r26, Z
     7c6:	b1 81       	ldd	r27, Z+1	; 0x01
     7c8:	87 e0       	ldi	r24, 0x07	; 7
     7ca:	13 96       	adiw	r26, 0x03	; 3
     7cc:	8c 93       	st	X, r24
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
    twi->result = result;
     7ce:	81 e0       	ldi	r24, 0x01	; 1
     7d0:	82 8b       	std	Z+18, r24	; 0x12
    twi->status = TWIM_STATUS_READY;
     7d2:	11 8a       	std	Z+17, r1	; 0x11
     7d4:	08 95       	ret

000007d6 <TWI_MasterInterruptHandler>:
 *
 *  \param twi  The TWI_Master_t struct instance.
 */
void TWI_MasterInterruptHandler(TWI_Master_t *twi)
{
    uint8_t currentStatus = twi->interface->MASTER.STATUS;
     7d6:	dc 01       	movw	r26, r24
     7d8:	ed 91       	ld	r30, X+
     7da:	fc 91       	ld	r31, X
     7dc:	24 81       	ldd	r18, Z+4	; 0x04
     7de:	32 2f       	mov	r19, r18
     7e0:	3c 70       	andi	r19, 0x0C	; 12

    /* If arbitration lost or bus error. */
    if ((currentStatus & TWI_MASTER_ARBLOST_bm) ||
     7e2:	19 f0       	breq	.+6      	; 0x7ea <TWI_MasterInterruptHandler+0x14>
            (currentStatus & TWI_MASTER_BUSERR_bm))
    {
        TWI_MasterArbitrationLostBusErrorHandler(twi);
     7e4:	0e 94 7a 03 	call	0x6f4	; 0x6f4 <TWI_MasterArbitrationLostBusErrorHandler>
     7e8:	08 95       	ret
    }

    /* If master write interrupt. */
    else if (currentStatus & TWI_MASTER_WIF_bm)
     7ea:	26 ff       	sbrs	r18, 6
     7ec:	03 c0       	rjmp	.+6      	; 0x7f4 <TWI_MasterInterruptHandler+0x1e>
    {
        TWI_MasterWriteHandler(twi);
     7ee:	0e 94 8c 03 	call	0x718	; 0x718 <TWI_MasterWriteHandler>
     7f2:	08 95       	ret
    }

    /* If master read interrupt. */
    else if (currentStatus & TWI_MASTER_RIF_bm)
     7f4:	22 23       	and	r18, r18
     7f6:	1c f4       	brge	.+6      	; 0x7fe <TWI_MasterInterruptHandler+0x28>
    {
        TWI_MasterReadHandler(twi);
     7f8:	0e 94 be 03 	call	0x77c	; 0x77c <TWI_MasterReadHandler>
     7fc:	08 95       	ret
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
    twi->result = result;
     7fe:	26 e0       	ldi	r18, 0x06	; 6
     800:	fc 01       	movw	r30, r24
     802:	22 8b       	std	Z+18, r18	; 0x12
    twi->status = TWIM_STATUS_READY;
     804:	11 8a       	std	Z+17, r1	; 0x11
     806:	08 95       	ret

00000808 <USART_InterruptDriver_Initialize>:
 */
void USART_InterruptDriver_Initialize(USART_data_t * usart_data,
                                      USART_t * usart,
                                      USART_DREINTLVL_t dreIntLevel)
{
    usart_data->usart = usart;
     808:	fc 01       	movw	r30, r24
     80a:	60 83       	st	Z, r22
     80c:	71 83       	std	Z+1, r23	; 0x01
    usart_data->dreIntLevel = dreIntLevel;
     80e:	42 83       	std	Z+2, r20	; 0x02

    usart_data->buffer.RX_Tail = 0;
     810:	ec 5b       	subi	r30, 0xBC	; 188
     812:	ff 4f       	sbci	r31, 0xFF	; 255
     814:	10 82       	st	Z, r1
    usart_data->buffer.RX_Head = 0;
     816:	31 97       	sbiw	r30, 0x01	; 1
     818:	10 82       	st	Z, r1
    usart_data->buffer.TX_Tail = 0;
     81a:	33 96       	adiw	r30, 0x03	; 3
     81c:	10 82       	st	Z, r1
    usart_data->buffer.TX_Head = 0;
     81e:	31 97       	sbiw	r30, 0x01	; 1
     820:	10 82       	st	Z, r1
     822:	08 95       	ret

00000824 <USART_TXBuffer_FreeSpace>:
 *  \retval false     The receive buffer is empty.
 */
bool USART_TXBuffer_FreeSpace(USART_data_t * usart_data)
{
    /* Make copies to make sure that volatile access is specified. */
    uint8_t tempHead = (usart_data->buffer.TX_Head + 1) & USART_TX_BUFFER_MASK;
     824:	fc 01       	movw	r30, r24
     826:	eb 5b       	subi	r30, 0xBB	; 187
     828:	ff 4f       	sbci	r31, 0xFF	; 255
     82a:	20 81       	ld	r18, Z
    uint8_t tempTail = usart_data->buffer.TX_Tail;
     82c:	31 96       	adiw	r30, 0x01	; 1
     82e:	90 81       	ld	r25, Z
 *  \retval false     The receive buffer is empty.
 */
bool USART_TXBuffer_FreeSpace(USART_data_t * usart_data)
{
    /* Make copies to make sure that volatile access is specified. */
    uint8_t tempHead = (usart_data->buffer.TX_Head + 1) & USART_TX_BUFFER_MASK;
     830:	2f 5f       	subi	r18, 0xFF	; 255
     832:	2f 71       	andi	r18, 0x1F	; 31
    uint8_t tempTail = usart_data->buffer.TX_Tail;

    /* There are data left in the buffer unless Head and Tail are equal. */
    return (tempHead != tempTail);
     834:	81 e0       	ldi	r24, 0x01	; 1
     836:	29 13       	cpse	r18, r25
     838:	01 c0       	rjmp	.+2      	; 0x83c <USART_TXBuffer_FreeSpace+0x18>
     83a:	80 e0       	ldi	r24, 0x00	; 0
}
     83c:	08 95       	ret

0000083e <USART_TXBuffer_PutByte>:
 *
 *  \param usart_data The USART_data_t struct instance.
 *  \param data       The data to send.
 */
bool USART_TXBuffer_PutByte(USART_data_t * usart_data, uint8_t data)
{
     83e:	1f 93       	push	r17
     840:	cf 93       	push	r28
     842:	df 93       	push	r29
     844:	ec 01       	movw	r28, r24
     846:	16 2f       	mov	r17, r22
    uint8_t tempTX_Head;
    bool TXBuffer_FreeSpace;
    USART_Buffer_t * TXbufPtr;

    TXbufPtr = &usart_data->buffer;
    TXBuffer_FreeSpace = USART_TXBuffer_FreeSpace(usart_data);
     848:	0e 94 12 04 	call	0x824	; 0x824 <USART_TXBuffer_FreeSpace>


    if(TXBuffer_FreeSpace)
     84c:	88 23       	and	r24, r24
     84e:	99 f0       	breq	.+38     	; 0x876 <USART_TXBuffer_PutByte+0x38>
    {
        tempTX_Head = TXbufPtr->TX_Head;
     850:	fe 01       	movw	r30, r28
     852:	eb 5b       	subi	r30, 0xBB	; 187
     854:	ff 4f       	sbci	r31, 0xFF	; 255
     856:	90 81       	ld	r25, Z
        TXbufPtr->TX[tempTX_Head]= data;
     858:	de 01       	movw	r26, r28
     85a:	a9 0f       	add	r26, r25
     85c:	b1 1d       	adc	r27, r1
     85e:	93 96       	adiw	r26, 0x23	; 35
     860:	1c 93       	st	X, r17
        /* Advance buffer head. */
        TXbufPtr->TX_Head = (tempTX_Head + 1) & USART_TX_BUFFER_MASK;
     862:	9f 5f       	subi	r25, 0xFF	; 255
     864:	9f 71       	andi	r25, 0x1F	; 31
     866:	90 83       	st	Z, r25

        /* Enable DRE interrupt. */
        tempCTRLA = usart_data->usart->CTRLA;
     868:	e8 81       	ld	r30, Y
     86a:	f9 81       	ldd	r31, Y+1	; 0x01
     86c:	93 81       	ldd	r25, Z+3	; 0x03
        tempCTRLA = (tempCTRLA & ~USART_DREINTLVL_gm) | usart_data->dreIntLevel;
     86e:	9c 7f       	andi	r25, 0xFC	; 252
     870:	2a 81       	ldd	r18, Y+2	; 0x02
     872:	92 2b       	or	r25, r18
        usart_data->usart->CTRLA = tempCTRLA;
     874:	93 83       	std	Z+3, r25	; 0x03
    }
    return TXBuffer_FreeSpace;
}
     876:	df 91       	pop	r29
     878:	cf 91       	pop	r28
     87a:	1f 91       	pop	r17
     87c:	08 95       	ret

0000087e <USART_RXComplete>:
    USART_Buffer_t * bufPtr;
    bool ans;

    bufPtr = &usart_data->buffer;
    /* Advance buffer head. */
    uint8_t tempRX_Head = (bufPtr->RX_Head + 1) & USART_RX_BUFFER_MASK;
     87e:	fc 01       	movw	r30, r24
     880:	ed 5b       	subi	r30, 0xBD	; 189
     882:	ff 4f       	sbci	r31, 0xFF	; 255
     884:	20 81       	ld	r18, Z
     886:	2f 5f       	subi	r18, 0xFF	; 255
     888:	2f 71       	andi	r18, 0x1F	; 31

    /* Check for overflow. */
    uint8_t tempRX_Tail = bufPtr->RX_Tail;
     88a:	31 96       	adiw	r30, 0x01	; 1
     88c:	30 81       	ld	r19, Z
    uint8_t data = usart_data->usart->DATA;
     88e:	dc 01       	movw	r26, r24
     890:	ed 91       	ld	r30, X+
     892:	fc 91       	ld	r31, X
     894:	11 97       	sbiw	r26, 0x01	; 1
     896:	40 81       	ld	r20, Z

    if (tempRX_Head == tempRX_Tail)
     898:	23 17       	cp	r18, r19
     89a:	59 f0       	breq	.+22     	; 0x8b2 <USART_RXComplete+0x34>
        ans = false;
    }
    else
    {
        ans = true;
        usart_data->buffer.RX[usart_data->buffer.RX_Head] = data;
     89c:	fc 01       	movw	r30, r24
     89e:	ed 5b       	subi	r30, 0xBD	; 189
     8a0:	ff 4f       	sbci	r31, 0xFF	; 255
     8a2:	30 81       	ld	r19, Z
     8a4:	a3 0f       	add	r26, r19
     8a6:	b1 1d       	adc	r27, r1
     8a8:	13 96       	adiw	r26, 0x03	; 3
     8aa:	4c 93       	st	X, r20
        usart_data->buffer.RX_Head = tempRX_Head;
     8ac:	20 83       	st	Z, r18
    {
        ans = false;
    }
    else
    {
        ans = true;
     8ae:	81 e0       	ldi	r24, 0x01	; 1
     8b0:	08 95       	ret
    uint8_t tempRX_Tail = bufPtr->RX_Tail;
    uint8_t data = usart_data->usart->DATA;

    if (tempRX_Head == tempRX_Tail)
    {
        ans = false;
     8b2:	80 e0       	ldi	r24, 0x00	; 0
        ans = true;
        usart_data->buffer.RX[usart_data->buffer.RX_Head] = data;
        usart_data->buffer.RX_Head = tempRX_Head;
    }
    return ans;
}
     8b4:	08 95       	ret

000008b6 <USART_DataRegEmpty>:
 *  is empty. Argument is pointer to USART (USART_data_t).
 *
 *  \param usart_data      The USART_data_t struct instance.
 */
void USART_DataRegEmpty(USART_data_t * usart_data)
{
     8b6:	cf 93       	push	r28
     8b8:	df 93       	push	r29
    USART_Buffer_t * bufPtr;
    bufPtr = &usart_data->buffer;

    /* Check if all data is transmitted. */
    uint8_t tempTX_Tail = usart_data->buffer.TX_Tail;
     8ba:	fc 01       	movw	r30, r24
     8bc:	ea 5b       	subi	r30, 0xBA	; 186
     8be:	ff 4f       	sbci	r31, 0xFF	; 255
     8c0:	20 81       	ld	r18, Z
    if (bufPtr->TX_Head == tempTX_Tail)
     8c2:	31 97       	sbiw	r30, 0x01	; 1
     8c4:	30 81       	ld	r19, Z
     8c6:	32 13       	cpse	r19, r18
     8c8:	07 c0       	rjmp	.+14     	; 0x8d8 <USART_DataRegEmpty+0x22>
    {
        /* Disable DRE interrupts. */
        uint8_t tempCTRLA = usart_data->usart->CTRLA;
     8ca:	dc 01       	movw	r26, r24
     8cc:	ed 91       	ld	r30, X+
     8ce:	fc 91       	ld	r31, X
     8d0:	83 81       	ldd	r24, Z+3	; 0x03
        tempCTRLA = (tempCTRLA & ~USART_DREINTLVL_gm) | USART_DREINTLVL_OFF_gc;
     8d2:	8c 7f       	andi	r24, 0xFC	; 252
        usart_data->usart->CTRLA = tempCTRLA;
     8d4:	83 83       	std	Z+3, r24	; 0x03
     8d6:	11 c0       	rjmp	.+34     	; 0x8fa <USART_DataRegEmpty+0x44>
    }
    else
    {
        /* Start transmitting. */
        uint8_t data = bufPtr->TX[usart_data->buffer.TX_Tail];
     8d8:	fc 01       	movw	r30, r24
     8da:	ea 5b       	subi	r30, 0xBA	; 186
     8dc:	ff 4f       	sbci	r31, 0xFF	; 255
     8de:	20 81       	ld	r18, Z
     8e0:	dc 01       	movw	r26, r24
     8e2:	a2 0f       	add	r26, r18
     8e4:	b1 1d       	adc	r27, r1
     8e6:	93 96       	adiw	r26, 0x23	; 35
     8e8:	2c 91       	ld	r18, X
        usart_data->usart->DATA = data;
     8ea:	ec 01       	movw	r28, r24
     8ec:	a8 81       	ld	r26, Y
     8ee:	b9 81       	ldd	r27, Y+1	; 0x01
     8f0:	2c 93       	st	X, r18

        /* Advance buffer tail. */
        bufPtr->TX_Tail = (bufPtr->TX_Tail + 1) & USART_TX_BUFFER_MASK;
     8f2:	80 81       	ld	r24, Z
     8f4:	8f 5f       	subi	r24, 0xFF	; 255
     8f6:	8f 71       	andi	r24, 0x1F	; 31
     8f8:	80 83       	st	Z, r24
    }
}
     8fa:	df 91       	pop	r29
     8fc:	cf 91       	pop	r28
     8fe:	08 95       	ret

00000900 <__vector_46>:
    gyro_zero[2] = ((twiMaster.readData[6]<<8)|twiMaster.readData[5]);
}

/*! TWIC Master Interrupt vector. */
ISR(TWIE_TWIM_vect)
{
     900:	1f 92       	push	r1
     902:	0f 92       	push	r0
     904:	0f b6       	in	r0, 0x3f	; 63
     906:	0f 92       	push	r0
     908:	11 24       	eor	r1, r1
     90a:	2f 93       	push	r18
     90c:	3f 93       	push	r19
     90e:	4f 93       	push	r20
     910:	5f 93       	push	r21
     912:	6f 93       	push	r22
     914:	7f 93       	push	r23
     916:	8f 93       	push	r24
     918:	9f 93       	push	r25
     91a:	af 93       	push	r26
     91c:	bf 93       	push	r27
     91e:	ef 93       	push	r30
     920:	ff 93       	push	r31
    TWI_MasterInterruptHandler(&twiMaster);
     922:	86 e6       	ldi	r24, 0x66	; 102
     924:	90 e2       	ldi	r25, 0x20	; 32
     926:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <TWI_MasterInterruptHandler>
}
     92a:	ff 91       	pop	r31
     92c:	ef 91       	pop	r30
     92e:	bf 91       	pop	r27
     930:	af 91       	pop	r26
     932:	9f 91       	pop	r25
     934:	8f 91       	pop	r24
     936:	7f 91       	pop	r23
     938:	6f 91       	pop	r22
     93a:	5f 91       	pop	r21
     93c:	4f 91       	pop	r20
     93e:	3f 91       	pop	r19
     940:	2f 91       	pop	r18
     942:	0f 90       	pop	r0
     944:	0f be       	out	0x3f, r0	; 63
     946:	0f 90       	pop	r0
     948:	1f 90       	pop	r1
     94a:	18 95       	reti

0000094c <motor_init>:

#include "motor.h"
#include <util/delay.h>

void motor_init(void)
{
     94c:	cf 93       	push	r28
     94e:	df 93       	push	r29
    // Set motor pins as output and set them low
    PORT_SetPinsAsOutput(&MOTOR_PORT,MOTOR_PINMASK);
     950:	e0 e6       	ldi	r30, 0x60	; 96
     952:	f6 e0       	ldi	r31, 0x06	; 6
     954:	8f e0       	ldi	r24, 0x0F	; 15
     956:	81 83       	std	Z+1, r24	; 0x01
    PORT_ClearPins(&MOTOR_PORT,MOTOR_PINMASK);
     958:	86 83       	std	Z+6, r24	; 0x06

    // Configure PORTD Timer 0 as Single Slope PWM source 32kHz
    TC_SetPeriod(&MOTOR_TIMER,1000);
     95a:	c0 e0       	ldi	r28, 0x00	; 0
     95c:	d9 e0       	ldi	r29, 0x09	; 9
     95e:	88 ee       	ldi	r24, 0xE8	; 232
     960:	93 e0       	ldi	r25, 0x03	; 3
     962:	8e a3       	std	Y+38, r24	; 0x26
     964:	9f a3       	std	Y+39, r25	; 0x27
    TC0_ConfigWGM(&MOTOR_TIMER,TC_WGMODE_SS_gc);
     966:	63 e0       	ldi	r22, 0x03	; 3
     968:	80 e0       	ldi	r24, 0x00	; 0
     96a:	99 e0       	ldi	r25, 0x09	; 9
     96c:	0e 94 61 03 	call	0x6c2	; 0x6c2 <TC0_ConfigWGM>
    TC0_DisableCCChannels(&MOTOR_TIMER,(TC0_CCAEN_bm|TC0_CCBEN_bm|TC0_CCCEN_bm|TC0_CCDEN_bm));
     970:	60 ef       	ldi	r22, 0xF0	; 240
     972:	80 e0       	ldi	r24, 0x00	; 0
     974:	99 e0       	ldi	r25, 0x09	; 9
     976:	0e 94 6d 03 	call	0x6da	; 0x6da <TC0_DisableCCChannels>
    TC0_ConfigClockSource(&MOTOR_TIMER,TC_CLKSEL_DIV1_gc);
     97a:	61 e0       	ldi	r22, 0x01	; 1
     97c:	80 e0       	ldi	r24, 0x00	; 0
     97e:	99 e0       	ldi	r25, 0x09	; 9
     980:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <TC0_ConfigClockSource>

    TC_SetCompareA (&MOTOR_TIMER,0);
     984:	18 ae       	std	Y+56, r1	; 0x38
     986:	19 ae       	std	Y+57, r1	; 0x39
    TC_SetCompareB (&MOTOR_TIMER,0);
     988:	1a ae       	std	Y+58, r1	; 0x3a
     98a:	1b ae       	std	Y+59, r1	; 0x3b
    TC_SetCompareC (&MOTOR_TIMER,0);
     98c:	1c ae       	std	Y+60, r1	; 0x3c
     98e:	1d ae       	std	Y+61, r1	; 0x3d
    TC_SetCompareD (&MOTOR_TIMER,0);
     990:	10 92 3e 09 	sts	0x093E, r1
     994:	10 92 3f 09 	sts	0x093F, r1

    PORTR.DIR = 3;
     998:	e0 ee       	ldi	r30, 0xE0	; 224
     99a:	f7 e0       	ldi	r31, 0x07	; 7
     99c:	83 e0       	ldi	r24, 0x03	; 3
     99e:	80 83       	st	Z, r24
    PORTR.OUT = 0;
     9a0:	14 82       	std	Z+4, r1	; 0x04
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9a2:	8f e3       	ldi	r24, 0x3F	; 63
     9a4:	9f e1       	ldi	r25, 0x1F	; 31
     9a6:	01 97       	sbiw	r24, 0x01	; 1
     9a8:	f1 f7       	brne	.-4      	; 0x9a6 <motor_init+0x5a>
     9aa:	00 c0       	rjmp	.+0      	; 0x9ac <motor_init+0x60>
     9ac:	00 00       	nop
    _delay_ms(1);
    PORTR.OUT = 3;
     9ae:	83 e0       	ldi	r24, 0x03	; 3
     9b0:	84 83       	std	Z+4, r24	; 0x04
}
     9b2:	df 91       	pop	r29
     9b4:	cf 91       	pop	r28
     9b6:	08 95       	ret

000009b8 <quadrature_init>:

/*! \brief Number of lines in the quadrature encoder. */

void quadrature_init()
{
     9b8:	8f 92       	push	r8
     9ba:	af 92       	push	r10
     9bc:	bf 92       	push	r11
     9be:	cf 92       	push	r12
     9c0:	ef 92       	push	r14
     9c2:	0f 93       	push	r16
     9c4:	cf 93       	push	r28
      * if index used then state 00 is set as the index reset state.
      *
      * Setup TCC0 with Event channel 0 and lineCount.
      * Setup TCC1 with Event channel 2 and lineCount.
      */
    QDEC_Total_Setup(&QDEC_PORT,                /*PORT_t * qPort*/
     9c6:	c1 e0       	ldi	r28, 0x01	; 1
     9c8:	cf 93       	push	r28
     9ca:	68 94       	set
     9cc:	88 24       	eor	r8, r8
     9ce:	83 f8       	bld	r8, 3
     9d0:	a1 2c       	mov	r10, r1
     9d2:	68 94       	set
     9d4:	bb 24       	eor	r11, r11
     9d6:	b3 f8       	bld	r11, 3
     9d8:	c1 2c       	mov	r12, r1
     9da:	e1 2c       	mov	r14, r1
     9dc:	02 e6       	ldi	r16, 0x62	; 98
     9de:	20 e0       	ldi	r18, 0x00	; 0
     9e0:	40 e0       	ldi	r20, 0x00	; 0
     9e2:	62 e0       	ldi	r22, 0x02	; 2
     9e4:	80 e4       	ldi	r24, 0x40	; 64
     9e6:	96 e0       	ldi	r25, 0x06	; 6
     9e8:	0e 94 2d 03 	call	0x65a	; 0x65a <QDEC_Total_Setup>
                     false,                     /*bool useIndex*/
                     EVSYS_QDIRM_00_gc,         /*EVSYS_QDIRM_t qIndexState*/
                     &TCC0,                     /*TC0_t * qTimer*/
                     TC_EVSEL_CH0_gc,           /*TC_EVSEL_t qEventChannel*/
                     1);						/*uint8_t lineCount*/
    QDEC_Total_Setup(&QDEC_PORT,                /*PORT_t * qPort*/
     9ec:	cf 93       	push	r28
     9ee:	0f 2e       	mov	r0, r31
     9f0:	fa e0       	ldi	r31, 0x0A	; 10
     9f2:	8f 2e       	mov	r8, r31
     9f4:	f0 2d       	mov	r31, r0
     9f6:	68 94       	set
     9f8:	aa 24       	eor	r10, r10
     9fa:	a6 f8       	bld	r10, 6
     9fc:	bb 24       	eor	r11, r11
     9fe:	b3 f8       	bld	r11, 3
     a00:	04 e6       	ldi	r16, 0x64	; 100
     a02:	22 e0       	ldi	r18, 0x02	; 2
     a04:	40 e0       	ldi	r20, 0x00	; 0
     a06:	64 e0       	ldi	r22, 0x04	; 4
     a08:	80 e4       	ldi	r24, 0x40	; 64
     a0a:	96 e0       	ldi	r25, 0x06	; 6
     a0c:	0e 94 2d 03 	call	0x65a	; 0x65a <QDEC_Total_Setup>
                     EVSYS_QDIRM_00_gc,         /*EVSYS_QDIRM_t qIndexState*/
                     &TCC1,                     /*TC0_t * qTimer*/
                     TC_EVSEL_CH2_gc,           /*TC_EVSEL_t qEventChannel*/
                     1);						/*uint8_t lineCount*/

    PORTC.PIN4CTRL |= PORT_INVEN_bm;
     a10:	e0 e4       	ldi	r30, 0x40	; 64
     a12:	f6 e0       	ldi	r31, 0x06	; 6
     a14:	84 89       	ldd	r24, Z+20	; 0x14
     a16:	80 64       	ori	r24, 0x40	; 64
     a18:	84 8b       	std	Z+20, r24	; 0x14
     a1a:	0f 90       	pop	r0
     a1c:	0f 90       	pop	r0
}
     a1e:	cf 91       	pop	r28
     a20:	0f 91       	pop	r16
     a22:	ef 90       	pop	r14
     a24:	cf 90       	pop	r12
     a26:	bf 90       	pop	r11
     a28:	af 90       	pop	r10
     a2a:	8f 90       	pop	r8
     a2c:	08 95       	ret

00000a2e <motor_set>:
        PORT_SetPins(&MOTOR_PORT,(1<<BIN1)|(1<<BIN2));
    }
}

void motor_set(int16_t left, int16_t right)
{
     a2e:	0f 93       	push	r16
     a30:	1f 93       	push	r17
     a32:	cf 93       	push	r28
     a34:	df 93       	push	r29
     a36:	8c 01       	movw	r16, r24
     a38:	eb 01       	movw	r28, r22
    if(right > 0)
     a3a:	1c 16       	cp	r1, r28
     a3c:	1d 06       	cpc	r1, r29
     a3e:	c4 f4       	brge	.+48     	; 0xa70 <motor_set+0x42>
    {
        // PWM to AIN1, AIN2 high
        TC0_DisableCCChannels(&MOTOR_TIMER,TC0_CCCEN_bm);
     a40:	60 e4       	ldi	r22, 0x40	; 64
     a42:	80 e0       	ldi	r24, 0x00	; 0
     a44:	99 e0       	ldi	r25, 0x09	; 9
     a46:	0e 94 6d 03 	call	0x6da	; 0x6da <TC0_DisableCCChannels>
        TC0_EnableCCChannels(&MOTOR_TIMER,TC0_CCDEN_bm);
     a4a:	60 e8       	ldi	r22, 0x80	; 128
     a4c:	80 e0       	ldi	r24, 0x00	; 0
     a4e:	99 e0       	ldi	r25, 0x09	; 9
     a50:	0e 94 67 03 	call	0x6ce	; 0x6ce <TC0_EnableCCChannels>

        PORT_SetOutputBit(&MOTOR_PORT,AIN2);
     a54:	e0 e6       	ldi	r30, 0x60	; 96
     a56:	f6 e0       	ldi	r31, 0x06	; 6
     a58:	84 81       	ldd	r24, Z+4	; 0x04
     a5a:	84 60       	ori	r24, 0x04	; 4
     a5c:	84 83       	std	Z+4, r24	; 0x04
        TC_SetCompareD (&MOTOR_TIMER,1001-right);
     a5e:	89 ee       	ldi	r24, 0xE9	; 233
     a60:	93 e0       	ldi	r25, 0x03	; 3
     a62:	8c 1b       	sub	r24, r28
     a64:	9d 0b       	sbc	r25, r29
     a66:	80 93 3e 09 	sts	0x093E, r24
     a6a:	90 93 3f 09 	sts	0x093F, r25
     a6e:	21 c0       	rjmp	.+66     	; 0xab2 <motor_set+0x84>
    }
    else if (right < 0)
     a70:	dd 23       	and	r29, r29
     a72:	b4 f4       	brge	.+44     	; 0xaa0 <motor_set+0x72>
    {
        // PWM to AIN2, AIN1 high
        TC0_DisableCCChannels(&MOTOR_TIMER,TC0_CCDEN_bm);
     a74:	60 e8       	ldi	r22, 0x80	; 128
     a76:	80 e0       	ldi	r24, 0x00	; 0
     a78:	99 e0       	ldi	r25, 0x09	; 9
     a7a:	0e 94 6d 03 	call	0x6da	; 0x6da <TC0_DisableCCChannels>
        TC0_EnableCCChannels(&MOTOR_TIMER,TC0_CCCEN_bm);
     a7e:	60 e4       	ldi	r22, 0x40	; 64
     a80:	80 e0       	ldi	r24, 0x00	; 0
     a82:	99 e0       	ldi	r25, 0x09	; 9
     a84:	0e 94 67 03 	call	0x6ce	; 0x6ce <TC0_EnableCCChannels>

        PORT_SetOutputBit(&MOTOR_PORT,AIN1);
     a88:	e0 e6       	ldi	r30, 0x60	; 96
     a8a:	f6 e0       	ldi	r31, 0x06	; 6
     a8c:	84 81       	ldd	r24, Z+4	; 0x04
     a8e:	88 60       	ori	r24, 0x08	; 8
     a90:	84 83       	std	Z+4, r24	; 0x04
        TC_SetCompareC (&MOTOR_TIMER,1001+right);
     a92:	c7 51       	subi	r28, 0x17	; 23
     a94:	dc 4f       	sbci	r29, 0xFC	; 252
     a96:	e0 e0       	ldi	r30, 0x00	; 0
     a98:	f9 e0       	ldi	r31, 0x09	; 9
     a9a:	c4 af       	std	Z+60, r28	; 0x3c
     a9c:	d5 af       	std	Z+61, r29	; 0x3d
     a9e:	09 c0       	rjmp	.+18     	; 0xab2 <motor_set+0x84>
    }
    else
    {
        // Pins LOW (coast)
        TC0_DisableCCChannels(&MOTOR_TIMER,TC0_CCCEN_bm|TC0_CCDEN_bm);
     aa0:	60 ec       	ldi	r22, 0xC0	; 192
     aa2:	80 e0       	ldi	r24, 0x00	; 0
     aa4:	99 e0       	ldi	r25, 0x09	; 9
     aa6:	0e 94 6d 03 	call	0x6da	; 0x6da <TC0_DisableCCChannels>
        PORT_SetPins(&MOTOR_PORT,(1<<AIN1)|(1<<AIN2));
     aaa:	8c e0       	ldi	r24, 0x0C	; 12
     aac:	e0 e6       	ldi	r30, 0x60	; 96
     aae:	f6 e0       	ldi	r31, 0x06	; 6
     ab0:	85 83       	std	Z+5, r24	; 0x05
    }

    if(left > 0)
     ab2:	10 16       	cp	r1, r16
     ab4:	11 06       	cpc	r1, r17
     ab6:	c4 f4       	brge	.+48     	; 0xae8 <motor_set+0xba>
    {
        // PWM to BIN1, BIN2 low
        TC0_DisableCCChannels(&MOTOR_TIMER,TC0_CCBEN_bm);
     ab8:	60 e2       	ldi	r22, 0x20	; 32
     aba:	80 e0       	ldi	r24, 0x00	; 0
     abc:	99 e0       	ldi	r25, 0x09	; 9
     abe:	0e 94 6d 03 	call	0x6da	; 0x6da <TC0_DisableCCChannels>
        TC0_EnableCCChannels(&MOTOR_TIMER,TC0_CCAEN_bm);
     ac2:	60 e1       	ldi	r22, 0x10	; 16
     ac4:	80 e0       	ldi	r24, 0x00	; 0
     ac6:	99 e0       	ldi	r25, 0x09	; 9
     ac8:	0e 94 67 03 	call	0x6ce	; 0x6ce <TC0_EnableCCChannels>

        PORT_SetOutputBit(&MOTOR_PORT,BIN2);
     acc:	e0 e6       	ldi	r30, 0x60	; 96
     ace:	f6 e0       	ldi	r31, 0x06	; 6
     ad0:	84 81       	ldd	r24, Z+4	; 0x04
     ad2:	82 60       	ori	r24, 0x02	; 2
     ad4:	84 83       	std	Z+4, r24	; 0x04
        TC_SetCompareA (&MOTOR_TIMER,1001-left);
     ad6:	89 ee       	ldi	r24, 0xE9	; 233
     ad8:	93 e0       	ldi	r25, 0x03	; 3
     ada:	80 1b       	sub	r24, r16
     adc:	91 0b       	sbc	r25, r17
     ade:	e0 e0       	ldi	r30, 0x00	; 0
     ae0:	f9 e0       	ldi	r31, 0x09	; 9
     ae2:	80 af       	std	Z+56, r24	; 0x38
     ae4:	91 af       	std	Z+57, r25	; 0x39
     ae6:	21 c0       	rjmp	.+66     	; 0xb2a <motor_set+0xfc>
    }
    else if (left < 0)
     ae8:	11 23       	and	r17, r17
     aea:	b4 f4       	brge	.+44     	; 0xb18 <motor_set+0xea>
    {
        // PWM to BIN2, BIN1 low
        TC0_DisableCCChannels(&MOTOR_TIMER,TC0_CCAEN_bm);
     aec:	60 e1       	ldi	r22, 0x10	; 16
     aee:	80 e0       	ldi	r24, 0x00	; 0
     af0:	99 e0       	ldi	r25, 0x09	; 9
     af2:	0e 94 6d 03 	call	0x6da	; 0x6da <TC0_DisableCCChannels>
        TC0_EnableCCChannels(&MOTOR_TIMER,TC0_CCBEN_bm);
     af6:	60 e2       	ldi	r22, 0x20	; 32
     af8:	80 e0       	ldi	r24, 0x00	; 0
     afa:	99 e0       	ldi	r25, 0x09	; 9
     afc:	0e 94 67 03 	call	0x6ce	; 0x6ce <TC0_EnableCCChannels>

        PORT_SetOutputBit(&MOTOR_PORT,BIN1);
     b00:	e0 e6       	ldi	r30, 0x60	; 96
     b02:	f6 e0       	ldi	r31, 0x06	; 6
     b04:	84 81       	ldd	r24, Z+4	; 0x04
     b06:	81 60       	ori	r24, 0x01	; 1
     b08:	84 83       	std	Z+4, r24	; 0x04
        TC_SetCompareB (&MOTOR_TIMER,1001+left);
     b0a:	07 51       	subi	r16, 0x17	; 23
     b0c:	1c 4f       	sbci	r17, 0xFC	; 252
     b0e:	e0 e0       	ldi	r30, 0x00	; 0
     b10:	f9 e0       	ldi	r31, 0x09	; 9
     b12:	02 af       	std	Z+58, r16	; 0x3a
     b14:	13 af       	std	Z+59, r17	; 0x3b
     b16:	09 c0       	rjmp	.+18     	; 0xb2a <motor_set+0xfc>
    }
    else
    {
        // Pins LOW (coast)
        TC0_DisableCCChannels(&MOTOR_TIMER,TC0_CCAEN_bm|TC0_CCBEN_bm);
     b18:	60 e3       	ldi	r22, 0x30	; 48
     b1a:	80 e0       	ldi	r24, 0x00	; 0
     b1c:	99 e0       	ldi	r25, 0x09	; 9
     b1e:	0e 94 6d 03 	call	0x6da	; 0x6da <TC0_DisableCCChannels>
        PORT_SetPins(&MOTOR_PORT,(1<<BIN1)|(1<<BIN2));
     b22:	83 e0       	ldi	r24, 0x03	; 3
     b24:	e0 e6       	ldi	r30, 0x60	; 96
     b26:	f6 e0       	ldi	r31, 0x06	; 6
     b28:	85 83       	std	Z+5, r24	; 0x05
    }
     b2a:	df 91       	pop	r29
     b2c:	cf 91       	pop	r28
     b2e:	1f 91       	pop	r17
     b30:	0f 91       	pop	r16
     b32:	08 95       	ret

00000b34 <motor_forward>:
#include "drivers/com.h"
#include <util/delay.h>
#include <stdio.h>
#include "drive.h"

void motor_forward(int ticks, int speed) {
     b34:	af 92       	push	r10
     b36:	bf 92       	push	r11
     b38:	cf 92       	push	r12
     b3a:	df 92       	push	r13
     b3c:	ef 92       	push	r14
     b3e:	ff 92       	push	r15
     b40:	0f 93       	push	r16
     b42:	1f 93       	push	r17
     b44:	cf 93       	push	r28
     b46:	df 93       	push	r29
     b48:	7b 01       	movw	r14, r22
	LEFTENC = 0;
     b4a:	e0 e4       	ldi	r30, 0x40	; 64
     b4c:	f8 e0       	ldi	r31, 0x08	; 8
     b4e:	10 a2       	std	Z+32, r1	; 0x20
     b50:	11 a2       	std	Z+33, r1	; 0x21
	RIGHTENC = 0;
     b52:	a0 e0       	ldi	r26, 0x00	; 0
     b54:	b8 e0       	ldi	r27, 0x08	; 8
     b56:	90 96       	adiw	r26, 0x20	; 32
     b58:	1d 92       	st	X+, r1
     b5a:	1c 92       	st	X, r1
     b5c:	91 97       	sbiw	r26, 0x21	; 33
	int current_speed = 0;
	while(LEFTENC<ticks && RIGHTENC < ticks) {
     b5e:	20 a1       	ldd	r18, Z+32	; 0x20
     b60:	31 a1       	ldd	r19, Z+33	; 0x21
     b62:	8c 01       	movw	r16, r24
     b64:	28 17       	cp	r18, r24
     b66:	39 07       	cpc	r19, r25
     b68:	60 f5       	brcc	.+88     	; 0xbc2 <motor_forward+0x8e>
     b6a:	e0 e0       	ldi	r30, 0x00	; 0
     b6c:	f8 e0       	ldi	r31, 0x08	; 8
     b6e:	80 a1       	ldd	r24, Z+32	; 0x20
     b70:	91 a1       	ldd	r25, Z+33	; 0x21
     b72:	80 17       	cp	r24, r16
     b74:	91 07       	cpc	r25, r17
     b76:	28 f5       	brcc	.+74     	; 0xbc2 <motor_forward+0x8e>
#include "drive.h"

void motor_forward(int ticks, int speed) {
	LEFTENC = 0;
	RIGHTENC = 0;
	int current_speed = 0;
     b78:	c0 e0       	ldi	r28, 0x00	; 0
     b7a:	d0 e0       	ldi	r29, 0x00	; 0
	while(LEFTENC<ticks && RIGHTENC < ticks) {
     b7c:	68 94       	set
     b7e:	cc 24       	eor	r12, r12
     b80:	c6 f8       	bld	r12, 6
     b82:	dd 24       	eor	r13, r13
     b84:	d3 f8       	bld	r13, 3
     b86:	a1 2c       	mov	r10, r1
     b88:	68 94       	set
     b8a:	bb 24       	eor	r11, r11
     b8c:	b3 f8       	bld	r11, 3
		 if (current_speed< speed) {current_speed += 2;}
     b8e:	ce 15       	cp	r28, r14
     b90:	df 05       	cpc	r29, r15
     b92:	0c f4       	brge	.+2      	; 0xb96 <motor_forward+0x62>
     b94:	22 96       	adiw	r28, 0x02	; 2
		motor_set(current_speed, current_speed);
     b96:	be 01       	movw	r22, r28
     b98:	ce 01       	movw	r24, r28
     b9a:	0e 94 17 05 	call	0xa2e	; 0xa2e <motor_set>
     b9e:	8f e3       	ldi	r24, 0x3F	; 63
     ba0:	9f e1       	ldi	r25, 0x1F	; 31
     ba2:	01 97       	sbiw	r24, 0x01	; 1
     ba4:	f1 f7       	brne	.-4      	; 0xba2 <motor_forward+0x6e>
     ba6:	00 c0       	rjmp	.+0      	; 0xba8 <motor_forward+0x74>
     ba8:	00 00       	nop

void motor_forward(int ticks, int speed) {
	LEFTENC = 0;
	RIGHTENC = 0;
	int current_speed = 0;
	while(LEFTENC<ticks && RIGHTENC < ticks) {
     baa:	f6 01       	movw	r30, r12
     bac:	80 a1       	ldd	r24, Z+32	; 0x20
     bae:	91 a1       	ldd	r25, Z+33	; 0x21
     bb0:	80 17       	cp	r24, r16
     bb2:	91 07       	cpc	r25, r17
     bb4:	30 f4       	brcc	.+12     	; 0xbc2 <motor_forward+0x8e>
     bb6:	f5 01       	movw	r30, r10
     bb8:	80 a1       	ldd	r24, Z+32	; 0x20
     bba:	91 a1       	ldd	r25, Z+33	; 0x21
     bbc:	80 17       	cp	r24, r16
     bbe:	91 07       	cpc	r25, r17
     bc0:	30 f3       	brcs	.-52     	; 0xb8e <motor_forward+0x5a>
		 if (current_speed< speed) {current_speed += 2;}
		motor_set(current_speed, current_speed);
		_delay_ms(1);
	}
}
     bc2:	df 91       	pop	r29
     bc4:	cf 91       	pop	r28
     bc6:	1f 91       	pop	r17
     bc8:	0f 91       	pop	r16
     bca:	ff 90       	pop	r15
     bcc:	ef 90       	pop	r14
     bce:	df 90       	pop	r13
     bd0:	cf 90       	pop	r12
     bd2:	bf 90       	pop	r11
     bd4:	af 90       	pop	r10
     bd6:	08 95       	ret

00000bd8 <main>:

int main(void)
{
     bd8:	cf 93       	push	r28
     bda:	df 93       	push	r29
     bdc:	cd b7       	in	r28, 0x3d	; 61
     bde:	de b7       	in	r29, 0x3e	; 62
     be0:	6e 97       	sbiw	r28, 0x1e	; 30
     be2:	cd bf       	out	0x3d, r28	; 61
     be4:	de bf       	out	0x3e, r29	; 62
	quadrature_init();
     be6:	0e 94 dc 04 	call	0x9b8	; 0x9b8 <quadrature_init>
{
    /*  Enable internal 32 MHz ring oscillator and wait until it's
    	 *  stable. Divide clock by two with the prescaler C and set the
    	 *  32 MHz ring oscillator as the main clock source.
    	 */
    CLKSYS_Enable( OSC_RC32MEN_bm );
     bea:	e0 e5       	ldi	r30, 0x50	; 80
     bec:	f0 e0       	ldi	r31, 0x00	; 0
     bee:	80 81       	ld	r24, Z
     bf0:	82 60       	ori	r24, 0x02	; 2
     bf2:	80 83       	st	Z, r24
    CLKSYS_Prescalers_Config( CLK_PSADIV_1_gc, CLK_PSBCDIV_1_1_gc );
     bf4:	60 e0       	ldi	r22, 0x00	; 0
     bf6:	80 e0       	ldi	r24, 0x00	; 0
     bf8:	0e 94 8c 02 	call	0x518	; 0x518 <CLKSYS_Prescalers_Config>
    do {}
    while ( CLKSYS_IsReady( OSC_RC32MRDY_bm ) == 0 );
     bfc:	e0 e5       	ldi	r30, 0x50	; 80
     bfe:	f0 e0       	ldi	r31, 0x00	; 0
     c00:	81 81       	ldd	r24, Z+1	; 0x01
     c02:	81 ff       	sbrs	r24, 1
     c04:	fd cf       	rjmp	.-6      	; 0xc00 <main+0x28>
    CLKSYS_Main_ClockSource_Select( CLK_SCLKSEL_RC32M_gc );
     c06:	81 e0       	ldi	r24, 0x01	; 1
     c08:	0e 94 92 02 	call	0x524	; 0x524 <CLKSYS_Main_ClockSource_Select>
	clock_init();		// Seadista ssteemi kell 32MHz peale
	adc_init();
     c0c:	0e 94 1d 01 	call	0x23a	; 0x23a <adc_init>
	motor_init();
     c10:	0e 94 a6 04 	call	0x94c	; 0x94c <motor_init>
	radio_init(57600);
     c14:	60 e0       	ldi	r22, 0x00	; 0
     c16:	71 ee       	ldi	r23, 0xE1	; 225
     c18:	80 e0       	ldi	r24, 0x00	; 0
     c1a:	90 e0       	ldi	r25, 0x00	; 0
     c1c:	0e 94 6e 01 	call	0x2dc	; 0x2dc <radio_init>
extern volatile uint32_t systick;

// Initialize board LEDs, switches and systick timer
inline void board_init()
{
    PORT_SetPinsAsOutput(&PORTB,0x0E);	// Set PORTB LED pins as output
     c20:	8e e0       	ldi	r24, 0x0E	; 14
     c22:	e0 e2       	ldi	r30, 0x20	; 32
     c24:	f6 e0       	ldi	r31, 0x06	; 6
     c26:	81 83       	std	Z+1, r24	; 0x01
    PORT_SetPinsAsInput(&PORTD,0x30);	// Set PORTD Button pins as input
     c28:	80 e3       	ldi	r24, 0x30	; 48
     c2a:	e0 e6       	ldi	r30, 0x60	; 96
     c2c:	f6 e0       	ldi	r31, 0x06	; 6
     c2e:	82 83       	std	Z+2, r24	; 0x02

    // Configure Systick timer 1kHz freq
    TC_SetPeriod(&SYSTICK_TIMER,32000);
     c30:	80 e0       	ldi	r24, 0x00	; 0
     c32:	9d e7       	ldi	r25, 0x7D	; 125
     c34:	e0 e0       	ldi	r30, 0x00	; 0
     c36:	fa e0       	ldi	r31, 0x0A	; 10
     c38:	86 a3       	std	Z+38, r24	; 0x26
     c3a:	97 a3       	std	Z+39, r25	; 0x27
    TC0_ConfigWGM(&SYSTICK_TIMER,TC_WGMODE_NORMAL_gc);
     c3c:	60 e0       	ldi	r22, 0x00	; 0
     c3e:	80 e0       	ldi	r24, 0x00	; 0
     c40:	9a e0       	ldi	r25, 0x0A	; 10
     c42:	0e 94 61 03 	call	0x6c2	; 0x6c2 <TC0_ConfigWGM>
    TC0_SetOverflowIntLevel(&SYSTICK_TIMER,TC_OVFINTLVL_HI_gc);
     c46:	63 e0       	ldi	r22, 0x03	; 3
     c48:	80 e0       	ldi	r24, 0x00	; 0
     c4a:	9a e0       	ldi	r25, 0x0A	; 10
     c4c:	0e 94 74 03 	call	0x6e8	; 0x6e8 <TC0_SetOverflowIntLevel>
    TC0_ConfigClockSource(&SYSTICK_TIMER,TC_CLKSEL_DIV1_gc);
     c50:	61 e0       	ldi	r22, 0x01	; 1
     c52:	80 e0       	ldi	r24, 0x00	; 0
     c54:	9a e0       	ldi	r25, 0x0A	; 10
     c56:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <TC0_ConfigClockSource>

    // Enable PMIC interrupt levels and interrupts globally
    PMIC.CTRL |= PMIC_LOLVLEX_bm|PMIC_MEDLVLEX_bm|PMIC_HILVLEX_bm;
     c5a:	e0 ea       	ldi	r30, 0xA0	; 160
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	82 81       	ldd	r24, Z+2	; 0x02
     c60:	87 60       	ori	r24, 0x07	; 7
     c62:	82 83       	std	Z+2, r24	; 0x02
    sei();
     c64:	78 94       	sei
     c66:	83 e0       	ldi	r24, 0x03	; 3
     c68:	90 e0       	ldi	r25, 0x00	; 0
}

// Set value for RGB LED
inline void rgb_set(RGB_colour colour)
{
    PORT_SetOutputValue(&LED_PORT,((colour & 7) << 1)|(1 & PORTB.OUT));
     c6a:	e0 e2       	ldi	r30, 0x20	; 32
     c6c:	f6 e0       	ldi	r31, 0x06	; 6
     c6e:	2f ef       	ldi	r18, 0xFF	; 255
     c70:	33 ed       	ldi	r19, 0xD3	; 211
     c72:	40 e3       	ldi	r20, 0x30	; 48
     c74:	21 50       	subi	r18, 0x01	; 1
     c76:	30 40       	sbci	r19, 0x00	; 0
     c78:	40 40       	sbci	r20, 0x00	; 0
     c7a:	e1 f7       	brne	.-8      	; 0xc74 <main+0x9c>
     c7c:	00 c0       	rjmp	.+0      	; 0xc7e <main+0xa6>
     c7e:	00 00       	nop
     c80:	24 81       	ldd	r18, Z+4	; 0x04
     c82:	21 70       	andi	r18, 0x01	; 1
     c84:	28 60       	ori	r18, 0x08	; 8
     c86:	24 83       	std	Z+4, r18	; 0x04
     c88:	2f ef       	ldi	r18, 0xFF	; 255
     c8a:	33 ed       	ldi	r19, 0xD3	; 211
     c8c:	40 e3       	ldi	r20, 0x30	; 48
     c8e:	21 50       	subi	r18, 0x01	; 1
     c90:	30 40       	sbci	r19, 0x00	; 0
     c92:	40 40       	sbci	r20, 0x00	; 0
     c94:	e1 f7       	brne	.-8      	; 0xc8e <main+0xb6>
     c96:	00 c0       	rjmp	.+0      	; 0xc98 <main+0xc0>
     c98:	00 00       	nop
     c9a:	24 81       	ldd	r18, Z+4	; 0x04
     c9c:	21 70       	andi	r18, 0x01	; 1
     c9e:	24 83       	std	Z+4, r18	; 0x04
     ca0:	01 97       	sbiw	r24, 0x01	; 1
	board_init();
	char BUF[30];
	int i;
	
	for(i=0; i<3; i++)
     ca2:	00 97       	sbiw	r24, 0x00	; 0
     ca4:	21 f7       	brne	.-56     	; 0xc6e <main+0x96>
}

inline int sw1_read()
{
    return (((~PORT_GetPortValue(&SW_PORT) & SW1) >> 4));
     ca6:	e0 e6       	ldi	r30, 0x60	; 96
     ca8:	f6 e0       	ldi	r31, 0x06	; 6
     caa:	80 85       	ldd	r24, Z+8	; 0x08
     cac:	90 e0       	ldi	r25, 0x00	; 0
     cae:	80 95       	com	r24
     cb0:	90 95       	com	r25
		_delay_ms(500);
		rgb_set(BLUE);
		_delay_ms(500);
		rgb_set(OFF);
	}
	while(!sw1_read());
     cb2:	84 ff       	sbrs	r24, 4
     cb4:	fa cf       	rjmp	.-12     	; 0xcaa <main+0xd2>
     cb6:	8f ef       	ldi	r24, 0xFF	; 255
     cb8:	93 ed       	ldi	r25, 0xD3	; 211
     cba:	e0 e3       	ldi	r30, 0x30	; 48
     cbc:	81 50       	subi	r24, 0x01	; 1
     cbe:	90 40       	sbci	r25, 0x00	; 0
     cc0:	e0 40       	sbci	r30, 0x00	; 0
     cc2:	e1 f7       	brne	.-8      	; 0xcbc <main+0xe4>
     cc4:	00 c0       	rjmp	.+0      	; 0xcc6 <main+0xee>
     cc6:	00 00       	nop
}

// Set value for RGB LED
inline void rgb_set(RGB_colour colour)
{
    PORT_SetOutputValue(&LED_PORT,((colour & 7) << 1)|(1 & PORTB.OUT));
     cc8:	e0 e2       	ldi	r30, 0x20	; 32
     cca:	f6 e0       	ldi	r31, 0x06	; 6
     ccc:	84 81       	ldd	r24, Z+4	; 0x04
     cce:	81 70       	andi	r24, 0x01	; 1
     cd0:	82 60       	ori	r24, 0x02	; 2
     cd2:	84 83       	std	Z+4, r24	; 0x04
     cd4:	ff ef       	ldi	r31, 0xFF	; 255
     cd6:	27 ea       	ldi	r18, 0xA7	; 167
     cd8:	31 e6       	ldi	r19, 0x61	; 97
     cda:	f1 50       	subi	r31, 0x01	; 1
     cdc:	20 40       	sbci	r18, 0x00	; 0
     cde:	30 40       	sbci	r19, 0x00	; 0
     ce0:	e1 f7       	brne	.-8      	; 0xcda <main+0x102>
     ce2:	00 c0       	rjmp	.+0      	; 0xce4 <main+0x10c>
     ce4:	00 00       	nop
	{
		/*
		sprintf(BUF, "%d %d %d %d %d %d\n",adc_read(L_FWD), adc_read(L_DIAGO), adc_read(L_SIDE), adc_read(R_SIDE), adc_read(R_DIAGO), adc_read(R_FWD) );
		*/
		
		sprintf(BUF, "%d %d\n", LEFTENC, RIGHTENC);
     ce6:	81 2c       	mov	r8, r1
     ce8:	68 94       	set
     cea:	99 24       	eor	r9, r9
     cec:	93 f8       	bld	r9, 3
     cee:	68 94       	set
     cf0:	aa 24       	eor	r10, r10
     cf2:	a6 f8       	bld	r10, 6
     cf4:	bb 24       	eor	r11, r11
     cf6:	b3 f8       	bld	r11, 3
     cf8:	0f 2e       	mov	r0, r31
     cfa:	f0 e0       	ldi	r31, 0x00	; 0
     cfc:	cf 2e       	mov	r12, r31
     cfe:	f0 e2       	ldi	r31, 0x20	; 32
     d00:	df 2e       	mov	r13, r31
     d02:	f0 2d       	mov	r31, r0
     d04:	8e 01       	movw	r16, r28
     d06:	0f 5f       	subi	r16, 0xFF	; 255
     d08:	1f 4f       	sbci	r17, 0xFF	; 255
     d0a:	0f 2e       	mov	r0, r31
     d0c:	f0 e2       	ldi	r31, 0x20	; 32
     d0e:	ef 2e       	mov	r14, r31
     d10:	f6 e0       	ldi	r31, 0x06	; 6
     d12:	ff 2e       	mov	r15, r31
     d14:	f0 2d       	mov	r31, r0
     d16:	f4 01       	movw	r30, r8
     d18:	20 a1       	ldd	r18, Z+32	; 0x20
     d1a:	31 a1       	ldd	r19, Z+33	; 0x21
     d1c:	f5 01       	movw	r30, r10
     d1e:	80 a1       	ldd	r24, Z+32	; 0x20
     d20:	91 a1       	ldd	r25, Z+33	; 0x21
     d22:	3f 93       	push	r19
     d24:	2f 93       	push	r18
     d26:	9f 93       	push	r25
     d28:	8f 93       	push	r24
     d2a:	df 92       	push	r13
     d2c:	cf 92       	push	r12
     d2e:	1f 93       	push	r17
     d30:	0f 93       	push	r16
     d32:	0e 94 06 07 	call	0xe0c	; 0xe0c <sprintf>
     d36:	ff ef       	ldi	r31, 0xFF	; 255
     d38:	23 ed       	ldi	r18, 0xD3	; 211
     d3a:	30 e3       	ldi	r19, 0x30	; 48
     d3c:	f1 50       	subi	r31, 0x01	; 1
     d3e:	20 40       	sbci	r18, 0x00	; 0
     d40:	30 40       	sbci	r19, 0x00	; 0
     d42:	e1 f7       	brne	.-8      	; 0xd3c <main+0x164>
     d44:	00 c0       	rjmp	.+0      	; 0xd46 <main+0x16e>
     d46:	00 00       	nop
		
		_delay_ms(500);
		radio_puts(BUF);
     d48:	c8 01       	movw	r24, r16
     d4a:	0e 94 c0 01 	call	0x380	; 0x380 <radio_puts>
     d4e:	f7 01       	movw	r30, r14
     d50:	84 81       	ldd	r24, Z+4	; 0x04
     d52:	81 70       	andi	r24, 0x01	; 1
     d54:	8a 60       	ori	r24, 0x0A	; 10
     d56:	84 83       	std	Z+4, r24	; 0x04
		rgb_set(PINK);
		motor_forward(500, 300);
     d58:	6c e2       	ldi	r22, 0x2C	; 44
     d5a:	71 e0       	ldi	r23, 0x01	; 1
     d5c:	84 ef       	ldi	r24, 0xF4	; 244
     d5e:	91 e0       	ldi	r25, 0x01	; 1
     d60:	0e 94 9a 05 	call	0xb34	; 0xb34 <motor_forward>
     d64:	f7 01       	movw	r30, r14
     d66:	84 81       	ldd	r24, Z+4	; 0x04
     d68:	81 70       	andi	r24, 0x01	; 1
     d6a:	84 83       	std	Z+4, r24	; 0x04

		rgb_set(OFF);
		
		motor_set(0,0);
     d6c:	60 e0       	ldi	r22, 0x00	; 0
     d6e:	70 e0       	ldi	r23, 0x00	; 0
     d70:	80 e0       	ldi	r24, 0x00	; 0
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	0e 94 17 05 	call	0xa2e	; 0xa2e <motor_set>
		
		sprintf(BUF, "%d %d\n", LEFTENC, RIGHTENC);
     d78:	f4 01       	movw	r30, r8
     d7a:	20 a1       	ldd	r18, Z+32	; 0x20
     d7c:	31 a1       	ldd	r19, Z+33	; 0x21
     d7e:	f5 01       	movw	r30, r10
     d80:	80 a1       	ldd	r24, Z+32	; 0x20
     d82:	91 a1       	ldd	r25, Z+33	; 0x21
     d84:	3f 93       	push	r19
     d86:	2f 93       	push	r18
     d88:	9f 93       	push	r25
     d8a:	8f 93       	push	r24
     d8c:	df 92       	push	r13
     d8e:	cf 92       	push	r12
     d90:	1f 93       	push	r17
     d92:	0f 93       	push	r16
     d94:	0e 94 06 07 	call	0xe0c	; 0xe0c <sprintf>
     d98:	ff ef       	ldi	r31, 0xFF	; 255
     d9a:	23 ed       	ldi	r18, 0xD3	; 211
     d9c:	30 e3       	ldi	r19, 0x30	; 48
     d9e:	f1 50       	subi	r31, 0x01	; 1
     da0:	20 40       	sbci	r18, 0x00	; 0
     da2:	30 40       	sbci	r19, 0x00	; 0
     da4:	e1 f7       	brne	.-8      	; 0xd9e <main+0x1c6>
     da6:	00 c0       	rjmp	.+0      	; 0xda8 <main+0x1d0>
     da8:	00 00       	nop
		
		_delay_ms(500);
		radio_puts(BUF);
     daa:	c8 01       	movw	r24, r16
     dac:	0e 94 c0 01 	call	0x380	; 0x380 <radio_puts>
     db0:	4f ef       	ldi	r20, 0xFF	; 255
     db2:	8f e4       	ldi	r24, 0x4F	; 79
     db4:	93 ec       	ldi	r25, 0xC3	; 195
     db6:	41 50       	subi	r20, 0x01	; 1
     db8:	80 40       	sbci	r24, 0x00	; 0
     dba:	90 40       	sbci	r25, 0x00	; 0
     dbc:	e1 f7       	brne	.-8      	; 0xdb6 <main+0x1de>
     dbe:	00 c0       	rjmp	.+0      	; 0xdc0 <main+0x1e8>
     dc0:	00 00       	nop
     dc2:	cd bf       	out	0x3d, r28	; 61
     dc4:	de bf       	out	0x3e, r29	; 62
     dc6:	a7 cf       	rjmp	.-178    	; 0xd16 <main+0x13e>

00000dc8 <__udivmodsi4>:
     dc8:	a1 e2       	ldi	r26, 0x21	; 33
     dca:	1a 2e       	mov	r1, r26
     dcc:	aa 1b       	sub	r26, r26
     dce:	bb 1b       	sub	r27, r27
     dd0:	fd 01       	movw	r30, r26
     dd2:	0d c0       	rjmp	.+26     	; 0xdee <__udivmodsi4_ep>

00000dd4 <__udivmodsi4_loop>:
     dd4:	aa 1f       	adc	r26, r26
     dd6:	bb 1f       	adc	r27, r27
     dd8:	ee 1f       	adc	r30, r30
     dda:	ff 1f       	adc	r31, r31
     ddc:	a2 17       	cp	r26, r18
     dde:	b3 07       	cpc	r27, r19
     de0:	e4 07       	cpc	r30, r20
     de2:	f5 07       	cpc	r31, r21
     de4:	20 f0       	brcs	.+8      	; 0xdee <__udivmodsi4_ep>
     de6:	a2 1b       	sub	r26, r18
     de8:	b3 0b       	sbc	r27, r19
     dea:	e4 0b       	sbc	r30, r20
     dec:	f5 0b       	sbc	r31, r21

00000dee <__udivmodsi4_ep>:
     dee:	66 1f       	adc	r22, r22
     df0:	77 1f       	adc	r23, r23
     df2:	88 1f       	adc	r24, r24
     df4:	99 1f       	adc	r25, r25
     df6:	1a 94       	dec	r1
     df8:	69 f7       	brne	.-38     	; 0xdd4 <__udivmodsi4_loop>
     dfa:	60 95       	com	r22
     dfc:	70 95       	com	r23
     dfe:	80 95       	com	r24
     e00:	90 95       	com	r25
     e02:	9b 01       	movw	r18, r22
     e04:	ac 01       	movw	r20, r24
     e06:	bd 01       	movw	r22, r26
     e08:	cf 01       	movw	r24, r30
     e0a:	08 95       	ret

00000e0c <sprintf>:
     e0c:	ae e0       	ldi	r26, 0x0E	; 14
     e0e:	b0 e0       	ldi	r27, 0x00	; 0
     e10:	ec e0       	ldi	r30, 0x0C	; 12
     e12:	f7 e0       	ldi	r31, 0x07	; 7
     e14:	0c 94 ae 09 	jmp	0x135c	; 0x135c <__prologue_saves__+0x1c>
     e18:	0d 89       	ldd	r16, Y+21	; 0x15
     e1a:	1e 89       	ldd	r17, Y+22	; 0x16
     e1c:	86 e0       	ldi	r24, 0x06	; 6
     e1e:	8c 83       	std	Y+4, r24	; 0x04
     e20:	09 83       	std	Y+1, r16	; 0x01
     e22:	1a 83       	std	Y+2, r17	; 0x02
     e24:	8f ef       	ldi	r24, 0xFF	; 255
     e26:	9f e7       	ldi	r25, 0x7F	; 127
     e28:	8d 83       	std	Y+5, r24	; 0x05
     e2a:	9e 83       	std	Y+6, r25	; 0x06
     e2c:	ae 01       	movw	r20, r28
     e2e:	47 5e       	subi	r20, 0xE7	; 231
     e30:	5f 4f       	sbci	r21, 0xFF	; 255
     e32:	6f 89       	ldd	r22, Y+23	; 0x17
     e34:	78 8d       	ldd	r23, Y+24	; 0x18
     e36:	ce 01       	movw	r24, r28
     e38:	01 96       	adiw	r24, 0x01	; 1
     e3a:	0e 94 28 07 	call	0xe50	; 0xe50 <vfprintf>
     e3e:	ef 81       	ldd	r30, Y+7	; 0x07
     e40:	f8 85       	ldd	r31, Y+8	; 0x08
     e42:	e0 0f       	add	r30, r16
     e44:	f1 1f       	adc	r31, r17
     e46:	10 82       	st	Z, r1
     e48:	2e 96       	adiw	r28, 0x0e	; 14
     e4a:	e4 e0       	ldi	r30, 0x04	; 4
     e4c:	0c 94 c7 09 	jmp	0x138e	; 0x138e <__epilogue_restores__+0x1c>

00000e50 <vfprintf>:
     e50:	ac e0       	ldi	r26, 0x0C	; 12
     e52:	b0 e0       	ldi	r27, 0x00	; 0
     e54:	ee e2       	ldi	r30, 0x2E	; 46
     e56:	f7 e0       	ldi	r31, 0x07	; 7
     e58:	0c 94 a0 09 	jmp	0x1340	; 0x1340 <__prologue_saves__>
     e5c:	7c 01       	movw	r14, r24
     e5e:	6b 01       	movw	r12, r22
     e60:	8a 01       	movw	r16, r20
     e62:	fc 01       	movw	r30, r24
     e64:	16 82       	std	Z+6, r1	; 0x06
     e66:	17 82       	std	Z+7, r1	; 0x07
     e68:	83 81       	ldd	r24, Z+3	; 0x03
     e6a:	81 ff       	sbrs	r24, 1
     e6c:	bd c1       	rjmp	.+890    	; 0x11e8 <vfprintf+0x398>
     e6e:	ce 01       	movw	r24, r28
     e70:	01 96       	adiw	r24, 0x01	; 1
     e72:	4c 01       	movw	r8, r24
     e74:	f7 01       	movw	r30, r14
     e76:	93 81       	ldd	r25, Z+3	; 0x03
     e78:	f6 01       	movw	r30, r12
     e7a:	93 fd       	sbrc	r25, 3
     e7c:	85 91       	lpm	r24, Z+
     e7e:	93 ff       	sbrs	r25, 3
     e80:	81 91       	ld	r24, Z+
     e82:	6f 01       	movw	r12, r30
     e84:	88 23       	and	r24, r24
     e86:	09 f4       	brne	.+2      	; 0xe8a <vfprintf+0x3a>
     e88:	ab c1       	rjmp	.+854    	; 0x11e0 <vfprintf+0x390>
     e8a:	85 32       	cpi	r24, 0x25	; 37
     e8c:	39 f4       	brne	.+14     	; 0xe9c <vfprintf+0x4c>
     e8e:	93 fd       	sbrc	r25, 3
     e90:	85 91       	lpm	r24, Z+
     e92:	93 ff       	sbrs	r25, 3
     e94:	81 91       	ld	r24, Z+
     e96:	6f 01       	movw	r12, r30
     e98:	85 32       	cpi	r24, 0x25	; 37
     e9a:	29 f4       	brne	.+10     	; 0xea6 <vfprintf+0x56>
     e9c:	b7 01       	movw	r22, r14
     e9e:	90 e0       	ldi	r25, 0x00	; 0
     ea0:	0e 94 10 09 	call	0x1220	; 0x1220 <fputc>
     ea4:	e7 cf       	rjmp	.-50     	; 0xe74 <vfprintf+0x24>
     ea6:	51 2c       	mov	r5, r1
     ea8:	31 2c       	mov	r3, r1
     eaa:	20 e0       	ldi	r18, 0x00	; 0
     eac:	20 32       	cpi	r18, 0x20	; 32
     eae:	a0 f4       	brcc	.+40     	; 0xed8 <vfprintf+0x88>
     eb0:	8b 32       	cpi	r24, 0x2B	; 43
     eb2:	69 f0       	breq	.+26     	; 0xece <vfprintf+0x7e>
     eb4:	30 f4       	brcc	.+12     	; 0xec2 <vfprintf+0x72>
     eb6:	80 32       	cpi	r24, 0x20	; 32
     eb8:	59 f0       	breq	.+22     	; 0xed0 <vfprintf+0x80>
     eba:	83 32       	cpi	r24, 0x23	; 35
     ebc:	69 f4       	brne	.+26     	; 0xed8 <vfprintf+0x88>
     ebe:	20 61       	ori	r18, 0x10	; 16
     ec0:	2c c0       	rjmp	.+88     	; 0xf1a <vfprintf+0xca>
     ec2:	8d 32       	cpi	r24, 0x2D	; 45
     ec4:	39 f0       	breq	.+14     	; 0xed4 <vfprintf+0x84>
     ec6:	80 33       	cpi	r24, 0x30	; 48
     ec8:	39 f4       	brne	.+14     	; 0xed8 <vfprintf+0x88>
     eca:	21 60       	ori	r18, 0x01	; 1
     ecc:	26 c0       	rjmp	.+76     	; 0xf1a <vfprintf+0xca>
     ece:	22 60       	ori	r18, 0x02	; 2
     ed0:	24 60       	ori	r18, 0x04	; 4
     ed2:	23 c0       	rjmp	.+70     	; 0xf1a <vfprintf+0xca>
     ed4:	28 60       	ori	r18, 0x08	; 8
     ed6:	21 c0       	rjmp	.+66     	; 0xf1a <vfprintf+0xca>
     ed8:	27 fd       	sbrc	r18, 7
     eda:	27 c0       	rjmp	.+78     	; 0xf2a <vfprintf+0xda>
     edc:	30 ed       	ldi	r19, 0xD0	; 208
     ede:	38 0f       	add	r19, r24
     ee0:	3a 30       	cpi	r19, 0x0A	; 10
     ee2:	78 f4       	brcc	.+30     	; 0xf02 <vfprintf+0xb2>
     ee4:	26 ff       	sbrs	r18, 6
     ee6:	06 c0       	rjmp	.+12     	; 0xef4 <vfprintf+0xa4>
     ee8:	fa e0       	ldi	r31, 0x0A	; 10
     eea:	5f 9e       	mul	r5, r31
     eec:	30 0d       	add	r19, r0
     eee:	11 24       	eor	r1, r1
     ef0:	53 2e       	mov	r5, r19
     ef2:	13 c0       	rjmp	.+38     	; 0xf1a <vfprintf+0xca>
     ef4:	8a e0       	ldi	r24, 0x0A	; 10
     ef6:	38 9e       	mul	r3, r24
     ef8:	30 0d       	add	r19, r0
     efa:	11 24       	eor	r1, r1
     efc:	33 2e       	mov	r3, r19
     efe:	20 62       	ori	r18, 0x20	; 32
     f00:	0c c0       	rjmp	.+24     	; 0xf1a <vfprintf+0xca>
     f02:	8e 32       	cpi	r24, 0x2E	; 46
     f04:	21 f4       	brne	.+8      	; 0xf0e <vfprintf+0xbe>
     f06:	26 fd       	sbrc	r18, 6
     f08:	6b c1       	rjmp	.+726    	; 0x11e0 <vfprintf+0x390>
     f0a:	20 64       	ori	r18, 0x40	; 64
     f0c:	06 c0       	rjmp	.+12     	; 0xf1a <vfprintf+0xca>
     f0e:	8c 36       	cpi	r24, 0x6C	; 108
     f10:	11 f4       	brne	.+4      	; 0xf16 <vfprintf+0xc6>
     f12:	20 68       	ori	r18, 0x80	; 128
     f14:	02 c0       	rjmp	.+4      	; 0xf1a <vfprintf+0xca>
     f16:	88 36       	cpi	r24, 0x68	; 104
     f18:	41 f4       	brne	.+16     	; 0xf2a <vfprintf+0xda>
     f1a:	f6 01       	movw	r30, r12
     f1c:	93 fd       	sbrc	r25, 3
     f1e:	85 91       	lpm	r24, Z+
     f20:	93 ff       	sbrs	r25, 3
     f22:	81 91       	ld	r24, Z+
     f24:	6f 01       	movw	r12, r30
     f26:	81 11       	cpse	r24, r1
     f28:	c1 cf       	rjmp	.-126    	; 0xeac <vfprintf+0x5c>
     f2a:	98 2f       	mov	r25, r24
     f2c:	9f 7d       	andi	r25, 0xDF	; 223
     f2e:	95 54       	subi	r25, 0x45	; 69
     f30:	93 30       	cpi	r25, 0x03	; 3
     f32:	28 f4       	brcc	.+10     	; 0xf3e <vfprintf+0xee>
     f34:	0c 5f       	subi	r16, 0xFC	; 252
     f36:	1f 4f       	sbci	r17, 0xFF	; 255
     f38:	ff e3       	ldi	r31, 0x3F	; 63
     f3a:	f9 83       	std	Y+1, r31	; 0x01
     f3c:	0d c0       	rjmp	.+26     	; 0xf58 <vfprintf+0x108>
     f3e:	83 36       	cpi	r24, 0x63	; 99
     f40:	31 f0       	breq	.+12     	; 0xf4e <vfprintf+0xfe>
     f42:	83 37       	cpi	r24, 0x73	; 115
     f44:	71 f0       	breq	.+28     	; 0xf62 <vfprintf+0x112>
     f46:	83 35       	cpi	r24, 0x53	; 83
     f48:	09 f0       	breq	.+2      	; 0xf4c <vfprintf+0xfc>
     f4a:	5b c0       	rjmp	.+182    	; 0x1002 <vfprintf+0x1b2>
     f4c:	22 c0       	rjmp	.+68     	; 0xf92 <vfprintf+0x142>
     f4e:	f8 01       	movw	r30, r16
     f50:	80 81       	ld	r24, Z
     f52:	89 83       	std	Y+1, r24	; 0x01
     f54:	0e 5f       	subi	r16, 0xFE	; 254
     f56:	1f 4f       	sbci	r17, 0xFF	; 255
     f58:	44 24       	eor	r4, r4
     f5a:	43 94       	inc	r4
     f5c:	51 2c       	mov	r5, r1
     f5e:	54 01       	movw	r10, r8
     f60:	15 c0       	rjmp	.+42     	; 0xf8c <vfprintf+0x13c>
     f62:	38 01       	movw	r6, r16
     f64:	f2 e0       	ldi	r31, 0x02	; 2
     f66:	6f 0e       	add	r6, r31
     f68:	71 1c       	adc	r7, r1
     f6a:	f8 01       	movw	r30, r16
     f6c:	a0 80       	ld	r10, Z
     f6e:	b1 80       	ldd	r11, Z+1	; 0x01
     f70:	26 ff       	sbrs	r18, 6
     f72:	03 c0       	rjmp	.+6      	; 0xf7a <vfprintf+0x12a>
     f74:	65 2d       	mov	r22, r5
     f76:	70 e0       	ldi	r23, 0x00	; 0
     f78:	02 c0       	rjmp	.+4      	; 0xf7e <vfprintf+0x12e>
     f7a:	6f ef       	ldi	r22, 0xFF	; 255
     f7c:	7f ef       	ldi	r23, 0xFF	; 255
     f7e:	c5 01       	movw	r24, r10
     f80:	2c 87       	std	Y+12, r18	; 0x0c
     f82:	0e 94 05 09 	call	0x120a	; 0x120a <strnlen>
     f86:	2c 01       	movw	r4, r24
     f88:	83 01       	movw	r16, r6
     f8a:	2c 85       	ldd	r18, Y+12	; 0x0c
     f8c:	2f 77       	andi	r18, 0x7F	; 127
     f8e:	22 2e       	mov	r2, r18
     f90:	17 c0       	rjmp	.+46     	; 0xfc0 <vfprintf+0x170>
     f92:	38 01       	movw	r6, r16
     f94:	f2 e0       	ldi	r31, 0x02	; 2
     f96:	6f 0e       	add	r6, r31
     f98:	71 1c       	adc	r7, r1
     f9a:	f8 01       	movw	r30, r16
     f9c:	a0 80       	ld	r10, Z
     f9e:	b1 80       	ldd	r11, Z+1	; 0x01
     fa0:	26 ff       	sbrs	r18, 6
     fa2:	03 c0       	rjmp	.+6      	; 0xfaa <vfprintf+0x15a>
     fa4:	65 2d       	mov	r22, r5
     fa6:	70 e0       	ldi	r23, 0x00	; 0
     fa8:	02 c0       	rjmp	.+4      	; 0xfae <vfprintf+0x15e>
     faa:	6f ef       	ldi	r22, 0xFF	; 255
     fac:	7f ef       	ldi	r23, 0xFF	; 255
     fae:	c5 01       	movw	r24, r10
     fb0:	2c 87       	std	Y+12, r18	; 0x0c
     fb2:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <strnlen_P>
     fb6:	2c 01       	movw	r4, r24
     fb8:	2c 85       	ldd	r18, Y+12	; 0x0c
     fba:	20 68       	ori	r18, 0x80	; 128
     fbc:	22 2e       	mov	r2, r18
     fbe:	83 01       	movw	r16, r6
     fc0:	23 fc       	sbrc	r2, 3
     fc2:	1b c0       	rjmp	.+54     	; 0xffa <vfprintf+0x1aa>
     fc4:	83 2d       	mov	r24, r3
     fc6:	90 e0       	ldi	r25, 0x00	; 0
     fc8:	48 16       	cp	r4, r24
     fca:	59 06       	cpc	r5, r25
     fcc:	b0 f4       	brcc	.+44     	; 0xffa <vfprintf+0x1aa>
     fce:	b7 01       	movw	r22, r14
     fd0:	80 e2       	ldi	r24, 0x20	; 32
     fd2:	90 e0       	ldi	r25, 0x00	; 0
     fd4:	0e 94 10 09 	call	0x1220	; 0x1220 <fputc>
     fd8:	3a 94       	dec	r3
     fda:	f4 cf       	rjmp	.-24     	; 0xfc4 <vfprintf+0x174>
     fdc:	f5 01       	movw	r30, r10
     fde:	27 fc       	sbrc	r2, 7
     fe0:	85 91       	lpm	r24, Z+
     fe2:	27 fe       	sbrs	r2, 7
     fe4:	81 91       	ld	r24, Z+
     fe6:	5f 01       	movw	r10, r30
     fe8:	b7 01       	movw	r22, r14
     fea:	90 e0       	ldi	r25, 0x00	; 0
     fec:	0e 94 10 09 	call	0x1220	; 0x1220 <fputc>
     ff0:	31 10       	cpse	r3, r1
     ff2:	3a 94       	dec	r3
     ff4:	f1 e0       	ldi	r31, 0x01	; 1
     ff6:	4f 1a       	sub	r4, r31
     ff8:	51 08       	sbc	r5, r1
     ffa:	41 14       	cp	r4, r1
     ffc:	51 04       	cpc	r5, r1
     ffe:	71 f7       	brne	.-36     	; 0xfdc <vfprintf+0x18c>
    1000:	e5 c0       	rjmp	.+458    	; 0x11cc <vfprintf+0x37c>
    1002:	84 36       	cpi	r24, 0x64	; 100
    1004:	11 f0       	breq	.+4      	; 0x100a <vfprintf+0x1ba>
    1006:	89 36       	cpi	r24, 0x69	; 105
    1008:	39 f5       	brne	.+78     	; 0x1058 <vfprintf+0x208>
    100a:	f8 01       	movw	r30, r16
    100c:	27 ff       	sbrs	r18, 7
    100e:	07 c0       	rjmp	.+14     	; 0x101e <vfprintf+0x1ce>
    1010:	60 81       	ld	r22, Z
    1012:	71 81       	ldd	r23, Z+1	; 0x01
    1014:	82 81       	ldd	r24, Z+2	; 0x02
    1016:	93 81       	ldd	r25, Z+3	; 0x03
    1018:	0c 5f       	subi	r16, 0xFC	; 252
    101a:	1f 4f       	sbci	r17, 0xFF	; 255
    101c:	08 c0       	rjmp	.+16     	; 0x102e <vfprintf+0x1de>
    101e:	60 81       	ld	r22, Z
    1020:	71 81       	ldd	r23, Z+1	; 0x01
    1022:	88 27       	eor	r24, r24
    1024:	77 fd       	sbrc	r23, 7
    1026:	80 95       	com	r24
    1028:	98 2f       	mov	r25, r24
    102a:	0e 5f       	subi	r16, 0xFE	; 254
    102c:	1f 4f       	sbci	r17, 0xFF	; 255
    102e:	2f 76       	andi	r18, 0x6F	; 111
    1030:	b2 2e       	mov	r11, r18
    1032:	97 ff       	sbrs	r25, 7
    1034:	09 c0       	rjmp	.+18     	; 0x1048 <vfprintf+0x1f8>
    1036:	90 95       	com	r25
    1038:	80 95       	com	r24
    103a:	70 95       	com	r23
    103c:	61 95       	neg	r22
    103e:	7f 4f       	sbci	r23, 0xFF	; 255
    1040:	8f 4f       	sbci	r24, 0xFF	; 255
    1042:	9f 4f       	sbci	r25, 0xFF	; 255
    1044:	20 68       	ori	r18, 0x80	; 128
    1046:	b2 2e       	mov	r11, r18
    1048:	2a e0       	ldi	r18, 0x0A	; 10
    104a:	30 e0       	ldi	r19, 0x00	; 0
    104c:	a4 01       	movw	r20, r8
    104e:	0e 94 42 09 	call	0x1284	; 0x1284 <__ultoa_invert>
    1052:	a8 2e       	mov	r10, r24
    1054:	a8 18       	sub	r10, r8
    1056:	44 c0       	rjmp	.+136    	; 0x10e0 <vfprintf+0x290>
    1058:	85 37       	cpi	r24, 0x75	; 117
    105a:	29 f4       	brne	.+10     	; 0x1066 <vfprintf+0x216>
    105c:	2f 7e       	andi	r18, 0xEF	; 239
    105e:	b2 2e       	mov	r11, r18
    1060:	2a e0       	ldi	r18, 0x0A	; 10
    1062:	30 e0       	ldi	r19, 0x00	; 0
    1064:	25 c0       	rjmp	.+74     	; 0x10b0 <vfprintf+0x260>
    1066:	f2 2f       	mov	r31, r18
    1068:	f9 7f       	andi	r31, 0xF9	; 249
    106a:	bf 2e       	mov	r11, r31
    106c:	8f 36       	cpi	r24, 0x6F	; 111
    106e:	c1 f0       	breq	.+48     	; 0x10a0 <vfprintf+0x250>
    1070:	18 f4       	brcc	.+6      	; 0x1078 <vfprintf+0x228>
    1072:	88 35       	cpi	r24, 0x58	; 88
    1074:	79 f0       	breq	.+30     	; 0x1094 <vfprintf+0x244>
    1076:	b4 c0       	rjmp	.+360    	; 0x11e0 <vfprintf+0x390>
    1078:	80 37       	cpi	r24, 0x70	; 112
    107a:	19 f0       	breq	.+6      	; 0x1082 <vfprintf+0x232>
    107c:	88 37       	cpi	r24, 0x78	; 120
    107e:	21 f0       	breq	.+8      	; 0x1088 <vfprintf+0x238>
    1080:	af c0       	rjmp	.+350    	; 0x11e0 <vfprintf+0x390>
    1082:	2f 2f       	mov	r18, r31
    1084:	20 61       	ori	r18, 0x10	; 16
    1086:	b2 2e       	mov	r11, r18
    1088:	b4 fe       	sbrs	r11, 4
    108a:	0d c0       	rjmp	.+26     	; 0x10a6 <vfprintf+0x256>
    108c:	8b 2d       	mov	r24, r11
    108e:	84 60       	ori	r24, 0x04	; 4
    1090:	b8 2e       	mov	r11, r24
    1092:	09 c0       	rjmp	.+18     	; 0x10a6 <vfprintf+0x256>
    1094:	24 ff       	sbrs	r18, 4
    1096:	0a c0       	rjmp	.+20     	; 0x10ac <vfprintf+0x25c>
    1098:	9f 2f       	mov	r25, r31
    109a:	96 60       	ori	r25, 0x06	; 6
    109c:	b9 2e       	mov	r11, r25
    109e:	06 c0       	rjmp	.+12     	; 0x10ac <vfprintf+0x25c>
    10a0:	28 e0       	ldi	r18, 0x08	; 8
    10a2:	30 e0       	ldi	r19, 0x00	; 0
    10a4:	05 c0       	rjmp	.+10     	; 0x10b0 <vfprintf+0x260>
    10a6:	20 e1       	ldi	r18, 0x10	; 16
    10a8:	30 e0       	ldi	r19, 0x00	; 0
    10aa:	02 c0       	rjmp	.+4      	; 0x10b0 <vfprintf+0x260>
    10ac:	20 e1       	ldi	r18, 0x10	; 16
    10ae:	32 e0       	ldi	r19, 0x02	; 2
    10b0:	f8 01       	movw	r30, r16
    10b2:	b7 fe       	sbrs	r11, 7
    10b4:	07 c0       	rjmp	.+14     	; 0x10c4 <vfprintf+0x274>
    10b6:	60 81       	ld	r22, Z
    10b8:	71 81       	ldd	r23, Z+1	; 0x01
    10ba:	82 81       	ldd	r24, Z+2	; 0x02
    10bc:	93 81       	ldd	r25, Z+3	; 0x03
    10be:	0c 5f       	subi	r16, 0xFC	; 252
    10c0:	1f 4f       	sbci	r17, 0xFF	; 255
    10c2:	06 c0       	rjmp	.+12     	; 0x10d0 <vfprintf+0x280>
    10c4:	60 81       	ld	r22, Z
    10c6:	71 81       	ldd	r23, Z+1	; 0x01
    10c8:	80 e0       	ldi	r24, 0x00	; 0
    10ca:	90 e0       	ldi	r25, 0x00	; 0
    10cc:	0e 5f       	subi	r16, 0xFE	; 254
    10ce:	1f 4f       	sbci	r17, 0xFF	; 255
    10d0:	a4 01       	movw	r20, r8
    10d2:	0e 94 42 09 	call	0x1284	; 0x1284 <__ultoa_invert>
    10d6:	a8 2e       	mov	r10, r24
    10d8:	a8 18       	sub	r10, r8
    10da:	fb 2d       	mov	r31, r11
    10dc:	ff 77       	andi	r31, 0x7F	; 127
    10de:	bf 2e       	mov	r11, r31
    10e0:	b6 fe       	sbrs	r11, 6
    10e2:	0b c0       	rjmp	.+22     	; 0x10fa <vfprintf+0x2aa>
    10e4:	2b 2d       	mov	r18, r11
    10e6:	2e 7f       	andi	r18, 0xFE	; 254
    10e8:	a5 14       	cp	r10, r5
    10ea:	50 f4       	brcc	.+20     	; 0x1100 <vfprintf+0x2b0>
    10ec:	b4 fe       	sbrs	r11, 4
    10ee:	0a c0       	rjmp	.+20     	; 0x1104 <vfprintf+0x2b4>
    10f0:	b2 fc       	sbrc	r11, 2
    10f2:	08 c0       	rjmp	.+16     	; 0x1104 <vfprintf+0x2b4>
    10f4:	2b 2d       	mov	r18, r11
    10f6:	2e 7e       	andi	r18, 0xEE	; 238
    10f8:	05 c0       	rjmp	.+10     	; 0x1104 <vfprintf+0x2b4>
    10fa:	7a 2c       	mov	r7, r10
    10fc:	2b 2d       	mov	r18, r11
    10fe:	03 c0       	rjmp	.+6      	; 0x1106 <vfprintf+0x2b6>
    1100:	7a 2c       	mov	r7, r10
    1102:	01 c0       	rjmp	.+2      	; 0x1106 <vfprintf+0x2b6>
    1104:	75 2c       	mov	r7, r5
    1106:	24 ff       	sbrs	r18, 4
    1108:	0d c0       	rjmp	.+26     	; 0x1124 <vfprintf+0x2d4>
    110a:	fe 01       	movw	r30, r28
    110c:	ea 0d       	add	r30, r10
    110e:	f1 1d       	adc	r31, r1
    1110:	80 81       	ld	r24, Z
    1112:	80 33       	cpi	r24, 0x30	; 48
    1114:	11 f4       	brne	.+4      	; 0x111a <vfprintf+0x2ca>
    1116:	29 7e       	andi	r18, 0xE9	; 233
    1118:	09 c0       	rjmp	.+18     	; 0x112c <vfprintf+0x2dc>
    111a:	22 ff       	sbrs	r18, 2
    111c:	06 c0       	rjmp	.+12     	; 0x112a <vfprintf+0x2da>
    111e:	73 94       	inc	r7
    1120:	73 94       	inc	r7
    1122:	04 c0       	rjmp	.+8      	; 0x112c <vfprintf+0x2dc>
    1124:	82 2f       	mov	r24, r18
    1126:	86 78       	andi	r24, 0x86	; 134
    1128:	09 f0       	breq	.+2      	; 0x112c <vfprintf+0x2dc>
    112a:	73 94       	inc	r7
    112c:	23 fd       	sbrc	r18, 3
    112e:	13 c0       	rjmp	.+38     	; 0x1156 <vfprintf+0x306>
    1130:	20 ff       	sbrs	r18, 0
    1132:	06 c0       	rjmp	.+12     	; 0x1140 <vfprintf+0x2f0>
    1134:	5a 2c       	mov	r5, r10
    1136:	73 14       	cp	r7, r3
    1138:	18 f4       	brcc	.+6      	; 0x1140 <vfprintf+0x2f0>
    113a:	53 0c       	add	r5, r3
    113c:	57 18       	sub	r5, r7
    113e:	73 2c       	mov	r7, r3
    1140:	73 14       	cp	r7, r3
    1142:	68 f4       	brcc	.+26     	; 0x115e <vfprintf+0x30e>
    1144:	b7 01       	movw	r22, r14
    1146:	80 e2       	ldi	r24, 0x20	; 32
    1148:	90 e0       	ldi	r25, 0x00	; 0
    114a:	2c 87       	std	Y+12, r18	; 0x0c
    114c:	0e 94 10 09 	call	0x1220	; 0x1220 <fputc>
    1150:	73 94       	inc	r7
    1152:	2c 85       	ldd	r18, Y+12	; 0x0c
    1154:	f5 cf       	rjmp	.-22     	; 0x1140 <vfprintf+0x2f0>
    1156:	73 14       	cp	r7, r3
    1158:	10 f4       	brcc	.+4      	; 0x115e <vfprintf+0x30e>
    115a:	37 18       	sub	r3, r7
    115c:	01 c0       	rjmp	.+2      	; 0x1160 <vfprintf+0x310>
    115e:	31 2c       	mov	r3, r1
    1160:	24 ff       	sbrs	r18, 4
    1162:	12 c0       	rjmp	.+36     	; 0x1188 <vfprintf+0x338>
    1164:	b7 01       	movw	r22, r14
    1166:	80 e3       	ldi	r24, 0x30	; 48
    1168:	90 e0       	ldi	r25, 0x00	; 0
    116a:	2c 87       	std	Y+12, r18	; 0x0c
    116c:	0e 94 10 09 	call	0x1220	; 0x1220 <fputc>
    1170:	2c 85       	ldd	r18, Y+12	; 0x0c
    1172:	22 ff       	sbrs	r18, 2
    1174:	17 c0       	rjmp	.+46     	; 0x11a4 <vfprintf+0x354>
    1176:	21 ff       	sbrs	r18, 1
    1178:	03 c0       	rjmp	.+6      	; 0x1180 <vfprintf+0x330>
    117a:	88 e5       	ldi	r24, 0x58	; 88
    117c:	90 e0       	ldi	r25, 0x00	; 0
    117e:	02 c0       	rjmp	.+4      	; 0x1184 <vfprintf+0x334>
    1180:	88 e7       	ldi	r24, 0x78	; 120
    1182:	90 e0       	ldi	r25, 0x00	; 0
    1184:	b7 01       	movw	r22, r14
    1186:	0c c0       	rjmp	.+24     	; 0x11a0 <vfprintf+0x350>
    1188:	82 2f       	mov	r24, r18
    118a:	86 78       	andi	r24, 0x86	; 134
    118c:	59 f0       	breq	.+22     	; 0x11a4 <vfprintf+0x354>
    118e:	21 fd       	sbrc	r18, 1
    1190:	02 c0       	rjmp	.+4      	; 0x1196 <vfprintf+0x346>
    1192:	80 e2       	ldi	r24, 0x20	; 32
    1194:	01 c0       	rjmp	.+2      	; 0x1198 <vfprintf+0x348>
    1196:	8b e2       	ldi	r24, 0x2B	; 43
    1198:	27 fd       	sbrc	r18, 7
    119a:	8d e2       	ldi	r24, 0x2D	; 45
    119c:	b7 01       	movw	r22, r14
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	0e 94 10 09 	call	0x1220	; 0x1220 <fputc>
    11a4:	a5 14       	cp	r10, r5
    11a6:	38 f4       	brcc	.+14     	; 0x11b6 <vfprintf+0x366>
    11a8:	b7 01       	movw	r22, r14
    11aa:	80 e3       	ldi	r24, 0x30	; 48
    11ac:	90 e0       	ldi	r25, 0x00	; 0
    11ae:	0e 94 10 09 	call	0x1220	; 0x1220 <fputc>
    11b2:	5a 94       	dec	r5
    11b4:	f7 cf       	rjmp	.-18     	; 0x11a4 <vfprintf+0x354>
    11b6:	aa 94       	dec	r10
    11b8:	f4 01       	movw	r30, r8
    11ba:	ea 0d       	add	r30, r10
    11bc:	f1 1d       	adc	r31, r1
    11be:	80 81       	ld	r24, Z
    11c0:	b7 01       	movw	r22, r14
    11c2:	90 e0       	ldi	r25, 0x00	; 0
    11c4:	0e 94 10 09 	call	0x1220	; 0x1220 <fputc>
    11c8:	a1 10       	cpse	r10, r1
    11ca:	f5 cf       	rjmp	.-22     	; 0x11b6 <vfprintf+0x366>
    11cc:	33 20       	and	r3, r3
    11ce:	09 f4       	brne	.+2      	; 0x11d2 <vfprintf+0x382>
    11d0:	51 ce       	rjmp	.-862    	; 0xe74 <vfprintf+0x24>
    11d2:	b7 01       	movw	r22, r14
    11d4:	80 e2       	ldi	r24, 0x20	; 32
    11d6:	90 e0       	ldi	r25, 0x00	; 0
    11d8:	0e 94 10 09 	call	0x1220	; 0x1220 <fputc>
    11dc:	3a 94       	dec	r3
    11de:	f6 cf       	rjmp	.-20     	; 0x11cc <vfprintf+0x37c>
    11e0:	f7 01       	movw	r30, r14
    11e2:	86 81       	ldd	r24, Z+6	; 0x06
    11e4:	97 81       	ldd	r25, Z+7	; 0x07
    11e6:	02 c0       	rjmp	.+4      	; 0x11ec <vfprintf+0x39c>
    11e8:	8f ef       	ldi	r24, 0xFF	; 255
    11ea:	9f ef       	ldi	r25, 0xFF	; 255
    11ec:	2c 96       	adiw	r28, 0x0c	; 12
    11ee:	e2 e1       	ldi	r30, 0x12	; 18
    11f0:	0c 94 b9 09 	jmp	0x1372	; 0x1372 <__epilogue_restores__>

000011f4 <strnlen_P>:
    11f4:	fc 01       	movw	r30, r24
    11f6:	05 90       	lpm	r0, Z+
    11f8:	61 50       	subi	r22, 0x01	; 1
    11fa:	70 40       	sbci	r23, 0x00	; 0
    11fc:	01 10       	cpse	r0, r1
    11fe:	d8 f7       	brcc	.-10     	; 0x11f6 <strnlen_P+0x2>
    1200:	80 95       	com	r24
    1202:	90 95       	com	r25
    1204:	8e 0f       	add	r24, r30
    1206:	9f 1f       	adc	r25, r31
    1208:	08 95       	ret

0000120a <strnlen>:
    120a:	fc 01       	movw	r30, r24
    120c:	61 50       	subi	r22, 0x01	; 1
    120e:	70 40       	sbci	r23, 0x00	; 0
    1210:	01 90       	ld	r0, Z+
    1212:	01 10       	cpse	r0, r1
    1214:	d8 f7       	brcc	.-10     	; 0x120c <strnlen+0x2>
    1216:	80 95       	com	r24
    1218:	90 95       	com	r25
    121a:	8e 0f       	add	r24, r30
    121c:	9f 1f       	adc	r25, r31
    121e:	08 95       	ret

00001220 <fputc>:
    1220:	0f 93       	push	r16
    1222:	1f 93       	push	r17
    1224:	cf 93       	push	r28
    1226:	df 93       	push	r29
    1228:	18 2f       	mov	r17, r24
    122a:	09 2f       	mov	r16, r25
    122c:	eb 01       	movw	r28, r22
    122e:	8b 81       	ldd	r24, Y+3	; 0x03
    1230:	81 fd       	sbrc	r24, 1
    1232:	03 c0       	rjmp	.+6      	; 0x123a <fputc+0x1a>
    1234:	8f ef       	ldi	r24, 0xFF	; 255
    1236:	9f ef       	ldi	r25, 0xFF	; 255
    1238:	20 c0       	rjmp	.+64     	; 0x127a <fputc+0x5a>
    123a:	82 ff       	sbrs	r24, 2
    123c:	10 c0       	rjmp	.+32     	; 0x125e <fputc+0x3e>
    123e:	4e 81       	ldd	r20, Y+6	; 0x06
    1240:	5f 81       	ldd	r21, Y+7	; 0x07
    1242:	2c 81       	ldd	r18, Y+4	; 0x04
    1244:	3d 81       	ldd	r19, Y+5	; 0x05
    1246:	42 17       	cp	r20, r18
    1248:	53 07       	cpc	r21, r19
    124a:	7c f4       	brge	.+30     	; 0x126a <fputc+0x4a>
    124c:	e8 81       	ld	r30, Y
    124e:	f9 81       	ldd	r31, Y+1	; 0x01
    1250:	9f 01       	movw	r18, r30
    1252:	2f 5f       	subi	r18, 0xFF	; 255
    1254:	3f 4f       	sbci	r19, 0xFF	; 255
    1256:	28 83       	st	Y, r18
    1258:	39 83       	std	Y+1, r19	; 0x01
    125a:	10 83       	st	Z, r17
    125c:	06 c0       	rjmp	.+12     	; 0x126a <fputc+0x4a>
    125e:	e8 85       	ldd	r30, Y+8	; 0x08
    1260:	f9 85       	ldd	r31, Y+9	; 0x09
    1262:	81 2f       	mov	r24, r17
    1264:	09 95       	icall
    1266:	89 2b       	or	r24, r25
    1268:	29 f7       	brne	.-54     	; 0x1234 <fputc+0x14>
    126a:	2e 81       	ldd	r18, Y+6	; 0x06
    126c:	3f 81       	ldd	r19, Y+7	; 0x07
    126e:	2f 5f       	subi	r18, 0xFF	; 255
    1270:	3f 4f       	sbci	r19, 0xFF	; 255
    1272:	2e 83       	std	Y+6, r18	; 0x06
    1274:	3f 83       	std	Y+7, r19	; 0x07
    1276:	81 2f       	mov	r24, r17
    1278:	90 2f       	mov	r25, r16
    127a:	df 91       	pop	r29
    127c:	cf 91       	pop	r28
    127e:	1f 91       	pop	r17
    1280:	0f 91       	pop	r16
    1282:	08 95       	ret

00001284 <__ultoa_invert>:
    1284:	fa 01       	movw	r30, r20
    1286:	aa 27       	eor	r26, r26
    1288:	28 30       	cpi	r18, 0x08	; 8
    128a:	51 f1       	breq	.+84     	; 0x12e0 <__ultoa_invert+0x5c>
    128c:	20 31       	cpi	r18, 0x10	; 16
    128e:	81 f1       	breq	.+96     	; 0x12f0 <__ultoa_invert+0x6c>
    1290:	e8 94       	clt
    1292:	6f 93       	push	r22
    1294:	6e 7f       	andi	r22, 0xFE	; 254
    1296:	6e 5f       	subi	r22, 0xFE	; 254
    1298:	7f 4f       	sbci	r23, 0xFF	; 255
    129a:	8f 4f       	sbci	r24, 0xFF	; 255
    129c:	9f 4f       	sbci	r25, 0xFF	; 255
    129e:	af 4f       	sbci	r26, 0xFF	; 255
    12a0:	b1 e0       	ldi	r27, 0x01	; 1
    12a2:	3e d0       	rcall	.+124    	; 0x1320 <__ultoa_invert+0x9c>
    12a4:	b4 e0       	ldi	r27, 0x04	; 4
    12a6:	3c d0       	rcall	.+120    	; 0x1320 <__ultoa_invert+0x9c>
    12a8:	67 0f       	add	r22, r23
    12aa:	78 1f       	adc	r23, r24
    12ac:	89 1f       	adc	r24, r25
    12ae:	9a 1f       	adc	r25, r26
    12b0:	a1 1d       	adc	r26, r1
    12b2:	68 0f       	add	r22, r24
    12b4:	79 1f       	adc	r23, r25
    12b6:	8a 1f       	adc	r24, r26
    12b8:	91 1d       	adc	r25, r1
    12ba:	a1 1d       	adc	r26, r1
    12bc:	6a 0f       	add	r22, r26
    12be:	71 1d       	adc	r23, r1
    12c0:	81 1d       	adc	r24, r1
    12c2:	91 1d       	adc	r25, r1
    12c4:	a1 1d       	adc	r26, r1
    12c6:	20 d0       	rcall	.+64     	; 0x1308 <__ultoa_invert+0x84>
    12c8:	09 f4       	brne	.+2      	; 0x12cc <__ultoa_invert+0x48>
    12ca:	68 94       	set
    12cc:	3f 91       	pop	r19
    12ce:	2a e0       	ldi	r18, 0x0A	; 10
    12d0:	26 9f       	mul	r18, r22
    12d2:	11 24       	eor	r1, r1
    12d4:	30 19       	sub	r19, r0
    12d6:	30 5d       	subi	r19, 0xD0	; 208
    12d8:	31 93       	st	Z+, r19
    12da:	de f6       	brtc	.-74     	; 0x1292 <__ultoa_invert+0xe>
    12dc:	cf 01       	movw	r24, r30
    12de:	08 95       	ret
    12e0:	46 2f       	mov	r20, r22
    12e2:	47 70       	andi	r20, 0x07	; 7
    12e4:	40 5d       	subi	r20, 0xD0	; 208
    12e6:	41 93       	st	Z+, r20
    12e8:	b3 e0       	ldi	r27, 0x03	; 3
    12ea:	0f d0       	rcall	.+30     	; 0x130a <__ultoa_invert+0x86>
    12ec:	c9 f7       	brne	.-14     	; 0x12e0 <__ultoa_invert+0x5c>
    12ee:	f6 cf       	rjmp	.-20     	; 0x12dc <__ultoa_invert+0x58>
    12f0:	46 2f       	mov	r20, r22
    12f2:	4f 70       	andi	r20, 0x0F	; 15
    12f4:	40 5d       	subi	r20, 0xD0	; 208
    12f6:	4a 33       	cpi	r20, 0x3A	; 58
    12f8:	18 f0       	brcs	.+6      	; 0x1300 <__ultoa_invert+0x7c>
    12fa:	49 5d       	subi	r20, 0xD9	; 217
    12fc:	31 fd       	sbrc	r19, 1
    12fe:	40 52       	subi	r20, 0x20	; 32
    1300:	41 93       	st	Z+, r20
    1302:	02 d0       	rcall	.+4      	; 0x1308 <__ultoa_invert+0x84>
    1304:	a9 f7       	brne	.-22     	; 0x12f0 <__ultoa_invert+0x6c>
    1306:	ea cf       	rjmp	.-44     	; 0x12dc <__ultoa_invert+0x58>
    1308:	b4 e0       	ldi	r27, 0x04	; 4
    130a:	a6 95       	lsr	r26
    130c:	97 95       	ror	r25
    130e:	87 95       	ror	r24
    1310:	77 95       	ror	r23
    1312:	67 95       	ror	r22
    1314:	ba 95       	dec	r27
    1316:	c9 f7       	brne	.-14     	; 0x130a <__ultoa_invert+0x86>
    1318:	00 97       	sbiw	r24, 0x00	; 0
    131a:	61 05       	cpc	r22, r1
    131c:	71 05       	cpc	r23, r1
    131e:	08 95       	ret
    1320:	9b 01       	movw	r18, r22
    1322:	ac 01       	movw	r20, r24
    1324:	0a 2e       	mov	r0, r26
    1326:	06 94       	lsr	r0
    1328:	57 95       	ror	r21
    132a:	47 95       	ror	r20
    132c:	37 95       	ror	r19
    132e:	27 95       	ror	r18
    1330:	ba 95       	dec	r27
    1332:	c9 f7       	brne	.-14     	; 0x1326 <__ultoa_invert+0xa2>
    1334:	62 0f       	add	r22, r18
    1336:	73 1f       	adc	r23, r19
    1338:	84 1f       	adc	r24, r20
    133a:	95 1f       	adc	r25, r21
    133c:	a0 1d       	adc	r26, r0
    133e:	08 95       	ret

00001340 <__prologue_saves__>:
    1340:	2f 92       	push	r2
    1342:	3f 92       	push	r3
    1344:	4f 92       	push	r4
    1346:	5f 92       	push	r5
    1348:	6f 92       	push	r6
    134a:	7f 92       	push	r7
    134c:	8f 92       	push	r8
    134e:	9f 92       	push	r9
    1350:	af 92       	push	r10
    1352:	bf 92       	push	r11
    1354:	cf 92       	push	r12
    1356:	df 92       	push	r13
    1358:	ef 92       	push	r14
    135a:	ff 92       	push	r15
    135c:	0f 93       	push	r16
    135e:	1f 93       	push	r17
    1360:	cf 93       	push	r28
    1362:	df 93       	push	r29
    1364:	cd b7       	in	r28, 0x3d	; 61
    1366:	de b7       	in	r29, 0x3e	; 62
    1368:	ca 1b       	sub	r28, r26
    136a:	db 0b       	sbc	r29, r27
    136c:	cd bf       	out	0x3d, r28	; 61
    136e:	de bf       	out	0x3e, r29	; 62
    1370:	09 94       	ijmp

00001372 <__epilogue_restores__>:
    1372:	2a 88       	ldd	r2, Y+18	; 0x12
    1374:	39 88       	ldd	r3, Y+17	; 0x11
    1376:	48 88       	ldd	r4, Y+16	; 0x10
    1378:	5f 84       	ldd	r5, Y+15	; 0x0f
    137a:	6e 84       	ldd	r6, Y+14	; 0x0e
    137c:	7d 84       	ldd	r7, Y+13	; 0x0d
    137e:	8c 84       	ldd	r8, Y+12	; 0x0c
    1380:	9b 84       	ldd	r9, Y+11	; 0x0b
    1382:	aa 84       	ldd	r10, Y+10	; 0x0a
    1384:	b9 84       	ldd	r11, Y+9	; 0x09
    1386:	c8 84       	ldd	r12, Y+8	; 0x08
    1388:	df 80       	ldd	r13, Y+7	; 0x07
    138a:	ee 80       	ldd	r14, Y+6	; 0x06
    138c:	fd 80       	ldd	r15, Y+5	; 0x05
    138e:	0c 81       	ldd	r16, Y+4	; 0x04
    1390:	1b 81       	ldd	r17, Y+3	; 0x03
    1392:	aa 81       	ldd	r26, Y+2	; 0x02
    1394:	b9 81       	ldd	r27, Y+1	; 0x01
    1396:	ce 0f       	add	r28, r30
    1398:	d1 1d       	adc	r29, r1
    139a:	cd bf       	out	0x3d, r28	; 61
    139c:	de bf       	out	0x3e, r29	; 62
    139e:	ed 01       	movw	r28, r26
    13a0:	08 95       	ret

000013a2 <_exit>:
    13a2:	f8 94       	cli

000013a4 <__stop_program>:
    13a4:	ff cf       	rjmp	.-2      	; 0x13a4 <__stop_program>
