Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_top_tb_func_synth xil_defaultlib.UART_RX_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3114] architecture 'rtl' not found in entity 'test' [C:/Users/acraddick/Hello_world/Hello_world.srcs/sim_1/new/UART_RX_top_tb.vhd:59]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit uart_rx_top_tb in library work failed.
