// Seed: 599509063
module module_0;
  assign id_1 = 1;
  logic [7:0] id_2;
  wire id_3, id_4;
  assign id_1 = id_2[-1];
  always if (1) $display(id_4);
  wire id_5;
  supply1 id_6 = 1, id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_8 = id_8;
  wire id_9, id_10;
  module_0 modCall_1 ();
  wire id_11;
  assign id_5 = 1;
  wire id_12;
  wire id_13, id_14;
  wire id_15, id_16;
  real id_17;
  wire id_18;
endmodule
