<stg><name>BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3</name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="5" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_48"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %xDiff_2_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="xDiff_2_phi"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %yDiff_2_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="yDiff_2_phi"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %shape_idx_load_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %shape_idx_load

]]></Node>
<StgValue><ssdm name="shape_idx_load_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %CGRA_NumTiles_shapes_values_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %CGRA_NumTiles_shapes_values_load

]]></Node>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values_load_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %sub_ln192_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln192

]]></Node>
<StgValue><ssdm name="sub_ln192_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %and_ln218_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and_ln218

]]></Node>
<StgValue><ssdm name="and_ln218_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %cmp77_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp77

]]></Node>
<StgValue><ssdm name="cmp77_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:10 %Tile2XY_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %Tile2XY_1_load

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %and_ln205_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and_ln205

]]></Node>
<StgValue><ssdm name="and_ln205_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %cmp28_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp28

]]></Node>
<StgValue><ssdm name="cmp28_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:13 %Tile2XY_0_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %Tile2XY_0_load

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i6 0, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i4 0, i4 %i_48

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0 %i_49 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_49"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1 %indvar_flatten_load = load i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="2">
<![CDATA[
:2 %zext_ln199 = zext i2 %i_49

]]></Node>
<StgValue><ssdm name="zext_ln199"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %bpsStride_0_addr = getelementptr i1 %bpsStride_0, i64 0, i64 %zext_ln199

]]></Node>
<StgValue><ssdm name="bpsStride_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="2">
<![CDATA[
:4 %xDiff = load i2 %bpsStride_0_addr

]]></Node>
<StgValue><ssdm name="xDiff"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %bpsStride_1_addr = getelementptr i1 %bpsStride_1, i64 0, i64 %zext_ln199

]]></Node>
<StgValue><ssdm name="bpsStride_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="2">
<![CDATA[
:12 %yDiff = load i2 %bpsStride_1_addr

]]></Node>
<StgValue><ssdm name="yDiff"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:25 %icmp_ln199 = icmp_eq  i6 %indvar_flatten_load, i6 %sub_ln192_read

]]></Node>
<StgValue><ssdm name="icmp_ln199"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit:0 %i_48_load_1 = load i4 %i_48

]]></Node>
<StgValue><ssdm name="i_48_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:5 %icmp_ln233 = icmp_ult  i4 %i_48_load_1, i4 %CGRA_NumTiles_shapes_values_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.loopexit:6 %select_ln199 = select i1 %icmp_ln233, i4 %i_48_load_1, i4 0

]]></Node>
<StgValue><ssdm name="select_ln199"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.loopexit:32 %tmp_27 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %shape_idx_load_read, i4 %select_ln199

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="9">
<![CDATA[
.loopexit:33 %zext_ln234 = zext i9 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln234"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:34 %allocated_tiles_shapes_values_addr = getelementptr i4 %allocated_tiles_shapes_values, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="9">
<![CDATA[
.loopexit:35 %allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="2">
<![CDATA[
:4 %xDiff = load i2 %bpsStride_0_addr

]]></Node>
<StgValue><ssdm name="xDiff"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="2">
<![CDATA[
:12 %yDiff = load i2 %bpsStride_1_addr

]]></Node>
<StgValue><ssdm name="yDiff"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3 %add_ln199 = add i2 %i_49, i2 1

]]></Node>
<StgValue><ssdm name="add_ln199"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="2">
<![CDATA[
.loopexit:7 %zext_ln199_1 = zext i2 %add_ln199

]]></Node>
<StgValue><ssdm name="zext_ln199_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln205_read" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:8 %bpsStride_0_addr_1 = getelementptr i1 %bpsStride_0, i64 0, i64 %zext_ln199_1

]]></Node>
<StgValue><ssdm name="bpsStride_0_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln205_read" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="2">
<![CDATA[
.loopexit:9 %bpsStride_0_load = load i2 %bpsStride_0_addr_1

]]></Node>
<StgValue><ssdm name="bpsStride_0_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln218_read" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:13 %bpsStride_1_addr_1 = getelementptr i1 %bpsStride_1, i64 0, i64 %zext_ln199_1

]]></Node>
<StgValue><ssdm name="bpsStride_1_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln218_read" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="2">
<![CDATA[
.loopexit:14 %bpsStride_1_load = load i2 %bpsStride_1_addr_1

]]></Node>
<StgValue><ssdm name="bpsStride_1_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:28 %select_ln199_2 = select i1 %icmp_ln233, i2 %i_49, i2 %add_ln199

]]></Node>
<StgValue><ssdm name="select_ln199_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="9">
<![CDATA[
.loopexit:35 %allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="1">
<![CDATA[
:5 %zext_ln202 = zext i1 %xDiff

]]></Node>
<StgValue><ssdm name="zext_ln202"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp28_read" val="0"/>
<literal name="and_ln205_read" val="0"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6 %x_2 = sub i2 %Tile2XY_0_load_read, i2 %zext_ln202

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp28_read" val="0"/>
<literal name="and_ln205_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:7 %select_ln197 = select i1 %xDiff, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln197"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln205_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:8 %xDiff_1 = select i1 %cmp28_read, i2 %zext_ln202, i2 %select_ln197

]]></Node>
<StgValue><ssdm name="xDiff_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:9 %xDiff_2 = select i1 %and_ln205_read, i2 0, i2 %xDiff_1

]]></Node>
<StgValue><ssdm name="xDiff_2"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp28_read" val="1"/>
<literal name="and_ln205_read" val="0"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:10 %empty = add i2 %zext_ln202, i2 %Tile2XY_0_load_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="1">
<![CDATA[
:13 %zext_ln215 = zext i1 %yDiff

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp77_read" val="0"/>
<literal name="and_ln218_read" val="0"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:14 %y_2 = sub i2 %Tile2XY_1_load_read, i2 %zext_ln215

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp77_read" val="0"/>
<literal name="and_ln218_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:15 %select_ln197_1 = select i1 %yDiff, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln197_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln218_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:16 %yDiff_1 = select i1 %cmp77_read, i2 %zext_ln215, i2 %select_ln197_1

]]></Node>
<StgValue><ssdm name="yDiff_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:17 %yDiff_2 = select i1 %and_ln218_read, i2 0, i2 %yDiff_1

]]></Node>
<StgValue><ssdm name="yDiff_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp77_read" val="1"/>
<literal name="and_ln218_read" val="0"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:18 %empty_226 = add i2 %zext_ln215, i2 %Tile2XY_1_load_read

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln218_read" val="0"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:19 %empty_227 = select i1 %cmp77_read, i2 %empty_226, i2 %y_2

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:20 %y = select i1 %and_ln218_read, i2 %Tile2XY_1_load_read, i2 %empty_227

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln205_read" val="0"/>
<literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:21 %empty_228 = select i1 %cmp28_read, i2 %empty, i2 %x_2

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:22 %select_ln205 = select i1 %and_ln205_read, i2 %Tile2XY_0_load_read, i2 %empty_228

]]></Node>
<StgValue><ssdm name="select_ln205"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:23 %tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln205, i2 %y

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:24 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:26 %add_ln199_1 = add i6 %indvar_flatten_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln199_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27 %br_ln199 = br i1 %icmp_ln199, void %.loopexit, void %.loopexit39_ifconv.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln205_read" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="2">
<![CDATA[
.loopexit:9 %bpsStride_0_load = load i2 %bpsStride_0_addr_1

]]></Node>
<StgValue><ssdm name="bpsStride_0_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln205_read" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="1">
<![CDATA[
.loopexit:10 %xDiff_cast_mid1 = zext i1 %bpsStride_0_load

]]></Node>
<StgValue><ssdm name="xDiff_cast_mid1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="cmp28_read" val="0"/>
<literal name="and_ln205_read" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:11 %x_2_mid1 = sub i2 %Tile2XY_0_load_read, i2 %xDiff_cast_mid1

]]></Node>
<StgValue><ssdm name="x_2_mid1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="cmp28_read" val="1"/>
<literal name="and_ln205_read" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:12 %p_mid1 = add i2 %xDiff_cast_mid1, i2 %Tile2XY_0_load_read

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln218_read" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="2">
<![CDATA[
.loopexit:14 %bpsStride_1_load = load i2 %bpsStride_1_addr_1

]]></Node>
<StgValue><ssdm name="bpsStride_1_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln218_read" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="1">
<![CDATA[
.loopexit:15 %yDiff_cast_mid1 = zext i1 %bpsStride_1_load

]]></Node>
<StgValue><ssdm name="yDiff_cast_mid1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="cmp77_read" val="0"/>
<literal name="and_ln218_read" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:16 %y_2_mid1 = sub i2 %Tile2XY_1_load_read, i2 %yDiff_cast_mid1

]]></Node>
<StgValue><ssdm name="y_2_mid1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="cmp77_read" val="1"/>
<literal name="and_ln218_read" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:17 %p_mid112 = add i2 %yDiff_cast_mid1, i2 %Tile2XY_1_load_read

]]></Node>
<StgValue><ssdm name="p_mid112"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln218_read" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:18 %p_mid114 = select i1 %cmp77_read, i2 %p_mid112, i2 %y_2_mid1

]]></Node>
<StgValue><ssdm name="p_mid114"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:19 %select_ln218 = select i1 %and_ln218_read, i2 %Tile2XY_1_load_read, i2 %p_mid114

]]></Node>
<StgValue><ssdm name="select_ln218"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="and_ln205_read" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:20 %empty_229 = select i1 %cmp28_read, i2 %p_mid1, i2 %x_2_mid1

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:21 %select_ln205_1 = select i1 %and_ln205_read, i2 %Tile2XY_0_load_read, i2 %empty_229

]]></Node>
<StgValue><ssdm name="select_ln205_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:22 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln205_1, i2 %select_ln218

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.loopexit:23 %select_ln199_1 = select i1 %icmp_ln233, i4 %tmp, i4 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln199_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="4">
<![CDATA[
.loopexit:24 %zext_ln199_2 = zext i4 %select_ln199_1

]]></Node>
<StgValue><ssdm name="zext_ln199_2"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:25 %xy2Tile_addr = getelementptr i4 %xy2Tile, i64 0, i64 %zext_ln199_2

]]></Node>
<StgValue><ssdm name="xy2Tile_addr"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4">
<![CDATA[
.loopexit:26 %xy2Tile_load = load i4 %xy2Tile_addr

]]></Node>
<StgValue><ssdm name="xy2Tile_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2">
<![CDATA[
.loopexit:1 %xDiff_2_phi_load_1 = load i2 %xDiff_2_phi

]]></Node>
<StgValue><ssdm name="xDiff_2_phi_load_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2">
<![CDATA[
.loopexit:2 %yDiff_2_phi_load_1 = load i2 %yDiff_2_phi

]]></Node>
<StgValue><ssdm name="yDiff_2_phi_load_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.loopexit:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_199_2_VITIS_LOOP_233_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4">
<![CDATA[
.loopexit:26 %xy2Tile_load = load i4 %xy2Tile_addr

]]></Node>
<StgValue><ssdm name="xy2Tile_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit:27 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:29 %select_ln199_3 = select i1 %icmp_ln233, i2 %yDiff_2_phi_load_1, i2 %yDiff_2

]]></Node>
<StgValue><ssdm name="select_ln199_3"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit:30 %select_ln199_4 = select i1 %icmp_ln233, i2 %xDiff_2_phi_load_1, i2 %xDiff_2

]]></Node>
<StgValue><ssdm name="select_ln199_4"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.loopexit:31 %specloopname_ln233 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln233"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:36 %icmp_ln234 = icmp_eq  i4 %allocated_tiles_shapes_values_load, i4 %xy2Tile_load

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:37 %br_ln234 = br i1 %icmp_ln234, void, void %.critedge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %i_50 = add i4 %select_ln199, i4 1

]]></Node>
<StgValue><ssdm name="i_50"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln199 = store i6 %add_ln199_1, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln199 = store i2 %select_ln199_2, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:3 %store_ln199 = store i2 %select_ln199_3, i2 %yDiff_2_phi

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:4 %store_ln199 = store i2 %select_ln199_4, i2 %xDiff_2_phi

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
:5 %store_ln233 = store i4 %i_50, i4 %i_48

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
.critedge.exitStub:0 %write_ln199 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %yDiff_2_phi_out, i2 %yDiff_2_phi_load_1

]]></Node>
<StgValue><ssdm name="write_ln199"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
.critedge.exitStub:1 %write_ln199 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %xDiff_2_phi_out, i2 %xDiff_2_phi_load_1

]]></Node>
<StgValue><ssdm name="write_ln199"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
.critedge.exitStub:2 %write_ln233 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %i_50_out, i4 %i_48_load_1

]]></Node>
<StgValue><ssdm name="write_ln233"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
.critedge.exitStub:3 %write_ln205 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %xDiff_2_out, i2 %xDiff_2

]]></Node>
<StgValue><ssdm name="write_ln205"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
.critedge.exitStub:4 %write_ln218 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %yDiff_2_out, i2 %yDiff_2

]]></Node>
<StgValue><ssdm name="write_ln218"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.critedge.exitStub:5 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i1 1, void %.loopexit39_ifconv.loopexit.exitStub, i1 0, void %.critedge.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i1 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit39_ifconv.loopexit.exitStub:0 %i_48_load = load i4 %i_48

]]></Node>
<StgValue><ssdm name="i_48_load"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="2">
<![CDATA[
.loopexit39_ifconv.loopexit.exitStub:1 %xDiff_2_phi_load = load i2 %xDiff_2_phi

]]></Node>
<StgValue><ssdm name="xDiff_2_phi_load"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="2">
<![CDATA[
.loopexit39_ifconv.loopexit.exitStub:2 %yDiff_2_phi_load = load i2 %yDiff_2_phi

]]></Node>
<StgValue><ssdm name="yDiff_2_phi_load"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit39_ifconv.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %yDiff_2_phi_out, i2 %yDiff_2_phi_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit39_ifconv.loopexit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %xDiff_2_phi_out, i2 %xDiff_2_phi_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
.loopexit39_ifconv.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %i_50_out, i4 %i_48_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit39_ifconv.loopexit.exitStub:6 %write_ln205 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %xDiff_2_out, i2 %xDiff_2

]]></Node>
<StgValue><ssdm name="write_ln205"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit39_ifconv.loopexit.exitStub:7 %write_ln218 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %yDiff_2_out, i2 %yDiff_2

]]></Node>
<StgValue><ssdm name="write_ln218"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.loopexit39_ifconv.loopexit.exitStub:8 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
