
Radio_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013abc  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000734  08013d70  08013d70  00014d70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080144a4  080144a4  000154a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080144ac  080144ac  000154ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080144b0  080144b0  000154b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  080144b4  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004da4  240001dc  08014690  000161dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24004f80  08014690  00016f80  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000161dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00031c9b  00000000  00000000  0001620a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005e5d  00000000  00000000  00047ea5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001e70  00000000  00000000  0004dd08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000178f  00000000  00000000  0004fb78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00038517  00000000  00000000  00051307  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002d500  00000000  00000000  0008981e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00151fb7  00000000  00000000  000b6d1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00208cd5  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000093ac  00000000  00000000  00208d18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000008b  00000000  00000000  002120c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240001dc 	.word	0x240001dc
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08013d54 	.word	0x08013d54

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240001e0 	.word	0x240001e0
 80002ec:	08013d54 	.word	0x08013d54

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <strlen>:
 8000390:	4603      	mov	r3, r0
 8000392:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000396:	2a00      	cmp	r2, #0
 8000398:	d1fb      	bne.n	8000392 <strlen+0x2>
 800039a:	1a18      	subs	r0, r3, r0
 800039c:	3801      	subs	r0, #1
 800039e:	4770      	bx	lr

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	@ 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_uldivmod>:
 8000718:	b953      	cbnz	r3, 8000730 <__aeabi_uldivmod+0x18>
 800071a:	b94a      	cbnz	r2, 8000730 <__aeabi_uldivmod+0x18>
 800071c:	2900      	cmp	r1, #0
 800071e:	bf08      	it	eq
 8000720:	2800      	cmpeq	r0, #0
 8000722:	bf1c      	itt	ne
 8000724:	f04f 31ff 	movne.w	r1, #4294967295
 8000728:	f04f 30ff 	movne.w	r0, #4294967295
 800072c:	f000 b9a2 	b.w	8000a74 <__aeabi_idiv0>
 8000730:	f1ad 0c08 	sub.w	ip, sp, #8
 8000734:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000738:	f000 f83e 	bl	80007b8 <__udivmoddi4>
 800073c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000740:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000744:	b004      	add	sp, #16
 8000746:	4770      	bx	lr

08000748 <__aeabi_d2lz>:
 8000748:	b508      	push	{r3, lr}
 800074a:	4602      	mov	r2, r0
 800074c:	460b      	mov	r3, r1
 800074e:	ec43 2b17 	vmov	d7, r2, r3
 8000752:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800075a:	d403      	bmi.n	8000764 <__aeabi_d2lz+0x1c>
 800075c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000760:	f000 b80a 	b.w	8000778 <__aeabi_d2ulz>
 8000764:	eeb1 7b47 	vneg.f64	d7, d7
 8000768:	ec51 0b17 	vmov	r0, r1, d7
 800076c:	f000 f804 	bl	8000778 <__aeabi_d2ulz>
 8000770:	4240      	negs	r0, r0
 8000772:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000776:	bd08      	pop	{r3, pc}

08000778 <__aeabi_d2ulz>:
 8000778:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007a8 <__aeabi_d2ulz+0x30>
 800077c:	ec41 0b17 	vmov	d7, r0, r1
 8000780:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007b0 <__aeabi_d2ulz+0x38>
 8000784:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000788:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800078c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000790:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000794:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000798:	ee16 1a10 	vmov	r1, s12
 800079c:	ee17 0a90 	vmov	r0, s15
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	f3af 8000 	nop.w
 80007a8:	00000000 	.word	0x00000000
 80007ac:	3df00000 	.word	0x3df00000
 80007b0:	00000000 	.word	0x00000000
 80007b4:	41f00000 	.word	0x41f00000

080007b8 <__udivmoddi4>:
 80007b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007bc:	9d08      	ldr	r5, [sp, #32]
 80007be:	460c      	mov	r4, r1
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d14e      	bne.n	8000862 <__udivmoddi4+0xaa>
 80007c4:	4694      	mov	ip, r2
 80007c6:	458c      	cmp	ip, r1
 80007c8:	4686      	mov	lr, r0
 80007ca:	fab2 f282 	clz	r2, r2
 80007ce:	d962      	bls.n	8000896 <__udivmoddi4+0xde>
 80007d0:	b14a      	cbz	r2, 80007e6 <__udivmoddi4+0x2e>
 80007d2:	f1c2 0320 	rsb	r3, r2, #32
 80007d6:	4091      	lsls	r1, r2
 80007d8:	fa20 f303 	lsr.w	r3, r0, r3
 80007dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80007e0:	4319      	orrs	r1, r3
 80007e2:	fa00 fe02 	lsl.w	lr, r0, r2
 80007e6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007ea:	fa1f f68c 	uxth.w	r6, ip
 80007ee:	fbb1 f4f7 	udiv	r4, r1, r7
 80007f2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80007f6:	fb07 1114 	mls	r1, r7, r4, r1
 80007fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007fe:	fb04 f106 	mul.w	r1, r4, r6
 8000802:	4299      	cmp	r1, r3
 8000804:	d90a      	bls.n	800081c <__udivmoddi4+0x64>
 8000806:	eb1c 0303 	adds.w	r3, ip, r3
 800080a:	f104 30ff 	add.w	r0, r4, #4294967295
 800080e:	f080 8112 	bcs.w	8000a36 <__udivmoddi4+0x27e>
 8000812:	4299      	cmp	r1, r3
 8000814:	f240 810f 	bls.w	8000a36 <__udivmoddi4+0x27e>
 8000818:	3c02      	subs	r4, #2
 800081a:	4463      	add	r3, ip
 800081c:	1a59      	subs	r1, r3, r1
 800081e:	fa1f f38e 	uxth.w	r3, lr
 8000822:	fbb1 f0f7 	udiv	r0, r1, r7
 8000826:	fb07 1110 	mls	r1, r7, r0, r1
 800082a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800082e:	fb00 f606 	mul.w	r6, r0, r6
 8000832:	429e      	cmp	r6, r3
 8000834:	d90a      	bls.n	800084c <__udivmoddi4+0x94>
 8000836:	eb1c 0303 	adds.w	r3, ip, r3
 800083a:	f100 31ff 	add.w	r1, r0, #4294967295
 800083e:	f080 80fc 	bcs.w	8000a3a <__udivmoddi4+0x282>
 8000842:	429e      	cmp	r6, r3
 8000844:	f240 80f9 	bls.w	8000a3a <__udivmoddi4+0x282>
 8000848:	4463      	add	r3, ip
 800084a:	3802      	subs	r0, #2
 800084c:	1b9b      	subs	r3, r3, r6
 800084e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000852:	2100      	movs	r1, #0
 8000854:	b11d      	cbz	r5, 800085e <__udivmoddi4+0xa6>
 8000856:	40d3      	lsrs	r3, r2
 8000858:	2200      	movs	r2, #0
 800085a:	e9c5 3200 	strd	r3, r2, [r5]
 800085e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000862:	428b      	cmp	r3, r1
 8000864:	d905      	bls.n	8000872 <__udivmoddi4+0xba>
 8000866:	b10d      	cbz	r5, 800086c <__udivmoddi4+0xb4>
 8000868:	e9c5 0100 	strd	r0, r1, [r5]
 800086c:	2100      	movs	r1, #0
 800086e:	4608      	mov	r0, r1
 8000870:	e7f5      	b.n	800085e <__udivmoddi4+0xa6>
 8000872:	fab3 f183 	clz	r1, r3
 8000876:	2900      	cmp	r1, #0
 8000878:	d146      	bne.n	8000908 <__udivmoddi4+0x150>
 800087a:	42a3      	cmp	r3, r4
 800087c:	d302      	bcc.n	8000884 <__udivmoddi4+0xcc>
 800087e:	4290      	cmp	r0, r2
 8000880:	f0c0 80f0 	bcc.w	8000a64 <__udivmoddi4+0x2ac>
 8000884:	1a86      	subs	r6, r0, r2
 8000886:	eb64 0303 	sbc.w	r3, r4, r3
 800088a:	2001      	movs	r0, #1
 800088c:	2d00      	cmp	r5, #0
 800088e:	d0e6      	beq.n	800085e <__udivmoddi4+0xa6>
 8000890:	e9c5 6300 	strd	r6, r3, [r5]
 8000894:	e7e3      	b.n	800085e <__udivmoddi4+0xa6>
 8000896:	2a00      	cmp	r2, #0
 8000898:	f040 8090 	bne.w	80009bc <__udivmoddi4+0x204>
 800089c:	eba1 040c 	sub.w	r4, r1, ip
 80008a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008a4:	fa1f f78c 	uxth.w	r7, ip
 80008a8:	2101      	movs	r1, #1
 80008aa:	fbb4 f6f8 	udiv	r6, r4, r8
 80008ae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008b2:	fb08 4416 	mls	r4, r8, r6, r4
 80008b6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008ba:	fb07 f006 	mul.w	r0, r7, r6
 80008be:	4298      	cmp	r0, r3
 80008c0:	d908      	bls.n	80008d4 <__udivmoddi4+0x11c>
 80008c2:	eb1c 0303 	adds.w	r3, ip, r3
 80008c6:	f106 34ff 	add.w	r4, r6, #4294967295
 80008ca:	d202      	bcs.n	80008d2 <__udivmoddi4+0x11a>
 80008cc:	4298      	cmp	r0, r3
 80008ce:	f200 80cd 	bhi.w	8000a6c <__udivmoddi4+0x2b4>
 80008d2:	4626      	mov	r6, r4
 80008d4:	1a1c      	subs	r4, r3, r0
 80008d6:	fa1f f38e 	uxth.w	r3, lr
 80008da:	fbb4 f0f8 	udiv	r0, r4, r8
 80008de:	fb08 4410 	mls	r4, r8, r0, r4
 80008e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008e6:	fb00 f707 	mul.w	r7, r0, r7
 80008ea:	429f      	cmp	r7, r3
 80008ec:	d908      	bls.n	8000900 <__udivmoddi4+0x148>
 80008ee:	eb1c 0303 	adds.w	r3, ip, r3
 80008f2:	f100 34ff 	add.w	r4, r0, #4294967295
 80008f6:	d202      	bcs.n	80008fe <__udivmoddi4+0x146>
 80008f8:	429f      	cmp	r7, r3
 80008fa:	f200 80b0 	bhi.w	8000a5e <__udivmoddi4+0x2a6>
 80008fe:	4620      	mov	r0, r4
 8000900:	1bdb      	subs	r3, r3, r7
 8000902:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000906:	e7a5      	b.n	8000854 <__udivmoddi4+0x9c>
 8000908:	f1c1 0620 	rsb	r6, r1, #32
 800090c:	408b      	lsls	r3, r1
 800090e:	fa22 f706 	lsr.w	r7, r2, r6
 8000912:	431f      	orrs	r7, r3
 8000914:	fa20 fc06 	lsr.w	ip, r0, r6
 8000918:	fa04 f301 	lsl.w	r3, r4, r1
 800091c:	ea43 030c 	orr.w	r3, r3, ip
 8000920:	40f4      	lsrs	r4, r6
 8000922:	fa00 f801 	lsl.w	r8, r0, r1
 8000926:	0c38      	lsrs	r0, r7, #16
 8000928:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800092c:	fbb4 fef0 	udiv	lr, r4, r0
 8000930:	fa1f fc87 	uxth.w	ip, r7
 8000934:	fb00 441e 	mls	r4, r0, lr, r4
 8000938:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800093c:	fb0e f90c 	mul.w	r9, lr, ip
 8000940:	45a1      	cmp	r9, r4
 8000942:	fa02 f201 	lsl.w	r2, r2, r1
 8000946:	d90a      	bls.n	800095e <__udivmoddi4+0x1a6>
 8000948:	193c      	adds	r4, r7, r4
 800094a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800094e:	f080 8084 	bcs.w	8000a5a <__udivmoddi4+0x2a2>
 8000952:	45a1      	cmp	r9, r4
 8000954:	f240 8081 	bls.w	8000a5a <__udivmoddi4+0x2a2>
 8000958:	f1ae 0e02 	sub.w	lr, lr, #2
 800095c:	443c      	add	r4, r7
 800095e:	eba4 0409 	sub.w	r4, r4, r9
 8000962:	fa1f f983 	uxth.w	r9, r3
 8000966:	fbb4 f3f0 	udiv	r3, r4, r0
 800096a:	fb00 4413 	mls	r4, r0, r3, r4
 800096e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000972:	fb03 fc0c 	mul.w	ip, r3, ip
 8000976:	45a4      	cmp	ip, r4
 8000978:	d907      	bls.n	800098a <__udivmoddi4+0x1d2>
 800097a:	193c      	adds	r4, r7, r4
 800097c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000980:	d267      	bcs.n	8000a52 <__udivmoddi4+0x29a>
 8000982:	45a4      	cmp	ip, r4
 8000984:	d965      	bls.n	8000a52 <__udivmoddi4+0x29a>
 8000986:	3b02      	subs	r3, #2
 8000988:	443c      	add	r4, r7
 800098a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800098e:	fba0 9302 	umull	r9, r3, r0, r2
 8000992:	eba4 040c 	sub.w	r4, r4, ip
 8000996:	429c      	cmp	r4, r3
 8000998:	46ce      	mov	lr, r9
 800099a:	469c      	mov	ip, r3
 800099c:	d351      	bcc.n	8000a42 <__udivmoddi4+0x28a>
 800099e:	d04e      	beq.n	8000a3e <__udivmoddi4+0x286>
 80009a0:	b155      	cbz	r5, 80009b8 <__udivmoddi4+0x200>
 80009a2:	ebb8 030e 	subs.w	r3, r8, lr
 80009a6:	eb64 040c 	sbc.w	r4, r4, ip
 80009aa:	fa04 f606 	lsl.w	r6, r4, r6
 80009ae:	40cb      	lsrs	r3, r1
 80009b0:	431e      	orrs	r6, r3
 80009b2:	40cc      	lsrs	r4, r1
 80009b4:	e9c5 6400 	strd	r6, r4, [r5]
 80009b8:	2100      	movs	r1, #0
 80009ba:	e750      	b.n	800085e <__udivmoddi4+0xa6>
 80009bc:	f1c2 0320 	rsb	r3, r2, #32
 80009c0:	fa20 f103 	lsr.w	r1, r0, r3
 80009c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80009c8:	fa24 f303 	lsr.w	r3, r4, r3
 80009cc:	4094      	lsls	r4, r2
 80009ce:	430c      	orrs	r4, r1
 80009d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009d4:	fa00 fe02 	lsl.w	lr, r0, r2
 80009d8:	fa1f f78c 	uxth.w	r7, ip
 80009dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80009e0:	fb08 3110 	mls	r1, r8, r0, r3
 80009e4:	0c23      	lsrs	r3, r4, #16
 80009e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80009ea:	fb00 f107 	mul.w	r1, r0, r7
 80009ee:	4299      	cmp	r1, r3
 80009f0:	d908      	bls.n	8000a04 <__udivmoddi4+0x24c>
 80009f2:	eb1c 0303 	adds.w	r3, ip, r3
 80009f6:	f100 36ff 	add.w	r6, r0, #4294967295
 80009fa:	d22c      	bcs.n	8000a56 <__udivmoddi4+0x29e>
 80009fc:	4299      	cmp	r1, r3
 80009fe:	d92a      	bls.n	8000a56 <__udivmoddi4+0x29e>
 8000a00:	3802      	subs	r0, #2
 8000a02:	4463      	add	r3, ip
 8000a04:	1a5b      	subs	r3, r3, r1
 8000a06:	b2a4      	uxth	r4, r4
 8000a08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000a10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a14:	fb01 f307 	mul.w	r3, r1, r7
 8000a18:	42a3      	cmp	r3, r4
 8000a1a:	d908      	bls.n	8000a2e <__udivmoddi4+0x276>
 8000a1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a24:	d213      	bcs.n	8000a4e <__udivmoddi4+0x296>
 8000a26:	42a3      	cmp	r3, r4
 8000a28:	d911      	bls.n	8000a4e <__udivmoddi4+0x296>
 8000a2a:	3902      	subs	r1, #2
 8000a2c:	4464      	add	r4, ip
 8000a2e:	1ae4      	subs	r4, r4, r3
 8000a30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a34:	e739      	b.n	80008aa <__udivmoddi4+0xf2>
 8000a36:	4604      	mov	r4, r0
 8000a38:	e6f0      	b.n	800081c <__udivmoddi4+0x64>
 8000a3a:	4608      	mov	r0, r1
 8000a3c:	e706      	b.n	800084c <__udivmoddi4+0x94>
 8000a3e:	45c8      	cmp	r8, r9
 8000a40:	d2ae      	bcs.n	80009a0 <__udivmoddi4+0x1e8>
 8000a42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a4a:	3801      	subs	r0, #1
 8000a4c:	e7a8      	b.n	80009a0 <__udivmoddi4+0x1e8>
 8000a4e:	4631      	mov	r1, r6
 8000a50:	e7ed      	b.n	8000a2e <__udivmoddi4+0x276>
 8000a52:	4603      	mov	r3, r0
 8000a54:	e799      	b.n	800098a <__udivmoddi4+0x1d2>
 8000a56:	4630      	mov	r0, r6
 8000a58:	e7d4      	b.n	8000a04 <__udivmoddi4+0x24c>
 8000a5a:	46d6      	mov	lr, sl
 8000a5c:	e77f      	b.n	800095e <__udivmoddi4+0x1a6>
 8000a5e:	4463      	add	r3, ip
 8000a60:	3802      	subs	r0, #2
 8000a62:	e74d      	b.n	8000900 <__udivmoddi4+0x148>
 8000a64:	4606      	mov	r6, r0
 8000a66:	4623      	mov	r3, r4
 8000a68:	4608      	mov	r0, r1
 8000a6a:	e70f      	b.n	800088c <__udivmoddi4+0xd4>
 8000a6c:	3e02      	subs	r6, #2
 8000a6e:	4463      	add	r3, ip
 8000a70:	e730      	b.n	80008d4 <__udivmoddi4+0x11c>
 8000a72:	bf00      	nop

08000a74 <__aeabi_idiv0>:
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a7e:	4b11      	ldr	r3, [pc, #68]	@ (8000ac4 <MX_DMA_Init+0x4c>)
 8000a80:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8000a84:	4a0f      	ldr	r2, [pc, #60]	@ (8000ac4 <MX_DMA_Init+0x4c>)
 8000a86:	f043 0301 	orr.w	r3, r3, #1
 8000a8a:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
 8000a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac4 <MX_DMA_Init+0x4c>)
 8000a90:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8000a94:	f003 0301 	and.w	r3, r3, #1
 8000a98:	607b      	str	r3, [r7, #4]
 8000a9a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 6, 0);
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	2106      	movs	r1, #6
 8000aa0:	200b      	movs	r0, #11
 8000aa2:	f001 fa0d 	bl	8001ec0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000aa6:	200b      	movs	r0, #11
 8000aa8:	f001 fa24 	bl	8001ef4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 8000aac:	2200      	movs	r2, #0
 8000aae:	2106      	movs	r1, #6
 8000ab0:	200c      	movs	r0, #12
 8000ab2:	f001 fa05 	bl	8001ec0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ab6:	200c      	movs	r0, #12
 8000ab8:	f001 fa1c 	bl	8001ef4 <HAL_NVIC_EnableIRQ>

}
 8000abc:	bf00      	nop
 8000abe:	3708      	adds	r7, #8
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	58024400 	.word	0x58024400

08000ac8 <_ZN27esp32_i2sComunicationDriverC1EP9i2cMaster>:
 *      Author: dbank
 */

#include "esp32i2sComunicationDriver.h"

esp32_i2sComunicationDriver::esp32_i2sComunicationDriver(i2cMaster* pointer_to_i2cMasterObject) {
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	6039      	str	r1, [r7, #0]
 8000ad2:	4a17      	ldr	r2, [pc, #92]	@ (8000b30 <_ZN27esp32_i2sComunicationDriverC1EP9i2cMaster+0x68>)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	601a      	str	r2, [r3, #0]
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	2215      	movs	r2, #21
 8000adc:	731a      	strb	r2, [r3, #12]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	223c      	movs	r2, #60	@ 0x3c
 8000ae2:	735a      	strb	r2, [r3, #13]
	// TODO Auto-generated constructor stub
		this->pi2cMaster = pointer_to_i2cMasterObject;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	683a      	ldr	r2, [r7, #0]
 8000ae8:	605a      	str	r2, [r3, #4]
		configASSERT(this->esp32IntrrruptRequest_CountingSemaphore = xSemaphoreCreateCounting(this->esp32InterruptRequestCountingSemaphore_MAX, 0));
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	7b1b      	ldrb	r3, [r3, #12]
 8000aee:	2100      	movs	r1, #0
 8000af0:	4618      	mov	r0, r3
 8000af2:	f00b fe04 	bl	800c6fe <xQueueCreateCountingSemaphore>
 8000af6:	4602      	mov	r2, r0
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	609a      	str	r2, [r3, #8]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	689b      	ldr	r3, [r3, #8]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	bf0c      	ite	eq
 8000b04:	2301      	moveq	r3, #1
 8000b06:	2300      	movne	r3, #0
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d00b      	beq.n	8000b26 <_ZN27esp32_i2sComunicationDriverC1EP9i2cMaster+0x5e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b12:	f383 8811 	msr	BASEPRI, r3
 8000b16:	f3bf 8f6f 	isb	sy
 8000b1a:	f3bf 8f4f 	dsb	sy
 8000b1e:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000b20:	bf00      	nop
 8000b22:	bf00      	nop
 8000b24:	e7fd      	b.n	8000b22 <_ZN27esp32_i2sComunicationDriverC1EP9i2cMaster+0x5a>
}
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4618      	mov	r0, r3
 8000b2a:	3710      	adds	r7, #16
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	08013ff8 	.word	0x08013ff8

08000b34 <_ZN27esp32_i2sComunicationDriver4pingEv>:





HAL_StatusTypeDef esp32_i2sComunicationDriver::ping(void){
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
	return this->pi2cMaster->ping(this->esp32i2cSlaveAdress_7bit);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	685a      	ldr	r2, [r3, #4]
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	7b5b      	ldrb	r3, [r3, #13]
 8000b44:	4619      	mov	r1, r3
 8000b46:	4610      	mov	r0, r2
 8000b48:	f000 fa96 	bl	8001078 <_ZN9i2cMaster4pingEt>
 8000b4c:	4603      	mov	r3, r0
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
	...

08000b58 <_ZN27esp32_i2sComunicationDriver42incrementInterruptRequestCountingSemaphoreEv>:

void esp32_i2sComunicationDriver::incrementInterruptRequestCountingSemaphore(void){
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000b60:	2300      	movs	r3, #0
 8000b62:	60fb      	str	r3, [r7, #12]
	xSemaphoreGiveFromISR(this->esp32IntrrruptRequest_CountingSemaphore, &xHigherPriorityTaskWoken);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	689b      	ldr	r3, [r3, #8]
 8000b68:	f107 020c 	add.w	r2, r7, #12
 8000b6c:	4611      	mov	r1, r2
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f00b ff9a 	bl	800caa8 <xQueueGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d007      	beq.n	8000b8a <_ZN27esp32_i2sComunicationDriver42incrementInterruptRequestCountingSemaphoreEv+0x32>
 8000b7a:	4b06      	ldr	r3, [pc, #24]	@ (8000b94 <_ZN27esp32_i2sComunicationDriver42incrementInterruptRequestCountingSemaphoreEv+0x3c>)
 8000b7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	f3bf 8f4f 	dsb	sy
 8000b86:	f3bf 8f6f 	isb	sy
}
 8000b8a:	bf00      	nop
 8000b8c:	3710      	adds	r7, #16
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	e000ed04 	.word	0xe000ed04

08000b98 <_ZN27esp32_i2sComunicationDriverD1Ev>:

uint8_t esp32_i2sComunicationDriver::get_i2cSlaveAddress_7bit(void){
	return this->esp32i2cSlaveAdress_7bit;
}

esp32_i2sComunicationDriver::~esp32_i2sComunicationDriver() {
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	4a04      	ldr	r2, [pc, #16]	@ (8000bb4 <_ZN27esp32_i2sComunicationDriverD1Ev+0x1c>)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
	#warning zrobic porzadny destruktor
}
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	370c      	adds	r7, #12
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr
 8000bb4:	08013ff8 	.word	0x08013ff8

08000bb8 <_ZN27esp32_i2sComunicationDriverD0Ev>:
esp32_i2sComunicationDriver::~esp32_i2sComunicationDriver() {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
}
 8000bc0:	6878      	ldr	r0, [r7, #4]
 8000bc2:	f7ff ffe9 	bl	8000b98 <_ZN27esp32_i2sComunicationDriverD1Ev>
 8000bc6:	2110      	movs	r1, #16
 8000bc8:	6878      	ldr	r0, [r7, #4]
 8000bca:	f00e fd51 	bl	800f670 <_ZdlPvj>
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3708      	adds	r7, #8
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <PreSleepProcessing>:

void MX_FREERTOS_Init(void); /* (MISRA C 2004 rule 8.1) */

/* USER CODE BEGIN PREPOSTSLEEP */
__weak void PreSleepProcessing(uint32_t ulExpectedIdleTime)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8000be0:	bf00      	nop
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <PostSleepProcessing>:

__weak void PostSleepProcessing(uint32_t ulExpectedIdleTime)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8000bf4:	bf00      	nop
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <_Z16MX_FREERTOS_Initv>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000c04:	4a04      	ldr	r2, [pc, #16]	@ (8000c18 <_Z16MX_FREERTOS_Initv+0x18>)
 8000c06:	2100      	movs	r1, #0
 8000c08:	4804      	ldr	r0, [pc, #16]	@ (8000c1c <_Z16MX_FREERTOS_Initv+0x1c>)
 8000c0a:	f00b fa9d 	bl	800c148 <osThreadNew>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	4a03      	ldr	r2, [pc, #12]	@ (8000c20 <_Z16MX_FREERTOS_Initv+0x20>)
 8000c12:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000c14:	bf00      	nop
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	08014000 	.word	0x08014000
 8000c1c:	08000c25 	.word	0x08000c25
 8000c20:	240001f8 	.word	0x240001f8

08000c24 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c2c:	2001      	movs	r0, #1
 8000c2e:	f00b fb1d 	bl	800c26c <osDelay>
 8000c32:	e7fb      	b.n	8000c2c <_Z16StartDefaultTaskPv+0x8>

08000c34 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b088      	sub	sp, #32
 8000c38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c3a:	f107 030c 	add.w	r3, r7, #12
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]
 8000c44:	609a      	str	r2, [r3, #8]
 8000c46:	60da      	str	r2, [r3, #12]
 8000c48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000cb8 <MX_GPIO_Init+0x84>)
 8000c4c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c50:	4a19      	ldr	r2, [pc, #100]	@ (8000cb8 <MX_GPIO_Init+0x84>)
 8000c52:	f043 0302 	orr.w	r3, r3, #2
 8000c56:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000c5a:	4b17      	ldr	r3, [pc, #92]	@ (8000cb8 <MX_GPIO_Init+0x84>)
 8000c5c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c60:	f003 0302 	and.w	r3, r3, #2
 8000c64:	60bb      	str	r3, [r7, #8]
 8000c66:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c68:	4b13      	ldr	r3, [pc, #76]	@ (8000cb8 <MX_GPIO_Init+0x84>)
 8000c6a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c6e:	4a12      	ldr	r2, [pc, #72]	@ (8000cb8 <MX_GPIO_Init+0x84>)
 8000c70:	f043 0301 	orr.w	r3, r3, #1
 8000c74:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000c78:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb8 <MX_GPIO_Init+0x84>)
 8000c7a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	607b      	str	r3, [r7, #4]
 8000c84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = esp32i2cInterruptReqest_Pin;
 8000c86:	2320      	movs	r3, #32
 8000c88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c8a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c90:	2300      	movs	r3, #0
 8000c92:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(esp32i2cInterruptReqest_GPIO_Port, &GPIO_InitStruct);
 8000c94:	f107 030c 	add.w	r3, r7, #12
 8000c98:	4619      	mov	r1, r3
 8000c9a:	4808      	ldr	r0, [pc, #32]	@ (8000cbc <MX_GPIO_Init+0x88>)
 8000c9c:	f003 ffac 	bl	8004bf8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	2105      	movs	r1, #5
 8000ca4:	2017      	movs	r0, #23
 8000ca6:	f001 f90b 	bl	8001ec0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000caa:	2017      	movs	r0, #23
 8000cac:	f001 f922 	bl	8001ef4 <HAL_NVIC_EnableIRQ>

}
 8000cb0:	bf00      	nop
 8000cb2:	3720      	adds	r7, #32
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	58024400 	.word	0x58024400
 8000cbc:	58020400 	.word	0x58020400

08000cc0 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cc4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d34 <MX_I2C1_Init+0x74>)
 8000cc6:	4a1c      	ldr	r2, [pc, #112]	@ (8000d38 <MX_I2C1_Init+0x78>)
 8000cc8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20B0CCFF;
 8000cca:	4b1a      	ldr	r3, [pc, #104]	@ (8000d34 <MX_I2C1_Init+0x74>)
 8000ccc:	4a1b      	ldr	r2, [pc, #108]	@ (8000d3c <MX_I2C1_Init+0x7c>)
 8000cce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000cd0:	4b18      	ldr	r3, [pc, #96]	@ (8000d34 <MX_I2C1_Init+0x74>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cd6:	4b17      	ldr	r3, [pc, #92]	@ (8000d34 <MX_I2C1_Init+0x74>)
 8000cd8:	2201      	movs	r2, #1
 8000cda:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cdc:	4b15      	ldr	r3, [pc, #84]	@ (8000d34 <MX_I2C1_Init+0x74>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000ce2:	4b14      	ldr	r3, [pc, #80]	@ (8000d34 <MX_I2C1_Init+0x74>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ce8:	4b12      	ldr	r3, [pc, #72]	@ (8000d34 <MX_I2C1_Init+0x74>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cee:	4b11      	ldr	r3, [pc, #68]	@ (8000d34 <MX_I2C1_Init+0x74>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d34 <MX_I2C1_Init+0x74>)
 8000cf6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000cfa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cfc:	480d      	ldr	r0, [pc, #52]	@ (8000d34 <MX_I2C1_Init+0x74>)
 8000cfe:	f004 fa4f 	bl	80051a0 <HAL_I2C_Init>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d08:	f000 fb6c 	bl	80013e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	4809      	ldr	r0, [pc, #36]	@ (8000d34 <MX_I2C1_Init+0x74>)
 8000d10:	f006 fd9e 	bl	8007850 <HAL_I2CEx_ConfigAnalogFilter>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000d1a:	f000 fb63 	bl	80013e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d1e:	2100      	movs	r1, #0
 8000d20:	4804      	ldr	r0, [pc, #16]	@ (8000d34 <MX_I2C1_Init+0x74>)
 8000d22:	f006 fde0 	bl	80078e6 <HAL_I2CEx_ConfigDigitalFilter>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000d2c:	f000 fb5a 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d30:	bf00      	nop
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	240001fc 	.word	0x240001fc
 8000d38:	40005400 	.word	0x40005400
 8000d3c:	20b0ccff 	.word	0x20b0ccff

08000d40 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b0ba      	sub	sp, #232	@ 0xe8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d48:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
 8000d50:	605a      	str	r2, [r3, #4]
 8000d52:	609a      	str	r2, [r3, #8]
 8000d54:	60da      	str	r2, [r3, #12]
 8000d56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d58:	f107 0310 	add.w	r3, r7, #16
 8000d5c:	22c0      	movs	r2, #192	@ 0xc0
 8000d5e:	2100      	movs	r1, #0
 8000d60:	4618      	mov	r0, r3
 8000d62:	f00f fe09 	bl	8010978 <memset>
  if(i2cHandle->Instance==I2C1)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a5c      	ldr	r2, [pc, #368]	@ (8000edc <HAL_I2C_MspInit+0x19c>)
 8000d6c:	4293      	cmp	r3, r2
 8000d6e:	f040 80b1 	bne.w	8000ed4 <HAL_I2C_MspInit+0x194>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000d72:	f04f 0208 	mov.w	r2, #8
 8000d76:	f04f 0300 	mov.w	r3, #0
 8000d7a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d84:	f107 0310 	add.w	r3, r7, #16
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f007 fe33 	bl	80089f4 <HAL_RCCEx_PeriphCLKConfig>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <HAL_I2C_MspInit+0x58>
    {
      Error_Handler();
 8000d94:	f000 fb26 	bl	80013e4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d98:	4b51      	ldr	r3, [pc, #324]	@ (8000ee0 <HAL_I2C_MspInit+0x1a0>)
 8000d9a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000d9e:	4a50      	ldr	r2, [pc, #320]	@ (8000ee0 <HAL_I2C_MspInit+0x1a0>)
 8000da0:	f043 0302 	orr.w	r3, r3, #2
 8000da4:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000da8:	4b4d      	ldr	r3, [pc, #308]	@ (8000ee0 <HAL_I2C_MspInit+0x1a0>)
 8000daa:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000dae:	f003 0302 	and.w	r3, r3, #2
 8000db2:	60fb      	str	r3, [r7, #12]
 8000db4:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000db6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000dba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dbe:	2312      	movs	r3, #18
 8000dc0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000dd0:	2304      	movs	r3, #4
 8000dd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000dda:	4619      	mov	r1, r3
 8000ddc:	4841      	ldr	r0, [pc, #260]	@ (8000ee4 <HAL_I2C_MspInit+0x1a4>)
 8000dde:	f003 ff0b 	bl	8004bf8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000de2:	4b3f      	ldr	r3, [pc, #252]	@ (8000ee0 <HAL_I2C_MspInit+0x1a0>)
 8000de4:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000de8:	4a3d      	ldr	r2, [pc, #244]	@ (8000ee0 <HAL_I2C_MspInit+0x1a0>)
 8000dea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dee:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000df2:	4b3b      	ldr	r3, [pc, #236]	@ (8000ee0 <HAL_I2C_MspInit+0x1a0>)
 8000df4:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000df8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000dfc:	60bb      	str	r3, [r7, #8]
 8000dfe:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8000e00:	4b39      	ldr	r3, [pc, #228]	@ (8000ee8 <HAL_I2C_MspInit+0x1a8>)
 8000e02:	4a3a      	ldr	r2, [pc, #232]	@ (8000eec <HAL_I2C_MspInit+0x1ac>)
 8000e04:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8000e06:	4b38      	ldr	r3, [pc, #224]	@ (8000ee8 <HAL_I2C_MspInit+0x1a8>)
 8000e08:	2221      	movs	r2, #33	@ 0x21
 8000e0a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e0c:	4b36      	ldr	r3, [pc, #216]	@ (8000ee8 <HAL_I2C_MspInit+0x1a8>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e12:	4b35      	ldr	r3, [pc, #212]	@ (8000ee8 <HAL_I2C_MspInit+0x1a8>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e18:	4b33      	ldr	r3, [pc, #204]	@ (8000ee8 <HAL_I2C_MspInit+0x1a8>)
 8000e1a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e1e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e20:	4b31      	ldr	r3, [pc, #196]	@ (8000ee8 <HAL_I2C_MspInit+0x1a8>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e26:	4b30      	ldr	r3, [pc, #192]	@ (8000ee8 <HAL_I2C_MspInit+0x1a8>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000e2c:	4b2e      	ldr	r3, [pc, #184]	@ (8000ee8 <HAL_I2C_MspInit+0x1a8>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e32:	4b2d      	ldr	r3, [pc, #180]	@ (8000ee8 <HAL_I2C_MspInit+0x1a8>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e38:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee8 <HAL_I2C_MspInit+0x1a8>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000e3e:	482a      	ldr	r0, [pc, #168]	@ (8000ee8 <HAL_I2C_MspInit+0x1a8>)
 8000e40:	f001 f874 	bl	8001f2c <HAL_DMA_Init>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 8000e4a:	f000 facb 	bl	80013e4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	4a25      	ldr	r2, [pc, #148]	@ (8000ee8 <HAL_I2C_MspInit+0x1a8>)
 8000e52:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e54:	4a24      	ldr	r2, [pc, #144]	@ (8000ee8 <HAL_I2C_MspInit+0x1a8>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8000e5a:	4b25      	ldr	r3, [pc, #148]	@ (8000ef0 <HAL_I2C_MspInit+0x1b0>)
 8000e5c:	4a25      	ldr	r2, [pc, #148]	@ (8000ef4 <HAL_I2C_MspInit+0x1b4>)
 8000e5e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8000e60:	4b23      	ldr	r3, [pc, #140]	@ (8000ef0 <HAL_I2C_MspInit+0x1b0>)
 8000e62:	2222      	movs	r2, #34	@ 0x22
 8000e64:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e66:	4b22      	ldr	r3, [pc, #136]	@ (8000ef0 <HAL_I2C_MspInit+0x1b0>)
 8000e68:	2240      	movs	r2, #64	@ 0x40
 8000e6a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e6c:	4b20      	ldr	r3, [pc, #128]	@ (8000ef0 <HAL_I2C_MspInit+0x1b0>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e72:	4b1f      	ldr	r3, [pc, #124]	@ (8000ef0 <HAL_I2C_MspInit+0x1b0>)
 8000e74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e78:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ef0 <HAL_I2C_MspInit+0x1b0>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e80:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef0 <HAL_I2C_MspInit+0x1b0>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000e86:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef0 <HAL_I2C_MspInit+0x1b0>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000e8c:	4b18      	ldr	r3, [pc, #96]	@ (8000ef0 <HAL_I2C_MspInit+0x1b0>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e92:	4b17      	ldr	r3, [pc, #92]	@ (8000ef0 <HAL_I2C_MspInit+0x1b0>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000e98:	4815      	ldr	r0, [pc, #84]	@ (8000ef0 <HAL_I2C_MspInit+0x1b0>)
 8000e9a:	f001 f847 	bl	8001f2c <HAL_DMA_Init>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d001      	beq.n	8000ea8 <HAL_I2C_MspInit+0x168>
    {
      Error_Handler();
 8000ea4:	f000 fa9e 	bl	80013e4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	4a11      	ldr	r2, [pc, #68]	@ (8000ef0 <HAL_I2C_MspInit+0x1b0>)
 8000eac:	639a      	str	r2, [r3, #56]	@ 0x38
 8000eae:	4a10      	ldr	r2, [pc, #64]	@ (8000ef0 <HAL_I2C_MspInit+0x1b0>)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2105      	movs	r1, #5
 8000eb8:	201f      	movs	r0, #31
 8000eba:	f001 f801 	bl	8001ec0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000ebe:	201f      	movs	r0, #31
 8000ec0:	f001 f818 	bl	8001ef4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	2105      	movs	r1, #5
 8000ec8:	2020      	movs	r0, #32
 8000eca:	f000 fff9 	bl	8001ec0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000ece:	2020      	movs	r0, #32
 8000ed0:	f001 f810 	bl	8001ef4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000ed4:	bf00      	nop
 8000ed6:	37e8      	adds	r7, #232	@ 0xe8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40005400 	.word	0x40005400
 8000ee0:	58024400 	.word	0x58024400
 8000ee4:	58020400 	.word	0x58020400
 8000ee8:	24000250 	.word	0x24000250
 8000eec:	40020010 	.word	0x40020010
 8000ef0:	240002c8 	.word	0x240002c8
 8000ef4:	40020028 	.word	0x40020028

08000ef8 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a14      	ldr	r2, [pc, #80]	@ (8000f58 <HAL_I2C_MspDeInit+0x60>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d121      	bne.n	8000f4e <HAL_I2C_MspDeInit+0x56>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000f0a:	4b14      	ldr	r3, [pc, #80]	@ (8000f5c <HAL_I2C_MspDeInit+0x64>)
 8000f0c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000f10:	4a12      	ldr	r2, [pc, #72]	@ (8000f5c <HAL_I2C_MspDeInit+0x64>)
 8000f12:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000f16:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8000f1a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f1e:	4810      	ldr	r0, [pc, #64]	@ (8000f60 <HAL_I2C_MspDeInit+0x68>)
 8000f20:	f004 f81a 	bl	8004f58 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8000f24:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f28:	480d      	ldr	r0, [pc, #52]	@ (8000f60 <HAL_I2C_MspDeInit+0x68>)
 8000f2a:	f004 f815 	bl	8004f58 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(i2cHandle->hdmarx);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f32:	4618      	mov	r0, r3
 8000f34:	f001 fb88 	bl	8002648 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(i2cHandle->hdmatx);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f001 fb83 	bl	8002648 <HAL_DMA_DeInit>

    /* I2C1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8000f42:	201f      	movs	r0, #31
 8000f44:	f000 ffe4 	bl	8001f10 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8000f48:	2020      	movs	r0, #32
 8000f4a:	f000 ffe1 	bl	8001f10 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8000f4e:	bf00      	nop
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40005400 	.word	0x40005400
 8000f5c:	58024400 	.word	0x58024400
 8000f60:	58020400 	.word	0x58020400

08000f64 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef>:
 *      Author: dbank
 */

#include <i2cEngine.h>

i2cMaster::i2cMaster(I2C_HandleTypeDef *hi2c1) {
 8000f64:	b590      	push	{r4, r7, lr}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
 8000f6e:	4a2c      	ldr	r2, [pc, #176]	@ (8001020 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xbc>)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	4a2b      	ldr	r2, [pc, #172]	@ (8001024 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xc0>)
 8000f78:	60da      	str	r2, [r3, #12]
	// TODO Auto-generated constructor stub
	this->p_hi2c1 =hi2c1;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	683a      	ldr	r2, [r7, #0]
 8000f7e:	609a      	str	r2, [r3, #8]
	this->pReceiveQueueObject = NULL;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2200      	movs	r2, #0
 8000f84:	605a      	str	r2, [r3, #4]
	configASSERT(this->pReceiveQueueObject = new i2cQueue4DynamicData(DEFAULT_RECEIVE_QUEUE_SIZE));
 8000f86:	2004      	movs	r0, #4
 8000f88:	f00e fb76 	bl	800f678 <_Znwj>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	461c      	mov	r4, r3
 8000f90:	2119      	movs	r1, #25
 8000f92:	4620      	mov	r0, r4
 8000f94:	f000 f919 	bl	80011ca <_ZN20i2cQueue4DynamicDataC1Em>
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	605c      	str	r4, [r3, #4]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	bf0c      	ite	eq
 8000fa4:	2301      	moveq	r3, #1
 8000fa6:	2300      	movne	r3, #0
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d00b      	beq.n	8000fc6 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0x62>
	__asm volatile
 8000fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fb2:	f383 8811 	msr	BASEPRI, r3
 8000fb6:	f3bf 8f6f 	isb	sy
 8000fba:	f3bf 8f4f 	dsb	sy
 8000fbe:	60fb      	str	r3, [r7, #12]
}
 8000fc0:	bf00      	nop
 8000fc2:	bf00      	nop
 8000fc4:	e7fd      	b.n	8000fc2 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0x5e>

//	this->esp32InterruptCounterOverflow =pdFALSE;		//reset interrupt counter overflow indicator
	assert(this->handle_i2cBinarySemaphore = xSemaphoreCreateBinary());
 8000fc6:	2203      	movs	r2, #3
 8000fc8:	2100      	movs	r1, #0
 8000fca:	2001      	movs	r0, #1
 8000fcc:	f00b fb39 	bl	800c642 <xQueueGenericCreate>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	611a      	str	r2, [r3, #16]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	691b      	ldr	r3, [r3, #16]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d105      	bne.n	8000fea <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0x86>
 8000fde:	4b12      	ldr	r3, [pc, #72]	@ (8001028 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xc4>)
 8000fe0:	4a12      	ldr	r2, [pc, #72]	@ (800102c <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xc8>)
 8000fe2:	2111      	movs	r1, #17
 8000fe4:	4812      	ldr	r0, [pc, #72]	@ (8001030 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xcc>)
 8000fe6:	f00e fb6d 	bl	800f6c4 <__assert_func>
	this->i2cMasterSemaphoreGive();
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f000 f834 	bl	8001058 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>
	this->i2cMasterSemaphoreTake();
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f000 f821 	bl	8001038 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>
	HAL_I2C_DeInit(p_hi2c1);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	689b      	ldr	r3, [r3, #8]
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f004 f96c 	bl	80052d8 <HAL_I2C_DeInit>
	MX_I2C1_Init();
 8001000:	f7ff fe5e 	bl	8000cc0 <MX_I2C1_Init>
	//vTaskDelay(pdMS_TO_TICKS(1000));
	printf("%s bus had been initialized.\r\n",this->TAG);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	4619      	mov	r1, r3
 800100a:	480a      	ldr	r0, [pc, #40]	@ (8001034 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef+0xd0>)
 800100c:	f00f fb4c 	bl	80106a8 <iprintf>
	this->i2cMasterSemaphoreGive();
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f000 f821 	bl	8001058 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>
}
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	4618      	mov	r0, r3
 800101a:	3714      	adds	r7, #20
 800101c:	46bd      	mov	sp, r7
 800101e:	bd90      	pop	{r4, r7, pc}
 8001020:	0801402c 	.word	0x0801402c
 8001024:	08013d7c 	.word	0x08013d7c
 8001028:	08013d8c 	.word	0x08013d8c
 800102c:	08013dc8 	.word	0x08013dc8
 8001030:	08013df4 	.word	0x08013df4
 8001034:	08013e10 	.word	0x08013e10

08001038 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>:

BaseType_t i2cMaster::i2cMasterSemaphoreTake(void){
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
	return xSemaphoreTake(this->handle_i2cBinarySemaphore, portMAX_DELAY);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	691b      	ldr	r3, [r3, #16]
 8001044:	f04f 31ff 	mov.w	r1, #4294967295
 8001048:	4618      	mov	r0, r3
 800104a:	f00b fe9f 	bl	800cd8c <xQueueSemaphoreTake>
 800104e:	4603      	mov	r3, r0
}
 8001050:	4618      	mov	r0, r3
 8001052:	3708      	adds	r7, #8
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>:

BaseType_t i2cMaster::i2cMasterSemaphoreGive(void){
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
	return xSemaphoreGive(this->handle_i2cBinarySemaphore);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6918      	ldr	r0, [r3, #16]
 8001064:	2300      	movs	r3, #0
 8001066:	2200      	movs	r2, #0
 8001068:	2100      	movs	r1, #0
 800106a:	f00b fb7d 	bl	800c768 <xQueueGenericSend>
 800106e:	4603      	mov	r3, r0
}
 8001070:	4618      	mov	r0, r3
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <_ZN9i2cMaster4pingEt>:

HAL_StatusTypeDef i2cMaster::ping(uint16_t DevAddress_7bit){
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	460b      	mov	r3, r1
 8001082:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef retVal;
	this->while_I2C_STATE_READY();
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f000 f869 	bl	800115c <_ZN9i2cMaster21while_I2C_STATE_READYEv>
	this->i2cMasterSemaphoreTake();
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f7ff ffd4 	bl	8001038 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>
	retVal = HAL_I2C_IsDeviceReady(this->p_hi2c1, DevAddress_7bit<<1, 100, 1000);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6898      	ldr	r0, [r3, #8]
 8001094:	887b      	ldrh	r3, [r7, #2]
 8001096:	005b      	lsls	r3, r3, #1
 8001098:	b299      	uxth	r1, r3
 800109a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800109e:	2264      	movs	r2, #100	@ 0x64
 80010a0:	f004 fa3a 	bl	8005518 <HAL_I2C_IsDeviceReady>
 80010a4:	4603      	mov	r3, r0
 80010a6:	73fb      	strb	r3, [r7, #15]
	this->i2cMasterSemaphoreGive();
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f7ff ffd5 	bl	8001058 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>
	if(retVal==HAL_OK){
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d108      	bne.n	80010c6 <_ZN9i2cMaster4pingEt+0x4e>
			printf("%s i2c slave avaliable on address: 0x%x (7bit).\r\n", this->TAG, DevAddress_7bit<<1);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	68d9      	ldr	r1, [r3, #12]
 80010b8:	887b      	ldrh	r3, [r7, #2]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	461a      	mov	r2, r3
 80010be:	4808      	ldr	r0, [pc, #32]	@ (80010e0 <_ZN9i2cMaster4pingEt+0x68>)
 80010c0:	f00f faf2 	bl	80106a8 <iprintf>
 80010c4:	e007      	b.n	80010d6 <_ZN9i2cMaster4pingEt+0x5e>
	}
	else{
		printf("%s i2c slave NOT avaliable on address: 0x%x (7bit).\r\n", this->TAG, DevAddress_7bit<<1);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	68d9      	ldr	r1, [r3, #12]
 80010ca:	887b      	ldrh	r3, [r7, #2]
 80010cc:	005b      	lsls	r3, r3, #1
 80010ce:	461a      	mov	r2, r3
 80010d0:	4804      	ldr	r0, [pc, #16]	@ (80010e4 <_ZN9i2cMaster4pingEt+0x6c>)
 80010d2:	f00f fae9 	bl	80106a8 <iprintf>
	}
	return retVal;
 80010d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3710      	adds	r7, #16
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	08013e30 	.word	0x08013e30
 80010e4:	08013e64 	.word	0x08013e64

080010e8 <_ZN9i2cMasterD1Ev>:

i2cMaster::~i2cMaster() {
 80010e8:	b590      	push	{r4, r7, lr}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	4a11      	ldr	r2, [pc, #68]	@ (8001138 <_ZN9i2cMasterD1Ev+0x50>)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
	this->i2cMasterSemaphoreTake();
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff ff9e 	bl	8001038 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>
	HAL_I2C_DeInit(this->p_hi2c1);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	4618      	mov	r0, r3
 8001102:	f004 f8e9 	bl	80052d8 <HAL_I2C_DeInit>
	this->p_hi2c1 = NULL;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2200      	movs	r2, #0
 800110a:	609a      	str	r2, [r3, #8]
	delete this->pReceiveQueueObject;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	685c      	ldr	r4, [r3, #4]
 8001110:	2c00      	cmp	r4, #0
 8001112:	d006      	beq.n	8001122 <_ZN9i2cMasterD1Ev+0x3a>
 8001114:	4620      	mov	r0, r4
 8001116:	f000 f882 	bl	800121e <_ZN20i2cQueue4DynamicDataD1Ev>
 800111a:	2104      	movs	r1, #4
 800111c:	4620      	mov	r0, r4
 800111e:	f00e faa7 	bl	800f670 <_ZdlPvj>
	vSemaphoreDelete(this->handle_i2cBinarySemaphore);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	691b      	ldr	r3, [r3, #16]
 8001126:	4618      	mov	r0, r3
 8001128:	f00b ff5f 	bl	800cfea <vQueueDelete>
}
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4618      	mov	r0, r3
 8001130:	370c      	adds	r7, #12
 8001132:	46bd      	mov	sp, r7
 8001134:	bd90      	pop	{r4, r7, pc}
 8001136:	bf00      	nop
 8001138:	0801402c 	.word	0x0801402c

0800113c <_ZN9i2cMasterD0Ev>:
i2cMaster::~i2cMaster() {
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
}
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f7ff ffcf 	bl	80010e8 <_ZN9i2cMasterD1Ev>
 800114a:	2114      	movs	r1, #20
 800114c:	6878      	ldr	r0, [r7, #4]
 800114e:	f00e fa8f 	bl	800f670 <_ZdlPvj>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4618      	mov	r0, r3
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <_ZN9i2cMaster21while_I2C_STATE_READYEv>:

void i2cMaster::while_I2C_STATE_READY(void){
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
	this->i2cMasterSemaphoreTake();
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f7ff ff67 	bl	8001038 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>
	while(HAL_I2C_GetState(this->p_hi2c1)!= HAL_I2C_STATE_READY){};
 800116a:	bf00      	nop
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	4618      	mov	r0, r3
 8001172:	f004 fb9a 	bl	80058aa <HAL_I2C_GetState>
 8001176:	4603      	mov	r3, r0
 8001178:	2b20      	cmp	r3, #32
 800117a:	bf14      	ite	ne
 800117c:	2301      	movne	r3, #1
 800117e:	2300      	moveq	r3, #0
 8001180:	b2db      	uxtb	r3, r3
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1f2      	bne.n	800116c <_ZN9i2cMaster21while_I2C_STATE_READYEv+0x10>
	this->i2cMasterSemaphoreGive();
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f7ff ff66 	bl	8001058 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>
}
 800118c:	bf00      	nop
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <_ZN9i2cMaster22I2C_Master_Receive_DMAEtPht>:

HAL_StatusTypeDef i2cMaster::I2C_Master_Receive_DMA(uint16_t DevAddress_7bit, uint8_t *pData, uint16_t Size){
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	60f8      	str	r0, [r7, #12]
 800119c:	607a      	str	r2, [r7, #4]
 800119e:	461a      	mov	r2, r3
 80011a0:	460b      	mov	r3, r1
 80011a2:	817b      	strh	r3, [r7, #10]
 80011a4:	4613      	mov	r3, r2
 80011a6:	813b      	strh	r3, [r7, #8]
	this->while_I2C_STATE_READY();
 80011a8:	68f8      	ldr	r0, [r7, #12]
 80011aa:	f7ff ffd7 	bl	800115c <_ZN9i2cMaster21while_I2C_STATE_READYEv>
	return HAL_I2C_Master_Receive_DMA(this->p_hi2c1, DevAddress_7bit<<1, pData, Size);
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	6898      	ldr	r0, [r3, #8]
 80011b2:	897b      	ldrh	r3, [r7, #10]
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	b299      	uxth	r1, r3
 80011b8:	893b      	ldrh	r3, [r7, #8]
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	f004 f8bc 	bl	8005338 <HAL_I2C_Master_Receive_DMA>
 80011c0:	4603      	mov	r3, r0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3710      	adds	r7, #16
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <_ZN20i2cQueue4DynamicDataC1Em>:
#include "i2c_slave_master_queueClass.h"


i2cQueue4DynamicData::i2cQueue4DynamicData(UBaseType_t uxQueueLength)
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b084      	sub	sp, #16
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
 80011d2:	6039      	str	r1, [r7, #0]
{
	this->handler_Queue = NULL;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
	configASSERT(this->handler_Queue = xQueueCreate(uxQueueLength, sizeof(i2cFrame_transmitQueue)));
 80011da:	2200      	movs	r2, #0
 80011dc:	210c      	movs	r1, #12
 80011de:	6838      	ldr	r0, [r7, #0]
 80011e0:	f00b fa2f 	bl	800c642 <xQueueGenericCreate>
 80011e4:	4602      	mov	r2, r0
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	bf0c      	ite	eq
 80011f2:	2301      	moveq	r3, #1
 80011f4:	2300      	movne	r3, #0
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d00b      	beq.n	8001214 <_ZN20i2cQueue4DynamicDataC1Em+0x4a>
	__asm volatile
 80011fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001200:	f383 8811 	msr	BASEPRI, r3
 8001204:	f3bf 8f6f 	isb	sy
 8001208:	f3bf 8f4f 	dsb	sy
 800120c:	60fb      	str	r3, [r7, #12]
}
 800120e:	bf00      	nop
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <_ZN20i2cQueue4DynamicDataC1Em+0x46>
}
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4618      	mov	r0, r3
 8001218:	3710      	adds	r7, #16
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <_ZN20i2cQueue4DynamicDataD1Ev>:


i2cQueue4DynamicData::~i2cQueue4DynamicData(void)
 800121e:	b580      	push	{r7, lr}
 8001220:	b086      	sub	sp, #24
 8001222:	af00      	add	r7, sp, #0
 8001224:	6078      	str	r0, [r7, #4]
{
	i2cFrame_transmitQueue tempItemToDestrouQueue;
	BaseType_t tempQueueRetVal;
	do
	{
		tempQueueRetVal = xQueueReceive(this->handler_Queue, &tempItemToDestrouQueue, pdMS_TO_TICKS(1));
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f107 0108 	add.w	r1, r7, #8
 800122e:	2201      	movs	r2, #1
 8001230:	4618      	mov	r0, r3
 8001232:	f00b fcc9 	bl	800cbc8 <xQueueReceive>
 8001236:	6178      	str	r0, [r7, #20]
		if (tempQueueRetVal == pdPASS)
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	2b01      	cmp	r3, #1
 800123c:	d105      	bne.n	800124a <_ZN20i2cQueue4DynamicDataD1Ev+0x2c>
		{
			this->QueueDeleteDataFromPointer(tempItemToDestrouQueue);
 800123e:	f107 0308 	add.w	r3, r7, #8
 8001242:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f000 f80d 	bl	8001264 <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue>
		}			
	} while (tempQueueRetVal == pdPASS);
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	2b01      	cmp	r3, #1
 800124e:	d0ea      	beq.n	8001226 <_ZN20i2cQueue4DynamicDataD1Ev+0x8>
	vQueueDelete(this->handler_Queue);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4618      	mov	r0, r3
 8001256:	f00b fec8 	bl	800cfea <vQueueDelete>
}
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4618      	mov	r0, r3
 800125e:	3718      	adds	r7, #24
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}

08001264 <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue>:

void i2cQueue4DynamicData::QueueDeleteDataFromPointer(i2cFrame_transmitQueue structWithPointer)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	60f8      	str	r0, [r7, #12]
 800126c:	4638      	mov	r0, r7
 800126e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	delete[] static_cast<char*>(structWithPointer.pData);	
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d003      	beq.n	8001280 <_ZN20i2cQueue4DynamicData26QueueDeleteDataFromPointerE22i2cFrame_transmitQueue+0x1c>
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	4618      	mov	r0, r3
 800127c:	f00e f9fa 	bl	800f674 <_ZdaPv>
}
 8001280:	bf00      	nop
 8001282:	3710      	adds	r7, #16
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}

08001288 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800128c:	f000 fce0 	bl	8001c50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001290:	f000 f812 	bl	80012b8 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001294:	f7ff fcce 	bl	8000c34 <MX_GPIO_Init>
  MX_DMA_Init();
 8001298:	f7ff fbee 	bl	8000a78 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800129c:	f000 fbf8 	bl	8001a90 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80012a0:	f7ff fd0e 	bl	8000cc0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  initTaskFunctions();
 80012a4:	f000 fb4c 	bl	8001940 <_Z17initTaskFunctionsv>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80012a8:	f00a ff04 	bl	800c0b4 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80012ac:	f7ff fca8 	bl	8000c00 <_Z16MX_FREERTOS_Initv>

  /* Start scheduler */
  osKernelStart();
 80012b0:	f00a ff24 	bl	800c0fc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012b4:	bf00      	nop
 80012b6:	e7fd      	b.n	80012b4 <main+0x2c>

080012b8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b09c      	sub	sp, #112	@ 0x70
 80012bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012c2:	224c      	movs	r2, #76	@ 0x4c
 80012c4:	2100      	movs	r1, #0
 80012c6:	4618      	mov	r0, r3
 80012c8:	f00f fb56 	bl	8010978 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012cc:	1d3b      	adds	r3, r7, #4
 80012ce:	2220      	movs	r2, #32
 80012d0:	2100      	movs	r1, #0
 80012d2:	4618      	mov	r0, r3
 80012d4:	f00f fb50 	bl	8010978 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 80012d8:	4b37      	ldr	r3, [pc, #220]	@ (80013b8 <_Z18SystemClock_Configv+0x100>)
 80012da:	f04f 32ff 	mov.w	r2, #4294967295
 80012de:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80012e2:	2002      	movs	r0, #2
 80012e4:	f006 fb4c 	bl	8007980 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80012e8:	2300      	movs	r3, #0
 80012ea:	603b      	str	r3, [r7, #0]
 80012ec:	4b33      	ldr	r3, [pc, #204]	@ (80013bc <_Z18SystemClock_Configv+0x104>)
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	4a32      	ldr	r2, [pc, #200]	@ (80013bc <_Z18SystemClock_Configv+0x104>)
 80012f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80012f6:	6193      	str	r3, [r2, #24]
 80012f8:	4b30      	ldr	r3, [pc, #192]	@ (80013bc <_Z18SystemClock_Configv+0x104>)
 80012fa:	699b      	ldr	r3, [r3, #24]
 80012fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001300:	603b      	str	r3, [r7, #0]
 8001302:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001304:	bf00      	nop
 8001306:	4b2d      	ldr	r3, [pc, #180]	@ (80013bc <_Z18SystemClock_Configv+0x104>)
 8001308:	699b      	ldr	r3, [r3, #24]
 800130a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800130e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001312:	bf14      	ite	ne
 8001314:	2301      	movne	r3, #1
 8001316:	2300      	moveq	r3, #0
 8001318:	b2db      	uxtb	r3, r3
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1f3      	bne.n	8001306 <_Z18SystemClock_Configv+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800131e:	2302      	movs	r3, #2
 8001320:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001322:	2301      	movs	r3, #1
 8001324:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001326:	2340      	movs	r3, #64	@ 0x40
 8001328:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800132a:	2302      	movs	r3, #2
 800132c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800132e:	2300      	movs	r3, #0
 8001330:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001332:	2304      	movs	r3, #4
 8001334:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 35;
 8001336:	2323      	movs	r3, #35	@ 0x23
 8001338:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800133a:	2302      	movs	r3, #2
 800133c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800133e:	2302      	movs	r3, #2
 8001340:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001342:	2302      	movs	r3, #2
 8001344:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001346:	230c      	movs	r3, #12
 8001348:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800134a:	2300      	movs	r3, #0
 800134c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800134e:	2300      	movs	r3, #0
 8001350:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001352:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001356:	4618      	mov	r0, r3
 8001358:	f006 fb4c 	bl	80079f4 <HAL_RCC_OscConfig>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	bf14      	ite	ne
 8001362:	2301      	movne	r3, #1
 8001364:	2300      	moveq	r3, #0
 8001366:	b2db      	uxtb	r3, r3
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 800136c:	f000 f83a 	bl	80013e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001370:	233f      	movs	r3, #63	@ 0x3f
 8001372:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001374:	2303      	movs	r3, #3
 8001376:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001378:	2300      	movs	r3, #0
 800137a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800137c:	2300      	movs	r3, #0
 800137e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001380:	2340      	movs	r3, #64	@ 0x40
 8001382:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001384:	2340      	movs	r3, #64	@ 0x40
 8001386:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001388:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800138c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800138e:	2340      	movs	r3, #64	@ 0x40
 8001390:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001392:	1d3b      	adds	r3, r7, #4
 8001394:	2106      	movs	r1, #6
 8001396:	4618      	mov	r0, r3
 8001398:	f006 ff5e 	bl	8008258 <HAL_RCC_ClockConfig>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	bf14      	ite	ne
 80013a2:	2301      	movne	r3, #1
 80013a4:	2300      	moveq	r3, #0
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <_Z18SystemClock_Configv+0xf8>
  {
    Error_Handler();
 80013ac:	f000 f81a 	bl	80013e4 <Error_Handler>
  }
}
 80013b0:	bf00      	nop
 80013b2:	3770      	adds	r7, #112	@ 0x70
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	58024400 	.word	0x58024400
 80013bc:	58024800 	.word	0x58024800

080013c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a04      	ldr	r2, [pc, #16]	@ (80013e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d101      	bne.n	80013d6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80013d2:	f000 fc79 	bl	8001cc8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80013d6:	bf00      	nop
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	40010000 	.word	0x40010000

080013e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013e8:	b672      	cpsid	i
}
 80013ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013ec:	bf00      	nop
 80013ee:	e7fd      	b.n	80013ec <Error_Handler+0x8>

080013f0 <__io_putchar>:

#include <printfRedirect.h>


//printf to uart redirection
void __io_putchar(uint8_t ch) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, &ch, 1, 0xffff);
 80013fa:	1df9      	adds	r1, r7, #7
 80013fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001400:	2201      	movs	r2, #1
 8001402:	4803      	ldr	r0, [pc, #12]	@ (8001410 <__io_putchar+0x20>)
 8001404:	f009 fbf4 	bl	800abf0 <HAL_UART_Transmit>
}
 8001408:	bf00      	nop
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	240003a4 	.word	0x240003a4

08001414 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141a:	4b0c      	ldr	r3, [pc, #48]	@ (800144c <HAL_MspInit+0x38>)
 800141c:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001420:	4a0a      	ldr	r2, [pc, #40]	@ (800144c <HAL_MspInit+0x38>)
 8001422:	f043 0302 	orr.w	r3, r3, #2
 8001426:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 800142a:	4b08      	ldr	r3, [pc, #32]	@ (800144c <HAL_MspInit+0x38>)
 800142c:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001430:	f003 0302 	and.w	r3, r3, #2
 8001434:	607b      	str	r3, [r7, #4]
 8001436:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001438:	2200      	movs	r2, #0
 800143a:	210f      	movs	r1, #15
 800143c:	f06f 0001 	mvn.w	r0, #1
 8001440:	f000 fd3e 	bl	8001ec0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001444:	bf00      	nop
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	58024400 	.word	0x58024400

08001450 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08e      	sub	sp, #56	@ 0x38
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2b0f      	cmp	r3, #15
 800145c:	d844      	bhi.n	80014e8 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 800145e:	2200      	movs	r2, #0
 8001460:	6879      	ldr	r1, [r7, #4]
 8001462:	2019      	movs	r0, #25
 8001464:	f000 fd2c 	bl	8001ec0 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001468:	2019      	movs	r0, #25
 800146a:	f000 fd43 	bl	8001ef4 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800146e:	4a24      	ldr	r2, [pc, #144]	@ (8001500 <HAL_InitTick+0xb0>)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001474:	4b23      	ldr	r3, [pc, #140]	@ (8001504 <HAL_InitTick+0xb4>)
 8001476:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800147a:	4a22      	ldr	r2, [pc, #136]	@ (8001504 <HAL_InitTick+0xb4>)
 800147c:	f043 0301 	orr.w	r3, r3, #1
 8001480:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8001484:	4b1f      	ldr	r3, [pc, #124]	@ (8001504 <HAL_InitTick+0xb4>)
 8001486:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	60bb      	str	r3, [r7, #8]
 8001490:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001492:	f107 020c 	add.w	r2, r7, #12
 8001496:	f107 0310 	add.w	r3, r7, #16
 800149a:	4611      	mov	r1, r2
 800149c:	4618      	mov	r0, r3
 800149e:	f007 fa67 	bl	8008970 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80014a2:	f007 fa4f 	bl	8008944 <HAL_RCC_GetPCLK2Freq>
 80014a6:	4603      	mov	r3, r0
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80014ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80014ae:	4a16      	ldr	r2, [pc, #88]	@ (8001508 <HAL_InitTick+0xb8>)
 80014b0:	fba2 2303 	umull	r2, r3, r2, r3
 80014b4:	0c9b      	lsrs	r3, r3, #18
 80014b6:	3b01      	subs	r3, #1
 80014b8:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80014ba:	4b14      	ldr	r3, [pc, #80]	@ (800150c <HAL_InitTick+0xbc>)
 80014bc:	4a14      	ldr	r2, [pc, #80]	@ (8001510 <HAL_InitTick+0xc0>)
 80014be:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80014c0:	4b12      	ldr	r3, [pc, #72]	@ (800150c <HAL_InitTick+0xbc>)
 80014c2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80014c6:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80014c8:	4a10      	ldr	r2, [pc, #64]	@ (800150c <HAL_InitTick+0xbc>)
 80014ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014cc:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80014ce:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <HAL_InitTick+0xbc>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014d4:	4b0d      	ldr	r3, [pc, #52]	@ (800150c <HAL_InitTick+0xbc>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80014da:	480c      	ldr	r0, [pc, #48]	@ (800150c <HAL_InitTick+0xbc>)
 80014dc:	f009 f86a 	bl	800a5b4 <HAL_TIM_Base_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d107      	bne.n	80014f6 <HAL_InitTick+0xa6>
 80014e6:	e001      	b.n	80014ec <HAL_InitTick+0x9c>
    return HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e005      	b.n	80014f8 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80014ec:	4807      	ldr	r0, [pc, #28]	@ (800150c <HAL_InitTick+0xbc>)
 80014ee:	f009 f8c3 	bl	800a678 <HAL_TIM_Base_Start_IT>
 80014f2:	4603      	mov	r3, r0
 80014f4:	e000      	b.n	80014f8 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3738      	adds	r7, #56	@ 0x38
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	24000008 	.word	0x24000008
 8001504:	58024400 	.word	0x58024400
 8001508:	431bde83 	.word	0x431bde83
 800150c:	24000340 	.word	0x24000340
 8001510:	40010000 	.word	0x40010000

08001514 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001518:	bf00      	nop
 800151a:	e7fd      	b.n	8001518 <NMI_Handler+0x4>

0800151c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001520:	bf00      	nop
 8001522:	e7fd      	b.n	8001520 <HardFault_Handler+0x4>

08001524 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001528:	bf00      	nop
 800152a:	e7fd      	b.n	8001528 <MemManage_Handler+0x4>

0800152c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001530:	bf00      	nop
 8001532:	e7fd      	b.n	8001530 <BusFault_Handler+0x4>

08001534 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001538:	bf00      	nop
 800153a:	e7fd      	b.n	8001538 <UsageFault_Handler+0x4>

0800153c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001540:	bf00      	nop
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
	...

0800154c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001550:	4802      	ldr	r0, [pc, #8]	@ (800155c <DMA1_Stream0_IRQHandler+0x10>)
 8001552:	f001 ffb5 	bl	80034c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	24000250 	.word	0x24000250

08001560 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001564:	4802      	ldr	r0, [pc, #8]	@ (8001570 <DMA1_Stream1_IRQHandler+0x10>)
 8001566:	f001 ffab 	bl	80034c0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	240002c8 	.word	0x240002c8

08001574 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(esp32i2cInterruptReqest_Pin);
 8001578:	2020      	movs	r0, #32
 800157a:	f003 fdf7 	bl	800516c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800157e:	bf00      	nop
 8001580:	bd80      	pop	{r7, pc}
	...

08001584 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001588:	4802      	ldr	r0, [pc, #8]	@ (8001594 <TIM1_UP_IRQHandler+0x10>)
 800158a:	f009 f8ed 	bl	800a768 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	24000340 	.word	0x24000340

08001598 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800159c:	4802      	ldr	r0, [pc, #8]	@ (80015a8 <I2C1_EV_IRQHandler+0x10>)
 800159e:	f004 f8a7 	bl	80056f0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	240001fc 	.word	0x240001fc

080015ac <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80015b0:	4802      	ldr	r0, [pc, #8]	@ (80015bc <I2C1_ER_IRQHandler+0x10>)
 80015b2:	f004 f8b7 	bl	8005724 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	240001fc 	.word	0x240001fc

080015c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  return 1;
 80015c4:	2301      	movs	r3, #1
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <_kill>:

int _kill(int pid, int sig)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015da:	f00f fac9 	bl	8010b70 <__errno>
 80015de:	4603      	mov	r3, r0
 80015e0:	2216      	movs	r2, #22
 80015e2:	601a      	str	r2, [r3, #0]
  return -1;
 80015e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <_exit>:

void _exit (int status)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015f8:	f04f 31ff 	mov.w	r1, #4294967295
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f7ff ffe7 	bl	80015d0 <_kill>
 while (1) {}    /* Make sure we hang here */
 8001602:	bf00      	nop
 8001604:	e7fd      	b.n	8001602 <_exit+0x12>

08001606 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b086      	sub	sp, #24
 800160a:	af00      	add	r7, sp, #0
 800160c:	60f8      	str	r0, [r7, #12]
 800160e:	60b9      	str	r1, [r7, #8]
 8001610:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001612:	2300      	movs	r3, #0
 8001614:	617b      	str	r3, [r7, #20]
 8001616:	e00a      	b.n	800162e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001618:	f3af 8000 	nop.w
 800161c:	4601      	mov	r1, r0
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	1c5a      	adds	r2, r3, #1
 8001622:	60ba      	str	r2, [r7, #8]
 8001624:	b2ca      	uxtb	r2, r1
 8001626:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	3301      	adds	r3, #1
 800162c:	617b      	str	r3, [r7, #20]
 800162e:	697a      	ldr	r2, [r7, #20]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	429a      	cmp	r2, r3
 8001634:	dbf0      	blt.n	8001618 <_read+0x12>
  }

  return len;
 8001636:	687b      	ldr	r3, [r7, #4]
}
 8001638:	4618      	mov	r0, r3
 800163a:	3718      	adds	r7, #24
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}

08001640 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800164c:	2300      	movs	r3, #0
 800164e:	617b      	str	r3, [r7, #20]
 8001650:	e009      	b.n	8001666 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	1c5a      	adds	r2, r3, #1
 8001656:	60ba      	str	r2, [r7, #8]
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff fec8 	bl	80013f0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	3301      	adds	r3, #1
 8001664:	617b      	str	r3, [r7, #20]
 8001666:	697a      	ldr	r2, [r7, #20]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	429a      	cmp	r2, r3
 800166c:	dbf1      	blt.n	8001652 <_write+0x12>
  }
  return len;
 800166e:	687b      	ldr	r3, [r7, #4]
}
 8001670:	4618      	mov	r0, r3
 8001672:	3718      	adds	r7, #24
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <_close>:

int _close(int file)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001680:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001684:	4618      	mov	r0, r3
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr

08001690 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016a0:	605a      	str	r2, [r3, #4]
  return 0;
 80016a2:	2300      	movs	r3, #0
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr

080016b0 <_isatty>:

int _isatty(int file)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016b8:	2301      	movs	r3, #1
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016c6:	b480      	push	{r7}
 80016c8:	b085      	sub	sp, #20
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	60f8      	str	r0, [r7, #12]
 80016ce:	60b9      	str	r1, [r7, #8]
 80016d0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016d2:	2300      	movs	r3, #0
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3714      	adds	r7, #20
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016e8:	4a14      	ldr	r2, [pc, #80]	@ (800173c <_sbrk+0x5c>)
 80016ea:	4b15      	ldr	r3, [pc, #84]	@ (8001740 <_sbrk+0x60>)
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016f4:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <_sbrk+0x64>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d102      	bne.n	8001702 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016fc:	4b11      	ldr	r3, [pc, #68]	@ (8001744 <_sbrk+0x64>)
 80016fe:	4a12      	ldr	r2, [pc, #72]	@ (8001748 <_sbrk+0x68>)
 8001700:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001702:	4b10      	ldr	r3, [pc, #64]	@ (8001744 <_sbrk+0x64>)
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4413      	add	r3, r2
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	429a      	cmp	r2, r3
 800170e:	d207      	bcs.n	8001720 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001710:	f00f fa2e 	bl	8010b70 <__errno>
 8001714:	4603      	mov	r3, r0
 8001716:	220c      	movs	r2, #12
 8001718:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800171a:	f04f 33ff 	mov.w	r3, #4294967295
 800171e:	e009      	b.n	8001734 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001720:	4b08      	ldr	r3, [pc, #32]	@ (8001744 <_sbrk+0x64>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001726:	4b07      	ldr	r3, [pc, #28]	@ (8001744 <_sbrk+0x64>)
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4413      	add	r3, r2
 800172e:	4a05      	ldr	r2, [pc, #20]	@ (8001744 <_sbrk+0x64>)
 8001730:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001732:	68fb      	ldr	r3, [r7, #12]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3718      	adds	r7, #24
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	24100000 	.word	0x24100000
 8001740:	00000400 	.word	0x00000400
 8001744:	2400038c 	.word	0x2400038c
 8001748:	24004f80 	.word	0x24004f80

0800174c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001750:	4b32      	ldr	r3, [pc, #200]	@ (800181c <SystemInit+0xd0>)
 8001752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001756:	4a31      	ldr	r2, [pc, #196]	@ (800181c <SystemInit+0xd0>)
 8001758:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800175c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001760:	4b2f      	ldr	r3, [pc, #188]	@ (8001820 <SystemInit+0xd4>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 030f 	and.w	r3, r3, #15
 8001768:	2b02      	cmp	r3, #2
 800176a:	d807      	bhi.n	800177c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800176c:	4b2c      	ldr	r3, [pc, #176]	@ (8001820 <SystemInit+0xd4>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f023 030f 	bic.w	r3, r3, #15
 8001774:	4a2a      	ldr	r2, [pc, #168]	@ (8001820 <SystemInit+0xd4>)
 8001776:	f043 0303 	orr.w	r3, r3, #3
 800177a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800177c:	4b29      	ldr	r3, [pc, #164]	@ (8001824 <SystemInit+0xd8>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a28      	ldr	r2, [pc, #160]	@ (8001824 <SystemInit+0xd8>)
 8001782:	f043 0301 	orr.w	r3, r3, #1
 8001786:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001788:	4b26      	ldr	r3, [pc, #152]	@ (8001824 <SystemInit+0xd8>)
 800178a:	2200      	movs	r2, #0
 800178c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800178e:	4b25      	ldr	r3, [pc, #148]	@ (8001824 <SystemInit+0xd8>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	4924      	ldr	r1, [pc, #144]	@ (8001824 <SystemInit+0xd8>)
 8001794:	4b24      	ldr	r3, [pc, #144]	@ (8001828 <SystemInit+0xdc>)
 8001796:	4013      	ands	r3, r2
 8001798:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800179a:	4b21      	ldr	r3, [pc, #132]	@ (8001820 <SystemInit+0xd4>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 030c 	and.w	r3, r3, #12
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d007      	beq.n	80017b6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80017a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001820 <SystemInit+0xd4>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f023 030f 	bic.w	r3, r3, #15
 80017ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001820 <SystemInit+0xd4>)
 80017b0:	f043 0303 	orr.w	r3, r3, #3
 80017b4:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 80017b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001824 <SystemInit+0xd8>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 80017bc:	4b19      	ldr	r3, [pc, #100]	@ (8001824 <SystemInit+0xd8>)
 80017be:	2200      	movs	r2, #0
 80017c0:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 80017c2:	4b18      	ldr	r3, [pc, #96]	@ (8001824 <SystemInit+0xd8>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80017c8:	4b16      	ldr	r3, [pc, #88]	@ (8001824 <SystemInit+0xd8>)
 80017ca:	4a18      	ldr	r2, [pc, #96]	@ (800182c <SystemInit+0xe0>)
 80017cc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80017ce:	4b15      	ldr	r3, [pc, #84]	@ (8001824 <SystemInit+0xd8>)
 80017d0:	4a17      	ldr	r2, [pc, #92]	@ (8001830 <SystemInit+0xe4>)
 80017d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80017d4:	4b13      	ldr	r3, [pc, #76]	@ (8001824 <SystemInit+0xd8>)
 80017d6:	4a17      	ldr	r2, [pc, #92]	@ (8001834 <SystemInit+0xe8>)
 80017d8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80017da:	4b12      	ldr	r3, [pc, #72]	@ (8001824 <SystemInit+0xd8>)
 80017dc:	2200      	movs	r2, #0
 80017de:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80017e0:	4b10      	ldr	r3, [pc, #64]	@ (8001824 <SystemInit+0xd8>)
 80017e2:	4a14      	ldr	r2, [pc, #80]	@ (8001834 <SystemInit+0xe8>)
 80017e4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80017e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001824 <SystemInit+0xd8>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80017ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001824 <SystemInit+0xd8>)
 80017ee:	4a11      	ldr	r2, [pc, #68]	@ (8001834 <SystemInit+0xe8>)
 80017f0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80017f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001824 <SystemInit+0xd8>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80017f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001824 <SystemInit+0xd8>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a09      	ldr	r2, [pc, #36]	@ (8001824 <SystemInit+0xd8>)
 80017fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001802:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001804:	4b07      	ldr	r3, [pc, #28]	@ (8001824 <SystemInit+0xd8>)
 8001806:	2200      	movs	r2, #0
 8001808:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800180a:	4b0b      	ldr	r3, [pc, #44]	@ (8001838 <SystemInit+0xec>)
 800180c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001810:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001812:	bf00      	nop
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr
 800181c:	e000ed00 	.word	0xe000ed00
 8001820:	52002000 	.word	0x52002000
 8001824:	58024400 	.word	0x58024400
 8001828:	eaf6ed7f 	.word	0xeaf6ed7f
 800182c:	02020200 	.word	0x02020200
 8001830:	01ff0000 	.word	0x01ff0000
 8001834:	01010280 	.word	0x01010280
 8001838:	52004000 	.word	0x52004000

0800183c <_ZL29esp32IntrrruptRequestCallbackPv>:

static SemaphoreHandle_t esp32IntrrruptRequest_CountingSemaphore;	//////////////////// 	//uchwyt semafora zliczajcego ilo wsytpie esp32 interrupt request i ilo odczytw danych z esp32
static BaseType_t esp32InrerruptRequest_CountingSemaphoreOverflow=pdFALSE;	//zmienna informujca o tym, e nastpio przepenienie "esp32IntrrruptRequest_CountingSemaphore", aka. zbyt wiele oczekujcych komunikatw, co moe wskazywa na bd.


static void esp32IntrrruptRequestCallback(void *pNothing){
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
	i2cFrame_transmitQueue tempI2CFrameReceivedFromESP32;
	tempI2CFrameReceivedFromESP32.slaveDevice7bitAddress = I2C_SLAVE_ADDRESS_ESP32;
 8001844:	233c      	movs	r3, #60	@ 0x3c
 8001846:	723b      	strb	r3, [r7, #8]
	char* pdymanicDataPointer;
	while(1){
		//pdymanicDataPointer = NULL
		if( uxSemaphoreGetCount(esp32IntrrruptRequest_CountingSemaphore)==ESP32_INTERRUPT_REQUEST_COUNTING_SEMAPHORE_MAX){		//sprawdza czy licznik esp32 interrupt request nie jest przepeniony
 8001848:	4b33      	ldr	r3, [pc, #204]	@ (8001918 <_ZL29esp32IntrrruptRequestCallbackPv+0xdc>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4618      	mov	r0, r3
 800184e:	f00b fbad 	bl	800cfac <uxQueueMessagesWaiting>
 8001852:	4603      	mov	r3, r0
 8001854:	2b15      	cmp	r3, #21
 8001856:	bf0c      	ite	eq
 8001858:	2301      	moveq	r3, #1
 800185a:	2300      	movne	r3, #0
 800185c:	b2db      	uxtb	r3, r3
 800185e:	2b00      	cmp	r3, #0
 8001860:	d005      	beq.n	800186e <_ZL29esp32IntrrruptRequestCallbackPv+0x32>
			esp32InrerruptRequest_CountingSemaphoreOverflow = pdTRUE;
 8001862:	4b2e      	ldr	r3, [pc, #184]	@ (800191c <_ZL29esp32IntrrruptRequestCallbackPv+0xe0>)
 8001864:	2201      	movs	r2, #1
 8001866:	601a      	str	r2, [r3, #0]
			printf("!!! ESP32 interrupt request counter overflowed   !!!\r\n");
 8001868:	482d      	ldr	r0, [pc, #180]	@ (8001920 <_ZL29esp32IntrrruptRequestCallbackPv+0xe4>)
 800186a:	f00e ff85 	bl	8010778 <puts>
		}
		if (xSemaphoreTake(esp32IntrrruptRequest_CountingSemaphore, portMAX_DELAY) == pdTRUE){		//czeka dopuki nie pojawi si esp32 interrupt request
 800186e:	4b2a      	ldr	r3, [pc, #168]	@ (8001918 <_ZL29esp32IntrrruptRequestCallbackPv+0xdc>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f04f 31ff 	mov.w	r1, #4294967295
 8001876:	4618      	mov	r0, r3
 8001878:	f00b fa88 	bl	800cd8c <xQueueSemaphoreTake>
 800187c:	4603      	mov	r3, r0
 800187e:	2b01      	cmp	r3, #1
 8001880:	bf0c      	ite	eq
 8001882:	2301      	moveq	r3, #1
 8001884:	2300      	movne	r3, #0
 8001886:	b2db      	uxtb	r3, r3
 8001888:	2b00      	cmp	r3, #0
 800188a:	d0dd      	beq.n	8001848 <_ZL29esp32IntrrruptRequestCallbackPv+0xc>
			printf("High prior task \r\n");
 800188c:	4825      	ldr	r0, [pc, #148]	@ (8001924 <_ZL29esp32IntrrruptRequestCallbackPv+0xe8>)
 800188e:	f00e ff73 	bl	8010778 <puts>


			pi2cMaster->i2cMasterSemaphoreTake();
 8001892:	4b25      	ldr	r3, [pc, #148]	@ (8001928 <_ZL29esp32IntrrruptRequestCallbackPv+0xec>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff fbce 	bl	8001038 <_ZN9i2cMaster22i2cMasterSemaphoreTakeEv>
			pi2cMaster->I2C_Master_Receive_DMA(tempI2CFrameReceivedFromESP32.slaveDevice7bitAddress, (uint8_t*) &tempI2CFrameReceivedFromESP32.dataSize, sizeof(size_t));
 800189c:	4b22      	ldr	r3, [pc, #136]	@ (8001928 <_ZL29esp32IntrrruptRequestCallbackPv+0xec>)
 800189e:	6818      	ldr	r0, [r3, #0]
 80018a0:	7a3b      	ldrb	r3, [r7, #8]
 80018a2:	4619      	mov	r1, r3
 80018a4:	f107 0308 	add.w	r3, r7, #8
 80018a8:	1d1a      	adds	r2, r3, #4
 80018aa:	2304      	movs	r3, #4
 80018ac:	f7ff fc72 	bl	8001194 <_ZN9i2cMaster22I2C_Master_Receive_DMAEtPht>
			//HAL_I2C_Master_Receive_DMA(&hi2c1, tempI2CFrameReceivedFromESP32.slaveDevice7bitAddress<<1, (uint8_t*) &tempI2CFrameReceivedFromESP32.dataSize, sizeof(size_t));
			//HAL_I2C_Master_Receive(&hi2c1, tempI2CFrameReceivedFromESP32.slaveDevice7bitAddress<<1, (uint8_t*) &tempI2CFrameReceivedFromESP32.dataSize, sizeof(size_t), 500);
			//while(HAL_I2C_GetState(&hi2c1)!= HAL_I2C_STATE_READY){

			//};
			pi2cMaster->while_I2C_STATE_READY();
 80018b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001928 <_ZL29esp32IntrrruptRequestCallbackPv+0xec>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff fc51 	bl	800115c <_ZN9i2cMaster21while_I2C_STATE_READYEv>
			/*char**/
			pdymanicDataPointer = new char[tempI2CFrameReceivedFromESP32.dataSize];
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	4618      	mov	r0, r3
 80018be:	f00d feec 	bl	800f69a <_Znaj>
 80018c2:	4603      	mov	r3, r0
 80018c4:	617b      	str	r3, [r7, #20]
			printf("1 \r\n");
 80018c6:	4819      	ldr	r0, [pc, #100]	@ (800192c <_ZL29esp32IntrrruptRequestCallbackPv+0xf0>)
 80018c8:	f00e ff56 	bl	8010778 <puts>
			if (pdymanicDataPointer!=nullptr){
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d018      	beq.n	8001904 <_ZL29esp32IntrrruptRequestCallbackPv+0xc8>
				HAL_I2C_Master_Receive_DMA(&hi2c1, tempI2CFrameReceivedFromESP32.slaveDevice7bitAddress<<1, (uint8_t*) pdymanicDataPointer, tempI2CFrameReceivedFromESP32.dataSize);
 80018d2:	7a3b      	ldrb	r3, [r7, #8]
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	b299      	uxth	r1, r3
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	b29b      	uxth	r3, r3
 80018dc:	697a      	ldr	r2, [r7, #20]
 80018de:	4814      	ldr	r0, [pc, #80]	@ (8001930 <_ZL29esp32IntrrruptRequestCallbackPv+0xf4>)
 80018e0:	f003 fd2a 	bl	8005338 <HAL_I2C_Master_Receive_DMA>
				//HAL_I2C_Master_Receive(&hi2c1, tempI2CFrameReceivedFromESP32.slaveDevice7bitAddress<<1, (uint8_t*) pdymanicDataPointer, tempI2CFrameReceivedFromESP32.dataSize, 500);
				while(HAL_I2C_GetState(&hi2c1)!= HAL_I2C_STATE_READY){};
 80018e4:	bf00      	nop
 80018e6:	4812      	ldr	r0, [pc, #72]	@ (8001930 <_ZL29esp32IntrrruptRequestCallbackPv+0xf4>)
 80018e8:	f003 ffdf 	bl	80058aa <HAL_I2C_GetState>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b20      	cmp	r3, #32
 80018f0:	bf14      	ite	ne
 80018f2:	2301      	movne	r3, #1
 80018f4:	2300      	moveq	r3, #0
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d1f4      	bne.n	80018e6 <_ZL29esp32IntrrruptRequestCallbackPv+0xaa>
				printf("2 \r\n");
 80018fc:	480d      	ldr	r0, [pc, #52]	@ (8001934 <_ZL29esp32IntrrruptRequestCallbackPv+0xf8>)
 80018fe:	f00e ff3b 	bl	8010778 <puts>
 8001902:	e002      	b.n	800190a <_ZL29esp32IntrrruptRequestCallbackPv+0xce>
				//tempI2CFrameReceivedFromESP32.pData = pdymanicDataPointer;

			}
			else{
				printf("error with memory allocation\r\n");
 8001904:	480c      	ldr	r0, [pc, #48]	@ (8001938 <_ZL29esp32IntrrruptRequestCallbackPv+0xfc>)
 8001906:	f00e ff37 	bl	8010778 <puts>
				#warning zrobi porzdn obsug bdw
				//TODO: zrobi porzdn obsug bdw
			}

			pi2cMaster->i2cMasterSemaphoreGive();
 800190a:	4b07      	ldr	r3, [pc, #28]	@ (8001928 <_ZL29esp32IntrrruptRequestCallbackPv+0xec>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff fba2 	bl	8001058 <_ZN9i2cMaster22i2cMasterSemaphoreGiveEv>
		if( uxSemaphoreGetCount(esp32IntrrruptRequest_CountingSemaphore)==ESP32_INTERRUPT_REQUEST_COUNTING_SEMAPHORE_MAX){		//sprawdza czy licznik esp32 interrupt request nie jest przepeniony
 8001914:	e798      	b.n	8001848 <_ZL29esp32IntrrruptRequestCallbackPv+0xc>
 8001916:	bf00      	nop
 8001918:	2400039c 	.word	0x2400039c
 800191c:	240003a0 	.word	0x240003a0
 8001920:	08013e9c 	.word	0x08013e9c
 8001924:	08013ed4 	.word	0x08013ed4
 8001928:	24000394 	.word	0x24000394
 800192c:	08013ee8 	.word	0x08013ee8
 8001930:	240001fc 	.word	0x240001fc
 8001934:	08013eec 	.word	0x08013eec
 8001938:	08013ef0 	.word	0x08013ef0
 800193c:	00000000 	.word	0x00000000

08001940 <_Z17initTaskFunctionsv>:
		}
	};
}


void initTaskFunctions(void){
 8001940:	b590      	push	{r4, r7, lr}
 8001942:	b085      	sub	sp, #20
 8001944:	af02      	add	r7, sp, #8
	printf("Radio main firmware version: %.2f\r\n", FW_VERSION);
 8001946:	a348      	add	r3, pc, #288	@ (adr r3, 8001a68 <_Z17initTaskFunctionsv+0x128>)
 8001948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800194c:	483a      	ldr	r0, [pc, #232]	@ (8001a38 <_Z17initTaskFunctionsv+0xf8>)
 800194e:	f00e feab 	bl	80106a8 <iprintf>



	//////////////////////////////////////////////
	// NIE POTRZEBNE
	configASSERT(esp32IntrrruptRequest_CountingSemaphore = xSemaphoreCreateCounting(ESP32_INTERRUPT_REQUEST_COUNTING_SEMAPHORE_MAX, 0));
 8001952:	2100      	movs	r1, #0
 8001954:	2015      	movs	r0, #21
 8001956:	f00a fed2 	bl	800c6fe <xQueueCreateCountingSemaphore>
 800195a:	4603      	mov	r3, r0
 800195c:	4a37      	ldr	r2, [pc, #220]	@ (8001a3c <_Z17initTaskFunctionsv+0xfc>)
 800195e:	6013      	str	r3, [r2, #0]
 8001960:	4b36      	ldr	r3, [pc, #216]	@ (8001a3c <_Z17initTaskFunctionsv+0xfc>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2b00      	cmp	r3, #0
 8001966:	bf0c      	ite	eq
 8001968:	2301      	moveq	r3, #1
 800196a:	2300      	movne	r3, #0
 800196c:	b2db      	uxtb	r3, r3
 800196e:	2b00      	cmp	r3, #0
 8001970:	d00b      	beq.n	800198a <_Z17initTaskFunctionsv+0x4a>
	__asm volatile
 8001972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001976:	f383 8811 	msr	BASEPRI, r3
 800197a:	f3bf 8f6f 	isb	sy
 800197e:	f3bf 8f4f 	dsb	sy
 8001982:	607b      	str	r3, [r7, #4]
}
 8001984:	bf00      	nop
 8001986:	bf00      	nop
 8001988:	e7fd      	b.n	8001986 <_Z17initTaskFunctionsv+0x46>




	//pi2cMaster = NULL;
	assert(pi2cMaster = new i2cMaster(&hi2c1));
 800198a:	2014      	movs	r0, #20
 800198c:	f00d fe74 	bl	800f678 <_Znwj>
 8001990:	4603      	mov	r3, r0
 8001992:	461c      	mov	r4, r3
 8001994:	492a      	ldr	r1, [pc, #168]	@ (8001a40 <_Z17initTaskFunctionsv+0x100>)
 8001996:	4620      	mov	r0, r4
 8001998:	f7ff fae4 	bl	8000f64 <_ZN9i2cMasterC1EP19__I2C_HandleTypeDef>
 800199c:	4b29      	ldr	r3, [pc, #164]	@ (8001a44 <_Z17initTaskFunctionsv+0x104>)
 800199e:	601c      	str	r4, [r3, #0]
 80019a0:	4b28      	ldr	r3, [pc, #160]	@ (8001a44 <_Z17initTaskFunctionsv+0x104>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d105      	bne.n	80019b4 <_Z17initTaskFunctionsv+0x74>
 80019a8:	4b27      	ldr	r3, [pc, #156]	@ (8001a48 <_Z17initTaskFunctionsv+0x108>)
 80019aa:	4a28      	ldr	r2, [pc, #160]	@ (8001a4c <_Z17initTaskFunctionsv+0x10c>)
 80019ac:	215c      	movs	r1, #92	@ 0x5c
 80019ae:	4828      	ldr	r0, [pc, #160]	@ (8001a50 <_Z17initTaskFunctionsv+0x110>)
 80019b0:	f00d fe88 	bl	800f6c4 <__assert_func>
	assert(pESP32 = new esp32_i2sComunicationDriver(pi2cMaster));
 80019b4:	2010      	movs	r0, #16
 80019b6:	f00d fe5f 	bl	800f678 <_Znwj>
 80019ba:	4603      	mov	r3, r0
 80019bc:	461c      	mov	r4, r3
 80019be:	4b21      	ldr	r3, [pc, #132]	@ (8001a44 <_Z17initTaskFunctionsv+0x104>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4619      	mov	r1, r3
 80019c4:	4620      	mov	r0, r4
 80019c6:	f7ff f87f 	bl	8000ac8 <_ZN27esp32_i2sComunicationDriverC1EP9i2cMaster>
 80019ca:	4b22      	ldr	r3, [pc, #136]	@ (8001a54 <_Z17initTaskFunctionsv+0x114>)
 80019cc:	601c      	str	r4, [r3, #0]
 80019ce:	4b21      	ldr	r3, [pc, #132]	@ (8001a54 <_Z17initTaskFunctionsv+0x114>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d105      	bne.n	80019e2 <_Z17initTaskFunctionsv+0xa2>
 80019d6:	4b20      	ldr	r3, [pc, #128]	@ (8001a58 <_Z17initTaskFunctionsv+0x118>)
 80019d8:	4a1c      	ldr	r2, [pc, #112]	@ (8001a4c <_Z17initTaskFunctionsv+0x10c>)
 80019da:	215d      	movs	r1, #93	@ 0x5d
 80019dc:	481c      	ldr	r0, [pc, #112]	@ (8001a50 <_Z17initTaskFunctionsv+0x110>)
 80019de:	f00d fe71 	bl	800f6c4 <__assert_func>
	pESP32->ping();
 80019e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001a54 <_Z17initTaskFunctionsv+0x114>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7ff f8a4 	bl	8000b34 <_ZN27esp32_i2sComunicationDriver4pingEv>


	//tworzy task callback na przerwanie od ESP32 informujc, e ESP32 ma jakie dane do wysania
	configASSERT(xTaskCreate(esp32IntrrruptRequestCallback, "esp32IntReq", 3*128, NULL, tskIDLE_PRIORITY+1, &taskHandle_esp32IntrrruptRequest));
 80019ec:	4b1b      	ldr	r3, [pc, #108]	@ (8001a5c <_Z17initTaskFunctionsv+0x11c>)
 80019ee:	9301      	str	r3, [sp, #4]
 80019f0:	2301      	movs	r3, #1
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	2300      	movs	r3, #0
 80019f6:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80019fa:	4919      	ldr	r1, [pc, #100]	@ (8001a60 <_Z17initTaskFunctionsv+0x120>)
 80019fc:	4819      	ldr	r0, [pc, #100]	@ (8001a64 <_Z17initTaskFunctionsv+0x124>)
 80019fe:	f00b fd29 	bl	800d454 <xTaskCreate>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	bf0c      	ite	eq
 8001a08:	2301      	moveq	r3, #1
 8001a0a:	2300      	movne	r3, #0
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d00b      	beq.n	8001a2a <_Z17initTaskFunctionsv+0xea>
	__asm volatile
 8001a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a16:	f383 8811 	msr	BASEPRI, r3
 8001a1a:	f3bf 8f6f 	isb	sy
 8001a1e:	f3bf 8f4f 	dsb	sy
 8001a22:	603b      	str	r3, [r7, #0]
}
 8001a24:	bf00      	nop
 8001a26:	bf00      	nop
 8001a28:	e7fd      	b.n	8001a26 <_Z17initTaskFunctionsv+0xe6>

}
 8001a2a:	bf00      	nop
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd90      	pop	{r4, r7, pc}
 8001a32:	bf00      	nop
 8001a34:	f3af 8000 	nop.w
 8001a38:	08013f10 	.word	0x08013f10
 8001a3c:	2400039c 	.word	0x2400039c
 8001a40:	240001fc 	.word	0x240001fc
 8001a44:	24000394 	.word	0x24000394
 8001a48:	08013f34 	.word	0x08013f34
 8001a4c:	08013f58 	.word	0x08013f58
 8001a50:	08013f74 	.word	0x08013f74
 8001a54:	24000398 	.word	0x24000398
 8001a58:	08013f94 	.word	0x08013f94
 8001a5c:	24000390 	.word	0x24000390
 8001a60:	08013fcc 	.word	0x08013fcc
 8001a64:	0800183d 	.word	0x0800183d
 8001a68:	9999999a 	.word	0x9999999a
 8001a6c:	3fb99999 	.word	0x3fb99999

08001a70 <HAL_GPIO_EXTI_Callback>:




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	4603      	mov	r3, r0
 8001a78:	80fb      	strh	r3, [r7, #6]
		pESP32->incrementInterruptRequestCountingSemaphore();		//inkrementacja semafora daje sygna ,dla metody esp32_i2sComunicationDriver::intrrruptRequestCallback
 8001a7a:	4b04      	ldr	r3, [pc, #16]	@ (8001a8c <HAL_GPIO_EXTI_Callback+0x1c>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff f86a 	bl	8000b58 <_ZN27esp32_i2sComunicationDriver42incrementInterruptRequestCountingSemaphoreEv>
		//BaseType_t xHigherPriorityTaskWoken = pdFALSE;
		//xSemaphoreGiveFromISR(esp32IntrrruptRequest_CountingSemaphore, &xHigherPriorityTaskWoken);
		//portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
}
 8001a84:	bf00      	nop
 8001a86:	3708      	adds	r7, #8
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	24000398 	.word	0x24000398

08001a90 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a94:	4b22      	ldr	r3, [pc, #136]	@ (8001b20 <MX_USART1_UART_Init+0x90>)
 8001a96:	4a23      	ldr	r2, [pc, #140]	@ (8001b24 <MX_USART1_UART_Init+0x94>)
 8001a98:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a9a:	4b21      	ldr	r3, [pc, #132]	@ (8001b20 <MX_USART1_UART_Init+0x90>)
 8001a9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001aa0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001aa2:	4b1f      	ldr	r3, [pc, #124]	@ (8001b20 <MX_USART1_UART_Init+0x90>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b20 <MX_USART1_UART_Init+0x90>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001aae:	4b1c      	ldr	r3, [pc, #112]	@ (8001b20 <MX_USART1_UART_Init+0x90>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ab4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b20 <MX_USART1_UART_Init+0x90>)
 8001ab6:	220c      	movs	r2, #12
 8001ab8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aba:	4b19      	ldr	r3, [pc, #100]	@ (8001b20 <MX_USART1_UART_Init+0x90>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ac0:	4b17      	ldr	r3, [pc, #92]	@ (8001b20 <MX_USART1_UART_Init+0x90>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ac6:	4b16      	ldr	r3, [pc, #88]	@ (8001b20 <MX_USART1_UART_Init+0x90>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001acc:	4b14      	ldr	r3, [pc, #80]	@ (8001b20 <MX_USART1_UART_Init+0x90>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ad2:	4b13      	ldr	r3, [pc, #76]	@ (8001b20 <MX_USART1_UART_Init+0x90>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ad8:	4811      	ldr	r0, [pc, #68]	@ (8001b20 <MX_USART1_UART_Init+0x90>)
 8001ada:	f009 f839 	bl	800ab50 <HAL_UART_Init>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001ae4:	f7ff fc7e 	bl	80013e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ae8:	2100      	movs	r1, #0
 8001aea:	480d      	ldr	r0, [pc, #52]	@ (8001b20 <MX_USART1_UART_Init+0x90>)
 8001aec:	f00a f9d3 	bl	800be96 <HAL_UARTEx_SetTxFifoThreshold>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001af6:	f7ff fc75 	bl	80013e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001afa:	2100      	movs	r1, #0
 8001afc:	4808      	ldr	r0, [pc, #32]	@ (8001b20 <MX_USART1_UART_Init+0x90>)
 8001afe:	f00a fa08 	bl	800bf12 <HAL_UARTEx_SetRxFifoThreshold>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001b08:	f7ff fc6c 	bl	80013e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001b0c:	4804      	ldr	r0, [pc, #16]	@ (8001b20 <MX_USART1_UART_Init+0x90>)
 8001b0e:	f00a f989 	bl	800be24 <HAL_UARTEx_DisableFifoMode>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001b18:	f7ff fc64 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b1c:	bf00      	nop
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	240003a4 	.word	0x240003a4
 8001b24:	40011000 	.word	0x40011000

08001b28 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b0ba      	sub	sp, #232	@ 0xe8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b30:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	60da      	str	r2, [r3, #12]
 8001b3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b40:	f107 0310 	add.w	r3, r7, #16
 8001b44:	22c0      	movs	r2, #192	@ 0xc0
 8001b46:	2100      	movs	r1, #0
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f00e ff15 	bl	8010978 <memset>
  if(uartHandle->Instance==USART1)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a27      	ldr	r2, [pc, #156]	@ (8001bf0 <HAL_UART_MspInit+0xc8>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d146      	bne.n	8001be6 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001b58:	f04f 0201 	mov.w	r2, #1
 8001b5c:	f04f 0300 	mov.w	r3, #0
 8001b60:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8001b64:	2300      	movs	r3, #0
 8001b66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b6a:	f107 0310 	add.w	r3, r7, #16
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f006 ff40 	bl	80089f4 <HAL_RCCEx_PeriphCLKConfig>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001b7a:	f7ff fc33 	bl	80013e4 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8001bf4 <HAL_UART_MspInit+0xcc>)
 8001b80:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001b84:	4a1b      	ldr	r2, [pc, #108]	@ (8001bf4 <HAL_UART_MspInit+0xcc>)
 8001b86:	f043 0310 	orr.w	r3, r3, #16
 8001b8a:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8001b8e:	4b19      	ldr	r3, [pc, #100]	@ (8001bf4 <HAL_UART_MspInit+0xcc>)
 8001b90:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001b94:	f003 0310 	and.w	r3, r3, #16
 8001b98:	60fb      	str	r3, [r7, #12]
 8001b9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b9c:	4b15      	ldr	r3, [pc, #84]	@ (8001bf4 <HAL_UART_MspInit+0xcc>)
 8001b9e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001ba2:	4a14      	ldr	r2, [pc, #80]	@ (8001bf4 <HAL_UART_MspInit+0xcc>)
 8001ba4:	f043 0302 	orr.w	r3, r3, #2
 8001ba8:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001bac:	4b11      	ldr	r3, [pc, #68]	@ (8001bf4 <HAL_UART_MspInit+0xcc>)
 8001bae:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	60bb      	str	r3, [r7, #8]
 8001bb8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = dbg_UART_TX_Pin|dbg_UART_RX_Pin;
 8001bba:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001bbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001bd4:	2304      	movs	r3, #4
 8001bd6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bda:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001bde:	4619      	mov	r1, r3
 8001be0:	4805      	ldr	r0, [pc, #20]	@ (8001bf8 <HAL_UART_MspInit+0xd0>)
 8001be2:	f003 f809 	bl	8004bf8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001be6:	bf00      	nop
 8001be8:	37e8      	adds	r7, #232	@ 0xe8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40011000 	.word	0x40011000
 8001bf4:	58024400 	.word	0x58024400
 8001bf8:	58020400 	.word	0x58020400

08001bfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001bfc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c34 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001c00:	f7ff fda4 	bl	800174c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c04:	480c      	ldr	r0, [pc, #48]	@ (8001c38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c06:	490d      	ldr	r1, [pc, #52]	@ (8001c3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c08:	4a0d      	ldr	r2, [pc, #52]	@ (8001c40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c0c:	e002      	b.n	8001c14 <LoopCopyDataInit>

08001c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c12:	3304      	adds	r3, #4

08001c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c18:	d3f9      	bcc.n	8001c0e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c1c:	4c0a      	ldr	r4, [pc, #40]	@ (8001c48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c20:	e001      	b.n	8001c26 <LoopFillZerobss>

08001c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c24:	3204      	adds	r2, #4

08001c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c28:	d3fb      	bcc.n	8001c22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c2a:	f00e ffa7 	bl	8010b7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c2e:	f7ff fb2b 	bl	8001288 <main>
  bx  lr
 8001c32:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c34:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8001c38:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001c3c:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8001c40:	080144b4 	.word	0x080144b4
  ldr r2, =_sbss
 8001c44:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 8001c48:	24004f80 	.word	0x24004f80

08001c4c <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c4c:	e7fe      	b.n	8001c4c <ADC_IRQHandler>
	...

08001c50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c56:	2003      	movs	r0, #3
 8001c58:	f000 f927 	bl	8001eaa <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001c5c:	f006 fcb2 	bl	80085c4 <HAL_RCC_GetSysClockFreq>
 8001c60:	4602      	mov	r2, r0
 8001c62:	4b15      	ldr	r3, [pc, #84]	@ (8001cb8 <HAL_Init+0x68>)
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	0a1b      	lsrs	r3, r3, #8
 8001c68:	f003 030f 	and.w	r3, r3, #15
 8001c6c:	4913      	ldr	r1, [pc, #76]	@ (8001cbc <HAL_Init+0x6c>)
 8001c6e:	5ccb      	ldrb	r3, [r1, r3]
 8001c70:	f003 031f 	and.w	r3, r3, #31
 8001c74:	fa22 f303 	lsr.w	r3, r2, r3
 8001c78:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb8 <HAL_Init+0x68>)
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	4a0e      	ldr	r2, [pc, #56]	@ (8001cbc <HAL_Init+0x6c>)
 8001c84:	5cd3      	ldrb	r3, [r2, r3]
 8001c86:	f003 031f 	and.w	r3, r3, #31
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c90:	4a0b      	ldr	r2, [pc, #44]	@ (8001cc0 <HAL_Init+0x70>)
 8001c92:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c94:	4a0b      	ldr	r2, [pc, #44]	@ (8001cc4 <HAL_Init+0x74>)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c9a:	200f      	movs	r0, #15
 8001c9c:	f7ff fbd8 	bl	8001450 <HAL_InitTick>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e002      	b.n	8001cb0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001caa:	f7ff fbb3 	bl	8001414 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cae:	2300      	movs	r3, #0
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	58024400 	.word	0x58024400
 8001cbc:	08014034 	.word	0x08014034
 8001cc0:	24000004 	.word	0x24000004
 8001cc4:	24000000 	.word	0x24000000

08001cc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ccc:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <HAL_IncTick+0x20>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <HAL_IncTick+0x24>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	4a04      	ldr	r2, [pc, #16]	@ (8001cec <HAL_IncTick+0x24>)
 8001cda:	6013      	str	r3, [r2, #0]
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	2400000c 	.word	0x2400000c
 8001cec:	24000438 	.word	0x24000438

08001cf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cf4:	4b03      	ldr	r3, [pc, #12]	@ (8001d04 <HAL_GetTick+0x14>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	24000438 	.word	0x24000438

08001d08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	f003 0307 	and.w	r3, r3, #7
 8001d16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d18:	4b0b      	ldr	r3, [pc, #44]	@ (8001d48 <__NVIC_SetPriorityGrouping+0x40>)
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d1e:	68ba      	ldr	r2, [r7, #8]
 8001d20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d24:	4013      	ands	r3, r2
 8001d26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d30:	4b06      	ldr	r3, [pc, #24]	@ (8001d4c <__NVIC_SetPriorityGrouping+0x44>)
 8001d32:	4313      	orrs	r3, r2
 8001d34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d36:	4a04      	ldr	r2, [pc, #16]	@ (8001d48 <__NVIC_SetPriorityGrouping+0x40>)
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	60d3      	str	r3, [r2, #12]
}
 8001d3c:	bf00      	nop
 8001d3e:	3714      	adds	r7, #20
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr
 8001d48:	e000ed00 	.word	0xe000ed00
 8001d4c:	05fa0000 	.word	0x05fa0000

08001d50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d54:	4b04      	ldr	r3, [pc, #16]	@ (8001d68 <__NVIC_GetPriorityGrouping+0x18>)
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	0a1b      	lsrs	r3, r3, #8
 8001d5a:	f003 0307 	and.w	r3, r3, #7
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	e000ed00 	.word	0xe000ed00

08001d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	db0b      	blt.n	8001d96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d7e:	88fb      	ldrh	r3, [r7, #6]
 8001d80:	f003 021f 	and.w	r2, r3, #31
 8001d84:	4907      	ldr	r1, [pc, #28]	@ (8001da4 <__NVIC_EnableIRQ+0x38>)
 8001d86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d8a:	095b      	lsrs	r3, r3, #5
 8001d8c:	2001      	movs	r0, #1
 8001d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	e000e100 	.word	0xe000e100

08001da8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	4603      	mov	r3, r0
 8001db0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001db2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	db12      	blt.n	8001de0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dba:	88fb      	ldrh	r3, [r7, #6]
 8001dbc:	f003 021f 	and.w	r2, r3, #31
 8001dc0:	490a      	ldr	r1, [pc, #40]	@ (8001dec <__NVIC_DisableIRQ+0x44>)
 8001dc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dc6:	095b      	lsrs	r3, r3, #5
 8001dc8:	2001      	movs	r0, #1
 8001dca:	fa00 f202 	lsl.w	r2, r0, r2
 8001dce:	3320      	adds	r3, #32
 8001dd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001dd4:	f3bf 8f4f 	dsb	sy
}
 8001dd8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001dda:	f3bf 8f6f 	isb	sy
}
 8001dde:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001de0:	bf00      	nop
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	e000e100 	.word	0xe000e100

08001df0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	6039      	str	r1, [r7, #0]
 8001dfa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001dfc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	db0a      	blt.n	8001e1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	490c      	ldr	r1, [pc, #48]	@ (8001e3c <__NVIC_SetPriority+0x4c>)
 8001e0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e0e:	0112      	lsls	r2, r2, #4
 8001e10:	b2d2      	uxtb	r2, r2
 8001e12:	440b      	add	r3, r1
 8001e14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e18:	e00a      	b.n	8001e30 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	4908      	ldr	r1, [pc, #32]	@ (8001e40 <__NVIC_SetPriority+0x50>)
 8001e20:	88fb      	ldrh	r3, [r7, #6]
 8001e22:	f003 030f 	and.w	r3, r3, #15
 8001e26:	3b04      	subs	r3, #4
 8001e28:	0112      	lsls	r2, r2, #4
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	440b      	add	r3, r1
 8001e2e:	761a      	strb	r2, [r3, #24]
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr
 8001e3c:	e000e100 	.word	0xe000e100
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b089      	sub	sp, #36	@ 0x24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f003 0307 	and.w	r3, r3, #7
 8001e56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	f1c3 0307 	rsb	r3, r3, #7
 8001e5e:	2b04      	cmp	r3, #4
 8001e60:	bf28      	it	cs
 8001e62:	2304      	movcs	r3, #4
 8001e64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	3304      	adds	r3, #4
 8001e6a:	2b06      	cmp	r3, #6
 8001e6c:	d902      	bls.n	8001e74 <NVIC_EncodePriority+0x30>
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3b03      	subs	r3, #3
 8001e72:	e000      	b.n	8001e76 <NVIC_EncodePriority+0x32>
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e78:	f04f 32ff 	mov.w	r2, #4294967295
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	43da      	mvns	r2, r3
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	401a      	ands	r2, r3
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	fa01 f303 	lsl.w	r3, r1, r3
 8001e96:	43d9      	mvns	r1, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e9c:	4313      	orrs	r3, r2
         );
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3724      	adds	r7, #36	@ 0x24
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr

08001eaa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b082      	sub	sp, #8
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f7ff ff28 	bl	8001d08 <__NVIC_SetPriorityGrouping>
}
 8001eb8:	bf00      	nop
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
 8001ecc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ece:	f7ff ff3f 	bl	8001d50 <__NVIC_GetPriorityGrouping>
 8001ed2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	68b9      	ldr	r1, [r7, #8]
 8001ed8:	6978      	ldr	r0, [r7, #20]
 8001eda:	f7ff ffb3 	bl	8001e44 <NVIC_EncodePriority>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ee4:	4611      	mov	r1, r2
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7ff ff82 	bl	8001df0 <__NVIC_SetPriority>
}
 8001eec:	bf00      	nop
 8001eee:	3718      	adds	r7, #24
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001efe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff ff32 	bl	8001d6c <__NVIC_EnableIRQ>
}
 8001f08:	bf00      	nop
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001f1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7ff ff42 	bl	8001da8 <__NVIC_DisableIRQ>
}
 8001f24:	bf00      	nop
 8001f26:	3708      	adds	r7, #8
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b086      	sub	sp, #24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001f34:	f7ff fedc 	bl	8001cf0 <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d101      	bne.n	8001f44 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e37d      	b.n	8002640 <HAL_DMA_Init+0x714>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a66      	ldr	r2, [pc, #408]	@ (80020e4 <HAL_DMA_Init+0x1b8>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d04a      	beq.n	8001fe4 <HAL_DMA_Init+0xb8>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a65      	ldr	r2, [pc, #404]	@ (80020e8 <HAL_DMA_Init+0x1bc>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d045      	beq.n	8001fe4 <HAL_DMA_Init+0xb8>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a63      	ldr	r2, [pc, #396]	@ (80020ec <HAL_DMA_Init+0x1c0>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d040      	beq.n	8001fe4 <HAL_DMA_Init+0xb8>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a62      	ldr	r2, [pc, #392]	@ (80020f0 <HAL_DMA_Init+0x1c4>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d03b      	beq.n	8001fe4 <HAL_DMA_Init+0xb8>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a60      	ldr	r2, [pc, #384]	@ (80020f4 <HAL_DMA_Init+0x1c8>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d036      	beq.n	8001fe4 <HAL_DMA_Init+0xb8>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a5f      	ldr	r2, [pc, #380]	@ (80020f8 <HAL_DMA_Init+0x1cc>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d031      	beq.n	8001fe4 <HAL_DMA_Init+0xb8>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a5d      	ldr	r2, [pc, #372]	@ (80020fc <HAL_DMA_Init+0x1d0>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d02c      	beq.n	8001fe4 <HAL_DMA_Init+0xb8>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a5c      	ldr	r2, [pc, #368]	@ (8002100 <HAL_DMA_Init+0x1d4>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d027      	beq.n	8001fe4 <HAL_DMA_Init+0xb8>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a5a      	ldr	r2, [pc, #360]	@ (8002104 <HAL_DMA_Init+0x1d8>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d022      	beq.n	8001fe4 <HAL_DMA_Init+0xb8>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a59      	ldr	r2, [pc, #356]	@ (8002108 <HAL_DMA_Init+0x1dc>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d01d      	beq.n	8001fe4 <HAL_DMA_Init+0xb8>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a57      	ldr	r2, [pc, #348]	@ (800210c <HAL_DMA_Init+0x1e0>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d018      	beq.n	8001fe4 <HAL_DMA_Init+0xb8>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a56      	ldr	r2, [pc, #344]	@ (8002110 <HAL_DMA_Init+0x1e4>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d013      	beq.n	8001fe4 <HAL_DMA_Init+0xb8>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a54      	ldr	r2, [pc, #336]	@ (8002114 <HAL_DMA_Init+0x1e8>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d00e      	beq.n	8001fe4 <HAL_DMA_Init+0xb8>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a53      	ldr	r2, [pc, #332]	@ (8002118 <HAL_DMA_Init+0x1ec>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d009      	beq.n	8001fe4 <HAL_DMA_Init+0xb8>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a51      	ldr	r2, [pc, #324]	@ (800211c <HAL_DMA_Init+0x1f0>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d004      	beq.n	8001fe4 <HAL_DMA_Init+0xb8>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a50      	ldr	r2, [pc, #320]	@ (8002120 <HAL_DMA_Init+0x1f4>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d101      	bne.n	8001fe8 <HAL_DMA_Init+0xbc>
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e000      	b.n	8001fea <HAL_DMA_Init+0xbe>
 8001fe8:	2300      	movs	r3, #0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f000 813c 	beq.w	8002268 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2202      	movs	r2, #2
 8001ff4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a37      	ldr	r2, [pc, #220]	@ (80020e4 <HAL_DMA_Init+0x1b8>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d04a      	beq.n	80020a0 <HAL_DMA_Init+0x174>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a36      	ldr	r2, [pc, #216]	@ (80020e8 <HAL_DMA_Init+0x1bc>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d045      	beq.n	80020a0 <HAL_DMA_Init+0x174>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a34      	ldr	r2, [pc, #208]	@ (80020ec <HAL_DMA_Init+0x1c0>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d040      	beq.n	80020a0 <HAL_DMA_Init+0x174>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a33      	ldr	r2, [pc, #204]	@ (80020f0 <HAL_DMA_Init+0x1c4>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d03b      	beq.n	80020a0 <HAL_DMA_Init+0x174>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a31      	ldr	r2, [pc, #196]	@ (80020f4 <HAL_DMA_Init+0x1c8>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d036      	beq.n	80020a0 <HAL_DMA_Init+0x174>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a30      	ldr	r2, [pc, #192]	@ (80020f8 <HAL_DMA_Init+0x1cc>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d031      	beq.n	80020a0 <HAL_DMA_Init+0x174>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a2e      	ldr	r2, [pc, #184]	@ (80020fc <HAL_DMA_Init+0x1d0>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d02c      	beq.n	80020a0 <HAL_DMA_Init+0x174>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a2d      	ldr	r2, [pc, #180]	@ (8002100 <HAL_DMA_Init+0x1d4>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d027      	beq.n	80020a0 <HAL_DMA_Init+0x174>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a2b      	ldr	r2, [pc, #172]	@ (8002104 <HAL_DMA_Init+0x1d8>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d022      	beq.n	80020a0 <HAL_DMA_Init+0x174>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a2a      	ldr	r2, [pc, #168]	@ (8002108 <HAL_DMA_Init+0x1dc>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d01d      	beq.n	80020a0 <HAL_DMA_Init+0x174>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a28      	ldr	r2, [pc, #160]	@ (800210c <HAL_DMA_Init+0x1e0>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d018      	beq.n	80020a0 <HAL_DMA_Init+0x174>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a27      	ldr	r2, [pc, #156]	@ (8002110 <HAL_DMA_Init+0x1e4>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d013      	beq.n	80020a0 <HAL_DMA_Init+0x174>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a25      	ldr	r2, [pc, #148]	@ (8002114 <HAL_DMA_Init+0x1e8>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d00e      	beq.n	80020a0 <HAL_DMA_Init+0x174>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a24      	ldr	r2, [pc, #144]	@ (8002118 <HAL_DMA_Init+0x1ec>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d009      	beq.n	80020a0 <HAL_DMA_Init+0x174>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a22      	ldr	r2, [pc, #136]	@ (800211c <HAL_DMA_Init+0x1f0>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d004      	beq.n	80020a0 <HAL_DMA_Init+0x174>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a21      	ldr	r2, [pc, #132]	@ (8002120 <HAL_DMA_Init+0x1f4>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d108      	bne.n	80020b2 <HAL_DMA_Init+0x186>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f022 0201 	bic.w	r2, r2, #1
 80020ae:	601a      	str	r2, [r3, #0]
 80020b0:	e007      	b.n	80020c2 <HAL_DMA_Init+0x196>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f022 0201 	bic.w	r2, r2, #1
 80020c0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80020c2:	e02f      	b.n	8002124 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020c4:	f7ff fe14 	bl	8001cf0 <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b05      	cmp	r3, #5
 80020d0:	d928      	bls.n	8002124 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2220      	movs	r2, #32
 80020d6:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2203      	movs	r2, #3
 80020dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e2ad      	b.n	8002640 <HAL_DMA_Init+0x714>
 80020e4:	40020010 	.word	0x40020010
 80020e8:	40020028 	.word	0x40020028
 80020ec:	40020040 	.word	0x40020040
 80020f0:	40020058 	.word	0x40020058
 80020f4:	40020070 	.word	0x40020070
 80020f8:	40020088 	.word	0x40020088
 80020fc:	400200a0 	.word	0x400200a0
 8002100:	400200b8 	.word	0x400200b8
 8002104:	40020410 	.word	0x40020410
 8002108:	40020428 	.word	0x40020428
 800210c:	40020440 	.word	0x40020440
 8002110:	40020458 	.word	0x40020458
 8002114:	40020470 	.word	0x40020470
 8002118:	40020488 	.word	0x40020488
 800211c:	400204a0 	.word	0x400204a0
 8002120:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	2b00      	cmp	r3, #0
 8002130:	d1c8      	bne.n	80020c4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	4b73      	ldr	r3, [pc, #460]	@ (800230c <HAL_DMA_Init+0x3e0>)
 800213e:	4013      	ands	r3, r2
 8002140:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800214a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002156:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	699b      	ldr	r3, [r3, #24]
 800215c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002162:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6a1b      	ldr	r3, [r3, #32]
 8002168:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800216a:	697a      	ldr	r2, [r7, #20]
 800216c:	4313      	orrs	r3, r2
 800216e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002174:	2b04      	cmp	r3, #4
 8002176:	d107      	bne.n	8002188 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002180:	4313      	orrs	r3, r2
 8002182:	697a      	ldr	r2, [r7, #20]
 8002184:	4313      	orrs	r3, r2
 8002186:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	2b28      	cmp	r3, #40	@ 0x28
 800218e:	d903      	bls.n	8002198 <HAL_DMA_Init+0x26c>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	2b2e      	cmp	r3, #46	@ 0x2e
 8002196:	d91f      	bls.n	80021d8 <HAL_DMA_Init+0x2ac>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	2b3e      	cmp	r3, #62	@ 0x3e
 800219e:	d903      	bls.n	80021a8 <HAL_DMA_Init+0x27c>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	2b42      	cmp	r3, #66	@ 0x42
 80021a6:	d917      	bls.n	80021d8 <HAL_DMA_Init+0x2ac>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	2b46      	cmp	r3, #70	@ 0x46
 80021ae:	d903      	bls.n	80021b8 <HAL_DMA_Init+0x28c>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	2b48      	cmp	r3, #72	@ 0x48
 80021b6:	d90f      	bls.n	80021d8 <HAL_DMA_Init+0x2ac>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	2b4e      	cmp	r3, #78	@ 0x4e
 80021be:	d903      	bls.n	80021c8 <HAL_DMA_Init+0x29c>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	2b52      	cmp	r3, #82	@ 0x52
 80021c6:	d907      	bls.n	80021d8 <HAL_DMA_Init+0x2ac>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	2b73      	cmp	r3, #115	@ 0x73
 80021ce:	d905      	bls.n	80021dc <HAL_DMA_Init+0x2b0>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	2b77      	cmp	r3, #119	@ 0x77
 80021d6:	d801      	bhi.n	80021dc <HAL_DMA_Init+0x2b0>
 80021d8:	2301      	movs	r3, #1
 80021da:	e000      	b.n	80021de <HAL_DMA_Init+0x2b2>
 80021dc:	2300      	movs	r3, #0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d003      	beq.n	80021ea <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80021e8:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	697a      	ldr	r2, [r7, #20]
 80021f0:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	695b      	ldr	r3, [r3, #20]
 80021f8:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	f023 0307 	bic.w	r3, r3, #7
 8002200:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002206:	697a      	ldr	r2, [r7, #20]
 8002208:	4313      	orrs	r3, r2
 800220a:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002210:	2b04      	cmp	r3, #4
 8002212:	d117      	bne.n	8002244 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002218:	697a      	ldr	r2, [r7, #20]
 800221a:	4313      	orrs	r3, r2
 800221c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002222:	2b00      	cmp	r3, #0
 8002224:	d00e      	beq.n	8002244 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f002 fb5c 	bl	80048e4 <DMA_CheckFifoParam>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d008      	beq.n	8002244 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2240      	movs	r2, #64	@ 0x40
 8002236:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e1fd      	b.n	8002640 <HAL_DMA_Init+0x714>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	697a      	ldr	r2, [r7, #20]
 800224a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f002 fa97 	bl	8004780 <DMA_CalcBaseAndBitshift>
 8002252:	4603      	mov	r3, r0
 8002254:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800225a:	f003 031f 	and.w	r3, r3, #31
 800225e:	223f      	movs	r2, #63	@ 0x3f
 8002260:	409a      	lsls	r2, r3
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	609a      	str	r2, [r3, #8]
 8002266:	e0fd      	b.n	8002464 <HAL_DMA_Init+0x538>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a28      	ldr	r2, [pc, #160]	@ (8002310 <HAL_DMA_Init+0x3e4>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d04a      	beq.n	8002308 <HAL_DMA_Init+0x3dc>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a27      	ldr	r2, [pc, #156]	@ (8002314 <HAL_DMA_Init+0x3e8>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d045      	beq.n	8002308 <HAL_DMA_Init+0x3dc>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a25      	ldr	r2, [pc, #148]	@ (8002318 <HAL_DMA_Init+0x3ec>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d040      	beq.n	8002308 <HAL_DMA_Init+0x3dc>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a24      	ldr	r2, [pc, #144]	@ (800231c <HAL_DMA_Init+0x3f0>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d03b      	beq.n	8002308 <HAL_DMA_Init+0x3dc>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a22      	ldr	r2, [pc, #136]	@ (8002320 <HAL_DMA_Init+0x3f4>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d036      	beq.n	8002308 <HAL_DMA_Init+0x3dc>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a21      	ldr	r2, [pc, #132]	@ (8002324 <HAL_DMA_Init+0x3f8>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d031      	beq.n	8002308 <HAL_DMA_Init+0x3dc>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a1f      	ldr	r2, [pc, #124]	@ (8002328 <HAL_DMA_Init+0x3fc>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d02c      	beq.n	8002308 <HAL_DMA_Init+0x3dc>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a1e      	ldr	r2, [pc, #120]	@ (800232c <HAL_DMA_Init+0x400>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d027      	beq.n	8002308 <HAL_DMA_Init+0x3dc>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a1c      	ldr	r2, [pc, #112]	@ (8002330 <HAL_DMA_Init+0x404>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d022      	beq.n	8002308 <HAL_DMA_Init+0x3dc>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a1b      	ldr	r2, [pc, #108]	@ (8002334 <HAL_DMA_Init+0x408>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d01d      	beq.n	8002308 <HAL_DMA_Init+0x3dc>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a19      	ldr	r2, [pc, #100]	@ (8002338 <HAL_DMA_Init+0x40c>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d018      	beq.n	8002308 <HAL_DMA_Init+0x3dc>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a18      	ldr	r2, [pc, #96]	@ (800233c <HAL_DMA_Init+0x410>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d013      	beq.n	8002308 <HAL_DMA_Init+0x3dc>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a16      	ldr	r2, [pc, #88]	@ (8002340 <HAL_DMA_Init+0x414>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d00e      	beq.n	8002308 <HAL_DMA_Init+0x3dc>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a15      	ldr	r2, [pc, #84]	@ (8002344 <HAL_DMA_Init+0x418>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d009      	beq.n	8002308 <HAL_DMA_Init+0x3dc>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a13      	ldr	r2, [pc, #76]	@ (8002348 <HAL_DMA_Init+0x41c>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d004      	beq.n	8002308 <HAL_DMA_Init+0x3dc>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a12      	ldr	r2, [pc, #72]	@ (800234c <HAL_DMA_Init+0x420>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d123      	bne.n	8002350 <HAL_DMA_Init+0x424>
 8002308:	2301      	movs	r3, #1
 800230a:	e022      	b.n	8002352 <HAL_DMA_Init+0x426>
 800230c:	fe10803f 	.word	0xfe10803f
 8002310:	48022c08 	.word	0x48022c08
 8002314:	48022c1c 	.word	0x48022c1c
 8002318:	48022c30 	.word	0x48022c30
 800231c:	48022c44 	.word	0x48022c44
 8002320:	48022c58 	.word	0x48022c58
 8002324:	48022c6c 	.word	0x48022c6c
 8002328:	48022c80 	.word	0x48022c80
 800232c:	48022c94 	.word	0x48022c94
 8002330:	58025408 	.word	0x58025408
 8002334:	5802541c 	.word	0x5802541c
 8002338:	58025430 	.word	0x58025430
 800233c:	58025444 	.word	0x58025444
 8002340:	58025458 	.word	0x58025458
 8002344:	5802546c 	.word	0x5802546c
 8002348:	58025480 	.word	0x58025480
 800234c:	58025494 	.word	0x58025494
 8002350:	2300      	movs	r3, #0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d07d      	beq.n	8002452 <HAL_DMA_Init+0x526>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a7f      	ldr	r2, [pc, #508]	@ (8002558 <HAL_DMA_Init+0x62c>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d021      	beq.n	80023a4 <HAL_DMA_Init+0x478>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a7d      	ldr	r2, [pc, #500]	@ (800255c <HAL_DMA_Init+0x630>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d01c      	beq.n	80023a4 <HAL_DMA_Init+0x478>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a7c      	ldr	r2, [pc, #496]	@ (8002560 <HAL_DMA_Init+0x634>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d017      	beq.n	80023a4 <HAL_DMA_Init+0x478>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a7a      	ldr	r2, [pc, #488]	@ (8002564 <HAL_DMA_Init+0x638>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d012      	beq.n	80023a4 <HAL_DMA_Init+0x478>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a79      	ldr	r2, [pc, #484]	@ (8002568 <HAL_DMA_Init+0x63c>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d00d      	beq.n	80023a4 <HAL_DMA_Init+0x478>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a77      	ldr	r2, [pc, #476]	@ (800256c <HAL_DMA_Init+0x640>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d008      	beq.n	80023a4 <HAL_DMA_Init+0x478>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a76      	ldr	r2, [pc, #472]	@ (8002570 <HAL_DMA_Init+0x644>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d003      	beq.n	80023a4 <HAL_DMA_Init+0x478>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a74      	ldr	r2, [pc, #464]	@ (8002574 <HAL_DMA_Init+0x648>)
 80023a2:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2202      	movs	r2, #2
 80023a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80023bc:	697a      	ldr	r2, [r7, #20]
 80023be:	4b6e      	ldr	r3, [pc, #440]	@ (8002578 <HAL_DMA_Init+0x64c>)
 80023c0:	4013      	ands	r3, r2
 80023c2:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	2b40      	cmp	r3, #64	@ 0x40
 80023ca:	d008      	beq.n	80023de <HAL_DMA_Init+0x4b2>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	2b80      	cmp	r3, #128	@ 0x80
 80023d2:	d102      	bne.n	80023da <HAL_DMA_Init+0x4ae>
 80023d4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80023d8:	e002      	b.n	80023e0 <HAL_DMA_Init+0x4b4>
 80023da:	2300      	movs	r3, #0
 80023dc:	e000      	b.n	80023e0 <HAL_DMA_Init+0x4b4>
 80023de:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	68d2      	ldr	r2, [r2, #12]
 80023e4:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80023e6:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80023ee:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	695b      	ldr	r3, [r3, #20]
 80023f4:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80023f6:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80023fe:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	69db      	ldr	r3, [r3, #28]
 8002404:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002406:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800240e:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002410:	697a      	ldr	r2, [r7, #20]
 8002412:	4313      	orrs	r3, r2
 8002414:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	697a      	ldr	r2, [r7, #20]
 800241c:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	461a      	mov	r2, r3
 8002424:	4b55      	ldr	r3, [pc, #340]	@ (800257c <HAL_DMA_Init+0x650>)
 8002426:	4413      	add	r3, r2
 8002428:	4a55      	ldr	r2, [pc, #340]	@ (8002580 <HAL_DMA_Init+0x654>)
 800242a:	fba2 2303 	umull	r2, r3, r2, r3
 800242e:	091b      	lsrs	r3, r3, #4
 8002430:	009a      	lsls	r2, r3, #2
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f002 f9a2 	bl	8004780 <DMA_CalcBaseAndBitshift>
 800243c:	4603      	mov	r3, r0
 800243e:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002444:	f003 031f 	and.w	r3, r3, #31
 8002448:	2201      	movs	r2, #1
 800244a:	409a      	lsls	r2, r3
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	605a      	str	r2, [r3, #4]
 8002450:	e008      	b.n	8002464 <HAL_DMA_Init+0x538>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2240      	movs	r2, #64	@ 0x40
 8002456:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2203      	movs	r2, #3
 800245c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e0ed      	b.n	8002640 <HAL_DMA_Init+0x714>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a46      	ldr	r2, [pc, #280]	@ (8002584 <HAL_DMA_Init+0x658>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d072      	beq.n	8002554 <HAL_DMA_Init+0x628>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a45      	ldr	r2, [pc, #276]	@ (8002588 <HAL_DMA_Init+0x65c>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d06d      	beq.n	8002554 <HAL_DMA_Init+0x628>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a43      	ldr	r2, [pc, #268]	@ (800258c <HAL_DMA_Init+0x660>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d068      	beq.n	8002554 <HAL_DMA_Init+0x628>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a42      	ldr	r2, [pc, #264]	@ (8002590 <HAL_DMA_Init+0x664>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d063      	beq.n	8002554 <HAL_DMA_Init+0x628>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a40      	ldr	r2, [pc, #256]	@ (8002594 <HAL_DMA_Init+0x668>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d05e      	beq.n	8002554 <HAL_DMA_Init+0x628>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a3f      	ldr	r2, [pc, #252]	@ (8002598 <HAL_DMA_Init+0x66c>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d059      	beq.n	8002554 <HAL_DMA_Init+0x628>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a3d      	ldr	r2, [pc, #244]	@ (800259c <HAL_DMA_Init+0x670>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d054      	beq.n	8002554 <HAL_DMA_Init+0x628>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a3c      	ldr	r2, [pc, #240]	@ (80025a0 <HAL_DMA_Init+0x674>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d04f      	beq.n	8002554 <HAL_DMA_Init+0x628>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a3a      	ldr	r2, [pc, #232]	@ (80025a4 <HAL_DMA_Init+0x678>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d04a      	beq.n	8002554 <HAL_DMA_Init+0x628>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a39      	ldr	r2, [pc, #228]	@ (80025a8 <HAL_DMA_Init+0x67c>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d045      	beq.n	8002554 <HAL_DMA_Init+0x628>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a37      	ldr	r2, [pc, #220]	@ (80025ac <HAL_DMA_Init+0x680>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d040      	beq.n	8002554 <HAL_DMA_Init+0x628>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a36      	ldr	r2, [pc, #216]	@ (80025b0 <HAL_DMA_Init+0x684>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d03b      	beq.n	8002554 <HAL_DMA_Init+0x628>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a34      	ldr	r2, [pc, #208]	@ (80025b4 <HAL_DMA_Init+0x688>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d036      	beq.n	8002554 <HAL_DMA_Init+0x628>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a33      	ldr	r2, [pc, #204]	@ (80025b8 <HAL_DMA_Init+0x68c>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d031      	beq.n	8002554 <HAL_DMA_Init+0x628>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a31      	ldr	r2, [pc, #196]	@ (80025bc <HAL_DMA_Init+0x690>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d02c      	beq.n	8002554 <HAL_DMA_Init+0x628>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a30      	ldr	r2, [pc, #192]	@ (80025c0 <HAL_DMA_Init+0x694>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d027      	beq.n	8002554 <HAL_DMA_Init+0x628>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a13      	ldr	r2, [pc, #76]	@ (8002558 <HAL_DMA_Init+0x62c>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d022      	beq.n	8002554 <HAL_DMA_Init+0x628>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a12      	ldr	r2, [pc, #72]	@ (800255c <HAL_DMA_Init+0x630>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d01d      	beq.n	8002554 <HAL_DMA_Init+0x628>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a10      	ldr	r2, [pc, #64]	@ (8002560 <HAL_DMA_Init+0x634>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d018      	beq.n	8002554 <HAL_DMA_Init+0x628>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a0f      	ldr	r2, [pc, #60]	@ (8002564 <HAL_DMA_Init+0x638>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d013      	beq.n	8002554 <HAL_DMA_Init+0x628>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a0d      	ldr	r2, [pc, #52]	@ (8002568 <HAL_DMA_Init+0x63c>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d00e      	beq.n	8002554 <HAL_DMA_Init+0x628>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a0c      	ldr	r2, [pc, #48]	@ (800256c <HAL_DMA_Init+0x640>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d009      	beq.n	8002554 <HAL_DMA_Init+0x628>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a0a      	ldr	r2, [pc, #40]	@ (8002570 <HAL_DMA_Init+0x644>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d004      	beq.n	8002554 <HAL_DMA_Init+0x628>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a09      	ldr	r2, [pc, #36]	@ (8002574 <HAL_DMA_Init+0x648>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d137      	bne.n	80025c4 <HAL_DMA_Init+0x698>
 8002554:	2301      	movs	r3, #1
 8002556:	e036      	b.n	80025c6 <HAL_DMA_Init+0x69a>
 8002558:	58025408 	.word	0x58025408
 800255c:	5802541c 	.word	0x5802541c
 8002560:	58025430 	.word	0x58025430
 8002564:	58025444 	.word	0x58025444
 8002568:	58025458 	.word	0x58025458
 800256c:	5802546c 	.word	0x5802546c
 8002570:	58025480 	.word	0x58025480
 8002574:	58025494 	.word	0x58025494
 8002578:	fffe000f 	.word	0xfffe000f
 800257c:	a7fdabf8 	.word	0xa7fdabf8
 8002580:	cccccccd 	.word	0xcccccccd
 8002584:	40020010 	.word	0x40020010
 8002588:	40020028 	.word	0x40020028
 800258c:	40020040 	.word	0x40020040
 8002590:	40020058 	.word	0x40020058
 8002594:	40020070 	.word	0x40020070
 8002598:	40020088 	.word	0x40020088
 800259c:	400200a0 	.word	0x400200a0
 80025a0:	400200b8 	.word	0x400200b8
 80025a4:	40020410 	.word	0x40020410
 80025a8:	40020428 	.word	0x40020428
 80025ac:	40020440 	.word	0x40020440
 80025b0:	40020458 	.word	0x40020458
 80025b4:	40020470 	.word	0x40020470
 80025b8:	40020488 	.word	0x40020488
 80025bc:	400204a0 	.word	0x400204a0
 80025c0:	400204b8 	.word	0x400204b8
 80025c4:	2300      	movs	r3, #0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d032      	beq.n	8002630 <HAL_DMA_Init+0x704>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f002 fa06 	bl	80049dc <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	2b80      	cmp	r3, #128	@ 0x80
 80025d6:	d102      	bne.n	80025de <HAL_DMA_Init+0x6b2>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685a      	ldr	r2, [r3, #4]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025e6:	b2d2      	uxtb	r2, r2
 80025e8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80025f2:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d010      	beq.n	800261e <HAL_DMA_Init+0x6f2>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	2b08      	cmp	r3, #8
 8002602:	d80c      	bhi.n	800261e <HAL_DMA_Init+0x6f2>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f002 fa83 	bl	8004b10 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800260e:	2200      	movs	r2, #0
 8002610:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800261a:	605a      	str	r2, [r3, #4]
 800261c:	e008      	b.n	8002630 <HAL_DMA_Init+0x704>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2201      	movs	r2, #1
 800263a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800263e:	2300      	movs	r3, #0
}
 8002640:	4618      	mov	r0, r3
 8002642:	3718      	adds	r7, #24
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d101      	bne.n	800265a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e27e      	b.n	8002b58 <HAL_DMA_DeInit+0x510>
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a6d      	ldr	r2, [pc, #436]	@ (8002814 <HAL_DMA_DeInit+0x1cc>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d04a      	beq.n	80026fa <HAL_DMA_DeInit+0xb2>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a6b      	ldr	r2, [pc, #428]	@ (8002818 <HAL_DMA_DeInit+0x1d0>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d045      	beq.n	80026fa <HAL_DMA_DeInit+0xb2>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a6a      	ldr	r2, [pc, #424]	@ (800281c <HAL_DMA_DeInit+0x1d4>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d040      	beq.n	80026fa <HAL_DMA_DeInit+0xb2>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a68      	ldr	r2, [pc, #416]	@ (8002820 <HAL_DMA_DeInit+0x1d8>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d03b      	beq.n	80026fa <HAL_DMA_DeInit+0xb2>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a67      	ldr	r2, [pc, #412]	@ (8002824 <HAL_DMA_DeInit+0x1dc>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d036      	beq.n	80026fa <HAL_DMA_DeInit+0xb2>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a65      	ldr	r2, [pc, #404]	@ (8002828 <HAL_DMA_DeInit+0x1e0>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d031      	beq.n	80026fa <HAL_DMA_DeInit+0xb2>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a64      	ldr	r2, [pc, #400]	@ (800282c <HAL_DMA_DeInit+0x1e4>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d02c      	beq.n	80026fa <HAL_DMA_DeInit+0xb2>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a62      	ldr	r2, [pc, #392]	@ (8002830 <HAL_DMA_DeInit+0x1e8>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d027      	beq.n	80026fa <HAL_DMA_DeInit+0xb2>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a61      	ldr	r2, [pc, #388]	@ (8002834 <HAL_DMA_DeInit+0x1ec>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d022      	beq.n	80026fa <HAL_DMA_DeInit+0xb2>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a5f      	ldr	r2, [pc, #380]	@ (8002838 <HAL_DMA_DeInit+0x1f0>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d01d      	beq.n	80026fa <HAL_DMA_DeInit+0xb2>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a5e      	ldr	r2, [pc, #376]	@ (800283c <HAL_DMA_DeInit+0x1f4>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d018      	beq.n	80026fa <HAL_DMA_DeInit+0xb2>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a5c      	ldr	r2, [pc, #368]	@ (8002840 <HAL_DMA_DeInit+0x1f8>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d013      	beq.n	80026fa <HAL_DMA_DeInit+0xb2>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a5b      	ldr	r2, [pc, #364]	@ (8002844 <HAL_DMA_DeInit+0x1fc>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d00e      	beq.n	80026fa <HAL_DMA_DeInit+0xb2>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a59      	ldr	r2, [pc, #356]	@ (8002848 <HAL_DMA_DeInit+0x200>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d009      	beq.n	80026fa <HAL_DMA_DeInit+0xb2>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a58      	ldr	r2, [pc, #352]	@ (800284c <HAL_DMA_DeInit+0x204>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d004      	beq.n	80026fa <HAL_DMA_DeInit+0xb2>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a56      	ldr	r2, [pc, #344]	@ (8002850 <HAL_DMA_DeInit+0x208>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d108      	bne.n	800270c <HAL_DMA_DeInit+0xc4>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f022 0201 	bic.w	r2, r2, #1
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	e007      	b.n	800271c <HAL_DMA_DeInit+0xd4>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f022 0201 	bic.w	r2, r2, #1
 800271a:	601a      	str	r2, [r3, #0]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a3c      	ldr	r2, [pc, #240]	@ (8002814 <HAL_DMA_DeInit+0x1cc>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d04a      	beq.n	80027bc <HAL_DMA_DeInit+0x174>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a3b      	ldr	r2, [pc, #236]	@ (8002818 <HAL_DMA_DeInit+0x1d0>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d045      	beq.n	80027bc <HAL_DMA_DeInit+0x174>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a39      	ldr	r2, [pc, #228]	@ (800281c <HAL_DMA_DeInit+0x1d4>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d040      	beq.n	80027bc <HAL_DMA_DeInit+0x174>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a38      	ldr	r2, [pc, #224]	@ (8002820 <HAL_DMA_DeInit+0x1d8>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d03b      	beq.n	80027bc <HAL_DMA_DeInit+0x174>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a36      	ldr	r2, [pc, #216]	@ (8002824 <HAL_DMA_DeInit+0x1dc>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d036      	beq.n	80027bc <HAL_DMA_DeInit+0x174>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a35      	ldr	r2, [pc, #212]	@ (8002828 <HAL_DMA_DeInit+0x1e0>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d031      	beq.n	80027bc <HAL_DMA_DeInit+0x174>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a33      	ldr	r2, [pc, #204]	@ (800282c <HAL_DMA_DeInit+0x1e4>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d02c      	beq.n	80027bc <HAL_DMA_DeInit+0x174>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a32      	ldr	r2, [pc, #200]	@ (8002830 <HAL_DMA_DeInit+0x1e8>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d027      	beq.n	80027bc <HAL_DMA_DeInit+0x174>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a30      	ldr	r2, [pc, #192]	@ (8002834 <HAL_DMA_DeInit+0x1ec>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d022      	beq.n	80027bc <HAL_DMA_DeInit+0x174>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a2f      	ldr	r2, [pc, #188]	@ (8002838 <HAL_DMA_DeInit+0x1f0>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d01d      	beq.n	80027bc <HAL_DMA_DeInit+0x174>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a2d      	ldr	r2, [pc, #180]	@ (800283c <HAL_DMA_DeInit+0x1f4>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d018      	beq.n	80027bc <HAL_DMA_DeInit+0x174>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a2c      	ldr	r2, [pc, #176]	@ (8002840 <HAL_DMA_DeInit+0x1f8>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d013      	beq.n	80027bc <HAL_DMA_DeInit+0x174>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a2a      	ldr	r2, [pc, #168]	@ (8002844 <HAL_DMA_DeInit+0x1fc>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d00e      	beq.n	80027bc <HAL_DMA_DeInit+0x174>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a29      	ldr	r2, [pc, #164]	@ (8002848 <HAL_DMA_DeInit+0x200>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d009      	beq.n	80027bc <HAL_DMA_DeInit+0x174>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a27      	ldr	r2, [pc, #156]	@ (800284c <HAL_DMA_DeInit+0x204>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d004      	beq.n	80027bc <HAL_DMA_DeInit+0x174>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a26      	ldr	r2, [pc, #152]	@ (8002850 <HAL_DMA_DeInit+0x208>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d101      	bne.n	80027c0 <HAL_DMA_DeInit+0x178>
 80027bc:	2301      	movs	r3, #1
 80027be:	e000      	b.n	80027c2 <HAL_DMA_DeInit+0x17a>
 80027c0:	2300      	movs	r3, #0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d046      	beq.n	8002854 <HAL_DMA_DeInit+0x20c>
  {
    /* Reset DMA Streamx control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR   = 0U;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2200      	movs	r2, #0
 80027cc:	601a      	str	r2, [r3, #0]

    /* Reset DMA Streamx number of data to transfer register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = 0U;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2200      	movs	r2, #0
 80027d4:	605a      	str	r2, [r3, #4]

    /* Reset DMA Streamx peripheral address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR  = 0U;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2200      	movs	r2, #0
 80027dc:	609a      	str	r2, [r3, #8]

    /* Reset DMA Streamx memory 0 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = 0U;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2200      	movs	r2, #0
 80027e4:	60da      	str	r2, [r3, #12]

    /* Reset DMA Streamx memory 1 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = 0U;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	2200      	movs	r2, #0
 80027ec:	611a      	str	r2, [r3, #16]

    /* Reset DMA Streamx FIFO control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR  = (uint32_t)0x00000021U;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	2221      	movs	r2, #33	@ 0x21
 80027f4:	615a      	str	r2, [r3, #20]

    /* Get DMA steam Base Address */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f001 ffc2 	bl	8004780 <DMA_CalcBaseAndBitshift>
 80027fc:	4603      	mov	r3, r0
 80027fe:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002804:	f003 031f 	and.w	r3, r3, #31
 8002808:	223f      	movs	r2, #63	@ 0x3f
 800280a:	409a      	lsls	r2, r3
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	609a      	str	r2, [r3, #8]
 8002810:	e099      	b.n	8002946 <HAL_DMA_DeInit+0x2fe>
 8002812:	bf00      	nop
 8002814:	40020010 	.word	0x40020010
 8002818:	40020028 	.word	0x40020028
 800281c:	40020040 	.word	0x40020040
 8002820:	40020058 	.word	0x40020058
 8002824:	40020070 	.word	0x40020070
 8002828:	40020088 	.word	0x40020088
 800282c:	400200a0 	.word	0x400200a0
 8002830:	400200b8 	.word	0x400200b8
 8002834:	40020410 	.word	0x40020410
 8002838:	40020428 	.word	0x40020428
 800283c:	40020440 	.word	0x40020440
 8002840:	40020458 	.word	0x40020458
 8002844:	40020470 	.word	0x40020470
 8002848:	40020488 	.word	0x40020488
 800284c:	400204a0 	.word	0x400204a0
 8002850:	400204b8 	.word	0x400204b8
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a78      	ldr	r2, [pc, #480]	@ (8002a3c <HAL_DMA_DeInit+0x3f4>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d04a      	beq.n	80028f4 <HAL_DMA_DeInit+0x2ac>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a77      	ldr	r2, [pc, #476]	@ (8002a40 <HAL_DMA_DeInit+0x3f8>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d045      	beq.n	80028f4 <HAL_DMA_DeInit+0x2ac>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a75      	ldr	r2, [pc, #468]	@ (8002a44 <HAL_DMA_DeInit+0x3fc>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d040      	beq.n	80028f4 <HAL_DMA_DeInit+0x2ac>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a74      	ldr	r2, [pc, #464]	@ (8002a48 <HAL_DMA_DeInit+0x400>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d03b      	beq.n	80028f4 <HAL_DMA_DeInit+0x2ac>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a72      	ldr	r2, [pc, #456]	@ (8002a4c <HAL_DMA_DeInit+0x404>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d036      	beq.n	80028f4 <HAL_DMA_DeInit+0x2ac>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a71      	ldr	r2, [pc, #452]	@ (8002a50 <HAL_DMA_DeInit+0x408>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d031      	beq.n	80028f4 <HAL_DMA_DeInit+0x2ac>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a6f      	ldr	r2, [pc, #444]	@ (8002a54 <HAL_DMA_DeInit+0x40c>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d02c      	beq.n	80028f4 <HAL_DMA_DeInit+0x2ac>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a6e      	ldr	r2, [pc, #440]	@ (8002a58 <HAL_DMA_DeInit+0x410>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d027      	beq.n	80028f4 <HAL_DMA_DeInit+0x2ac>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a6c      	ldr	r2, [pc, #432]	@ (8002a5c <HAL_DMA_DeInit+0x414>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d022      	beq.n	80028f4 <HAL_DMA_DeInit+0x2ac>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a6b      	ldr	r2, [pc, #428]	@ (8002a60 <HAL_DMA_DeInit+0x418>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d01d      	beq.n	80028f4 <HAL_DMA_DeInit+0x2ac>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a69      	ldr	r2, [pc, #420]	@ (8002a64 <HAL_DMA_DeInit+0x41c>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d018      	beq.n	80028f4 <HAL_DMA_DeInit+0x2ac>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a68      	ldr	r2, [pc, #416]	@ (8002a68 <HAL_DMA_DeInit+0x420>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d013      	beq.n	80028f4 <HAL_DMA_DeInit+0x2ac>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a66      	ldr	r2, [pc, #408]	@ (8002a6c <HAL_DMA_DeInit+0x424>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d00e      	beq.n	80028f4 <HAL_DMA_DeInit+0x2ac>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a65      	ldr	r2, [pc, #404]	@ (8002a70 <HAL_DMA_DeInit+0x428>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d009      	beq.n	80028f4 <HAL_DMA_DeInit+0x2ac>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a63      	ldr	r2, [pc, #396]	@ (8002a74 <HAL_DMA_DeInit+0x42c>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d004      	beq.n	80028f4 <HAL_DMA_DeInit+0x2ac>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a62      	ldr	r2, [pc, #392]	@ (8002a78 <HAL_DMA_DeInit+0x430>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d101      	bne.n	80028f8 <HAL_DMA_DeInit+0x2b0>
 80028f4:	2301      	movs	r3, #1
 80028f6:	e000      	b.n	80028fa <HAL_DMA_DeInit+0x2b2>
 80028f8:	2300      	movs	r3, #0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d021      	beq.n	8002942 <HAL_DMA_DeInit+0x2fa>
  {
    /* Reset DMA Channel control register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR  = 0U;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2200      	movs	r2, #0
 8002904:	601a      	str	r2, [r3, #0]

    /* Reset DMA Channel Number of Data to Transfer register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = 0U;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2200      	movs	r2, #0
 800290c:	605a      	str	r2, [r3, #4]

    /* Reset DMA Channel peripheral address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR  = 0U;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2200      	movs	r2, #0
 8002914:	609a      	str	r2, [r3, #8]

    /* Reset DMA Channel memory 0 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = 0U;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2200      	movs	r2, #0
 800291c:	60da      	str	r2, [r3, #12]

    /* Reset DMA Channel memory 1 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2200      	movs	r2, #0
 8002924:	611a      	str	r2, [r3, #16]

    /* Get DMA steam Base Address */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f001 ff2a 	bl	8004780 <DMA_CalcBaseAndBitshift>
 800292c:	4603      	mov	r3, r0
 800292e:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags at correct offset within the register */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002934:	f003 031f 	and.w	r3, r3, #31
 8002938:	2201      	movs	r2, #1
 800293a:	409a      	lsls	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	605a      	str	r2, [r3, #4]
 8002940:	e001      	b.n	8002946 <HAL_DMA_DeInit+0x2fe>
  }
  else
  {
    /* Return error status */
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e108      	b.n	8002b58 <HAL_DMA_DeInit+0x510>
  }

#if defined (BDMA1) /* No DMAMUX available for BDMA1 available on  STM32H7Ax/Bx devices only */
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a4c      	ldr	r2, [pc, #304]	@ (8002a7c <HAL_DMA_DeInit+0x434>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d072      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a4a      	ldr	r2, [pc, #296]	@ (8002a80 <HAL_DMA_DeInit+0x438>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d06d      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a49      	ldr	r2, [pc, #292]	@ (8002a84 <HAL_DMA_DeInit+0x43c>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d068      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a47      	ldr	r2, [pc, #284]	@ (8002a88 <HAL_DMA_DeInit+0x440>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d063      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a46      	ldr	r2, [pc, #280]	@ (8002a8c <HAL_DMA_DeInit+0x444>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d05e      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a44      	ldr	r2, [pc, #272]	@ (8002a90 <HAL_DMA_DeInit+0x448>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d059      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a43      	ldr	r2, [pc, #268]	@ (8002a94 <HAL_DMA_DeInit+0x44c>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d054      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a41      	ldr	r2, [pc, #260]	@ (8002a98 <HAL_DMA_DeInit+0x450>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d04f      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a40      	ldr	r2, [pc, #256]	@ (8002a9c <HAL_DMA_DeInit+0x454>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d04a      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a3e      	ldr	r2, [pc, #248]	@ (8002aa0 <HAL_DMA_DeInit+0x458>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d045      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a3d      	ldr	r2, [pc, #244]	@ (8002aa4 <HAL_DMA_DeInit+0x45c>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d040      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a3b      	ldr	r2, [pc, #236]	@ (8002aa8 <HAL_DMA_DeInit+0x460>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d03b      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a3a      	ldr	r2, [pc, #232]	@ (8002aac <HAL_DMA_DeInit+0x464>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d036      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a38      	ldr	r2, [pc, #224]	@ (8002ab0 <HAL_DMA_DeInit+0x468>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d031      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a37      	ldr	r2, [pc, #220]	@ (8002ab4 <HAL_DMA_DeInit+0x46c>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d02c      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a35      	ldr	r2, [pc, #212]	@ (8002ab8 <HAL_DMA_DeInit+0x470>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d027      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a1c      	ldr	r2, [pc, #112]	@ (8002a5c <HAL_DMA_DeInit+0x414>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d022      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a1a      	ldr	r2, [pc, #104]	@ (8002a60 <HAL_DMA_DeInit+0x418>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d01d      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a19      	ldr	r2, [pc, #100]	@ (8002a64 <HAL_DMA_DeInit+0x41c>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d018      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a17      	ldr	r2, [pc, #92]	@ (8002a68 <HAL_DMA_DeInit+0x420>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d013      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a16      	ldr	r2, [pc, #88]	@ (8002a6c <HAL_DMA_DeInit+0x424>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d00e      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a14      	ldr	r2, [pc, #80]	@ (8002a70 <HAL_DMA_DeInit+0x428>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d009      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a13      	ldr	r2, [pc, #76]	@ (8002a74 <HAL_DMA_DeInit+0x42c>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d004      	beq.n	8002a36 <HAL_DMA_DeInit+0x3ee>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a11      	ldr	r2, [pc, #68]	@ (8002a78 <HAL_DMA_DeInit+0x430>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d142      	bne.n	8002abc <HAL_DMA_DeInit+0x474>
 8002a36:	2301      	movs	r3, #1
 8002a38:	e041      	b.n	8002abe <HAL_DMA_DeInit+0x476>
 8002a3a:	bf00      	nop
 8002a3c:	48022c08 	.word	0x48022c08
 8002a40:	48022c1c 	.word	0x48022c1c
 8002a44:	48022c30 	.word	0x48022c30
 8002a48:	48022c44 	.word	0x48022c44
 8002a4c:	48022c58 	.word	0x48022c58
 8002a50:	48022c6c 	.word	0x48022c6c
 8002a54:	48022c80 	.word	0x48022c80
 8002a58:	48022c94 	.word	0x48022c94
 8002a5c:	58025408 	.word	0x58025408
 8002a60:	5802541c 	.word	0x5802541c
 8002a64:	58025430 	.word	0x58025430
 8002a68:	58025444 	.word	0x58025444
 8002a6c:	58025458 	.word	0x58025458
 8002a70:	5802546c 	.word	0x5802546c
 8002a74:	58025480 	.word	0x58025480
 8002a78:	58025494 	.word	0x58025494
 8002a7c:	40020010 	.word	0x40020010
 8002a80:	40020028 	.word	0x40020028
 8002a84:	40020040 	.word	0x40020040
 8002a88:	40020058 	.word	0x40020058
 8002a8c:	40020070 	.word	0x40020070
 8002a90:	40020088 	.word	0x40020088
 8002a94:	400200a0 	.word	0x400200a0
 8002a98:	400200b8 	.word	0x400200b8
 8002a9c:	40020410 	.word	0x40020410
 8002aa0:	40020428 	.word	0x40020428
 8002aa4:	40020440 	.word	0x40020440
 8002aa8:	40020458 	.word	0x40020458
 8002aac:	40020470 	.word	0x40020470
 8002ab0:	40020488 	.word	0x40020488
 8002ab4:	400204a0 	.word	0x400204a0
 8002ab8:	400204b8 	.word	0x400204b8
 8002abc:	2300      	movs	r3, #0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d02c      	beq.n	8002b1c <HAL_DMA_DeInit+0x4d4>
#endif /* BDMA1 */
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f001 ff8a 	bl	80049dc <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->DMAmuxChannel != 0U)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d008      	beq.n	8002ae2 <HAL_DMA_DeInit+0x49a>
    {
      /* Resett he DMAMUX channel that corresponds to the DMA stream */
      hdma->DMAmuxChannel->CCR = 0U;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002ae0:	605a      	str	r2, [r3, #4]
    }

    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d00f      	beq.n	8002b0a <HAL_DMA_DeInit+0x4c2>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	2b08      	cmp	r3, #8
 8002af0:	d80b      	bhi.n	8002b0a <HAL_DMA_DeInit+0x4c2>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f002 f80c 	bl	8004b10 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002afc:	2200      	movs	r2, #0
 8002afe:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002b08:	605a      	str	r2, [r3, #4]
    }

    hdma->DMAmuxRequestGen = 0U;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	671a      	str	r2, [r3, #112]	@ 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	675a      	str	r2, [r3, #116]	@ 0x74
  }


  /* Clean callbacks */
  hdma->XferCpltCallback       = NULL;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback   = NULL;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback     = NULL;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2200      	movs	r2, #0
 8002b32:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback      = NULL;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback      = NULL;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	60b9      	str	r1, [r7, #8]
 8002b6a:	607a      	str	r2, [r7, #4]
 8002b6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d101      	bne.n	8002b7c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e226      	b.n	8002fca <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d101      	bne.n	8002b8a <HAL_DMA_Start_IT+0x2a>
 8002b86:	2302      	movs	r3, #2
 8002b88:	e21f      	b.n	8002fca <HAL_DMA_Start_IT+0x46a>
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	f040 820a 	bne.w	8002fb4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2202      	movs	r2, #2
 8002ba4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2200      	movs	r2, #0
 8002bac:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a68      	ldr	r2, [pc, #416]	@ (8002d54 <HAL_DMA_Start_IT+0x1f4>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d04a      	beq.n	8002c4e <HAL_DMA_Start_IT+0xee>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a66      	ldr	r2, [pc, #408]	@ (8002d58 <HAL_DMA_Start_IT+0x1f8>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d045      	beq.n	8002c4e <HAL_DMA_Start_IT+0xee>
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a65      	ldr	r2, [pc, #404]	@ (8002d5c <HAL_DMA_Start_IT+0x1fc>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d040      	beq.n	8002c4e <HAL_DMA_Start_IT+0xee>
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a63      	ldr	r2, [pc, #396]	@ (8002d60 <HAL_DMA_Start_IT+0x200>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d03b      	beq.n	8002c4e <HAL_DMA_Start_IT+0xee>
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a62      	ldr	r2, [pc, #392]	@ (8002d64 <HAL_DMA_Start_IT+0x204>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d036      	beq.n	8002c4e <HAL_DMA_Start_IT+0xee>
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a60      	ldr	r2, [pc, #384]	@ (8002d68 <HAL_DMA_Start_IT+0x208>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d031      	beq.n	8002c4e <HAL_DMA_Start_IT+0xee>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a5f      	ldr	r2, [pc, #380]	@ (8002d6c <HAL_DMA_Start_IT+0x20c>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d02c      	beq.n	8002c4e <HAL_DMA_Start_IT+0xee>
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a5d      	ldr	r2, [pc, #372]	@ (8002d70 <HAL_DMA_Start_IT+0x210>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d027      	beq.n	8002c4e <HAL_DMA_Start_IT+0xee>
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a5c      	ldr	r2, [pc, #368]	@ (8002d74 <HAL_DMA_Start_IT+0x214>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d022      	beq.n	8002c4e <HAL_DMA_Start_IT+0xee>
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a5a      	ldr	r2, [pc, #360]	@ (8002d78 <HAL_DMA_Start_IT+0x218>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d01d      	beq.n	8002c4e <HAL_DMA_Start_IT+0xee>
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a59      	ldr	r2, [pc, #356]	@ (8002d7c <HAL_DMA_Start_IT+0x21c>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d018      	beq.n	8002c4e <HAL_DMA_Start_IT+0xee>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a57      	ldr	r2, [pc, #348]	@ (8002d80 <HAL_DMA_Start_IT+0x220>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d013      	beq.n	8002c4e <HAL_DMA_Start_IT+0xee>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a56      	ldr	r2, [pc, #344]	@ (8002d84 <HAL_DMA_Start_IT+0x224>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d00e      	beq.n	8002c4e <HAL_DMA_Start_IT+0xee>
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a54      	ldr	r2, [pc, #336]	@ (8002d88 <HAL_DMA_Start_IT+0x228>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d009      	beq.n	8002c4e <HAL_DMA_Start_IT+0xee>
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a53      	ldr	r2, [pc, #332]	@ (8002d8c <HAL_DMA_Start_IT+0x22c>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d004      	beq.n	8002c4e <HAL_DMA_Start_IT+0xee>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a51      	ldr	r2, [pc, #324]	@ (8002d90 <HAL_DMA_Start_IT+0x230>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d108      	bne.n	8002c60 <HAL_DMA_Start_IT+0x100>
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f022 0201 	bic.w	r2, r2, #1
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	e007      	b.n	8002c70 <HAL_DMA_Start_IT+0x110>
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f022 0201 	bic.w	r2, r2, #1
 8002c6e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	68b9      	ldr	r1, [r7, #8]
 8002c76:	68f8      	ldr	r0, [r7, #12]
 8002c78:	f001 fb9e 	bl	80043b8 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a34      	ldr	r2, [pc, #208]	@ (8002d54 <HAL_DMA_Start_IT+0x1f4>)
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d04a      	beq.n	8002d1c <HAL_DMA_Start_IT+0x1bc>
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a33      	ldr	r2, [pc, #204]	@ (8002d58 <HAL_DMA_Start_IT+0x1f8>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d045      	beq.n	8002d1c <HAL_DMA_Start_IT+0x1bc>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a31      	ldr	r2, [pc, #196]	@ (8002d5c <HAL_DMA_Start_IT+0x1fc>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d040      	beq.n	8002d1c <HAL_DMA_Start_IT+0x1bc>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a30      	ldr	r2, [pc, #192]	@ (8002d60 <HAL_DMA_Start_IT+0x200>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d03b      	beq.n	8002d1c <HAL_DMA_Start_IT+0x1bc>
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a2e      	ldr	r2, [pc, #184]	@ (8002d64 <HAL_DMA_Start_IT+0x204>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d036      	beq.n	8002d1c <HAL_DMA_Start_IT+0x1bc>
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a2d      	ldr	r2, [pc, #180]	@ (8002d68 <HAL_DMA_Start_IT+0x208>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d031      	beq.n	8002d1c <HAL_DMA_Start_IT+0x1bc>
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a2b      	ldr	r2, [pc, #172]	@ (8002d6c <HAL_DMA_Start_IT+0x20c>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d02c      	beq.n	8002d1c <HAL_DMA_Start_IT+0x1bc>
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a2a      	ldr	r2, [pc, #168]	@ (8002d70 <HAL_DMA_Start_IT+0x210>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d027      	beq.n	8002d1c <HAL_DMA_Start_IT+0x1bc>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a28      	ldr	r2, [pc, #160]	@ (8002d74 <HAL_DMA_Start_IT+0x214>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d022      	beq.n	8002d1c <HAL_DMA_Start_IT+0x1bc>
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a27      	ldr	r2, [pc, #156]	@ (8002d78 <HAL_DMA_Start_IT+0x218>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d01d      	beq.n	8002d1c <HAL_DMA_Start_IT+0x1bc>
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a25      	ldr	r2, [pc, #148]	@ (8002d7c <HAL_DMA_Start_IT+0x21c>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d018      	beq.n	8002d1c <HAL_DMA_Start_IT+0x1bc>
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a24      	ldr	r2, [pc, #144]	@ (8002d80 <HAL_DMA_Start_IT+0x220>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d013      	beq.n	8002d1c <HAL_DMA_Start_IT+0x1bc>
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a22      	ldr	r2, [pc, #136]	@ (8002d84 <HAL_DMA_Start_IT+0x224>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d00e      	beq.n	8002d1c <HAL_DMA_Start_IT+0x1bc>
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a21      	ldr	r2, [pc, #132]	@ (8002d88 <HAL_DMA_Start_IT+0x228>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d009      	beq.n	8002d1c <HAL_DMA_Start_IT+0x1bc>
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a1f      	ldr	r2, [pc, #124]	@ (8002d8c <HAL_DMA_Start_IT+0x22c>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d004      	beq.n	8002d1c <HAL_DMA_Start_IT+0x1bc>
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a1e      	ldr	r2, [pc, #120]	@ (8002d90 <HAL_DMA_Start_IT+0x230>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d101      	bne.n	8002d20 <HAL_DMA_Start_IT+0x1c0>
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e000      	b.n	8002d22 <HAL_DMA_Start_IT+0x1c2>
 8002d20:	2300      	movs	r3, #0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d036      	beq.n	8002d94 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f023 021e 	bic.w	r2, r3, #30
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f042 0216 	orr.w	r2, r2, #22
 8002d38:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d03e      	beq.n	8002dc0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f042 0208 	orr.w	r2, r2, #8
 8002d50:	601a      	str	r2, [r3, #0]
 8002d52:	e035      	b.n	8002dc0 <HAL_DMA_Start_IT+0x260>
 8002d54:	40020010 	.word	0x40020010
 8002d58:	40020028 	.word	0x40020028
 8002d5c:	40020040 	.word	0x40020040
 8002d60:	40020058 	.word	0x40020058
 8002d64:	40020070 	.word	0x40020070
 8002d68:	40020088 	.word	0x40020088
 8002d6c:	400200a0 	.word	0x400200a0
 8002d70:	400200b8 	.word	0x400200b8
 8002d74:	40020410 	.word	0x40020410
 8002d78:	40020428 	.word	0x40020428
 8002d7c:	40020440 	.word	0x40020440
 8002d80:	40020458 	.word	0x40020458
 8002d84:	40020470 	.word	0x40020470
 8002d88:	40020488 	.word	0x40020488
 8002d8c:	400204a0 	.word	0x400204a0
 8002d90:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f023 020e 	bic.w	r2, r3, #14
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f042 020a 	orr.w	r2, r2, #10
 8002da6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d007      	beq.n	8002dc0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 0204 	orr.w	r2, r2, #4
 8002dbe:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a83      	ldr	r2, [pc, #524]	@ (8002fd4 <HAL_DMA_Start_IT+0x474>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d072      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a82      	ldr	r2, [pc, #520]	@ (8002fd8 <HAL_DMA_Start_IT+0x478>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d06d      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a80      	ldr	r2, [pc, #512]	@ (8002fdc <HAL_DMA_Start_IT+0x47c>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d068      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a7f      	ldr	r2, [pc, #508]	@ (8002fe0 <HAL_DMA_Start_IT+0x480>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d063      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a7d      	ldr	r2, [pc, #500]	@ (8002fe4 <HAL_DMA_Start_IT+0x484>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d05e      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a7c      	ldr	r2, [pc, #496]	@ (8002fe8 <HAL_DMA_Start_IT+0x488>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d059      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a7a      	ldr	r2, [pc, #488]	@ (8002fec <HAL_DMA_Start_IT+0x48c>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d054      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a79      	ldr	r2, [pc, #484]	@ (8002ff0 <HAL_DMA_Start_IT+0x490>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d04f      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a77      	ldr	r2, [pc, #476]	@ (8002ff4 <HAL_DMA_Start_IT+0x494>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d04a      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a76      	ldr	r2, [pc, #472]	@ (8002ff8 <HAL_DMA_Start_IT+0x498>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d045      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a74      	ldr	r2, [pc, #464]	@ (8002ffc <HAL_DMA_Start_IT+0x49c>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d040      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a73      	ldr	r2, [pc, #460]	@ (8003000 <HAL_DMA_Start_IT+0x4a0>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d03b      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a71      	ldr	r2, [pc, #452]	@ (8003004 <HAL_DMA_Start_IT+0x4a4>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d036      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a70      	ldr	r2, [pc, #448]	@ (8003008 <HAL_DMA_Start_IT+0x4a8>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d031      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a6e      	ldr	r2, [pc, #440]	@ (800300c <HAL_DMA_Start_IT+0x4ac>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d02c      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a6d      	ldr	r2, [pc, #436]	@ (8003010 <HAL_DMA_Start_IT+0x4b0>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d027      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a6b      	ldr	r2, [pc, #428]	@ (8003014 <HAL_DMA_Start_IT+0x4b4>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d022      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a6a      	ldr	r2, [pc, #424]	@ (8003018 <HAL_DMA_Start_IT+0x4b8>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d01d      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a68      	ldr	r2, [pc, #416]	@ (800301c <HAL_DMA_Start_IT+0x4bc>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d018      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a67      	ldr	r2, [pc, #412]	@ (8003020 <HAL_DMA_Start_IT+0x4c0>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d013      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a65      	ldr	r2, [pc, #404]	@ (8003024 <HAL_DMA_Start_IT+0x4c4>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d00e      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a64      	ldr	r2, [pc, #400]	@ (8003028 <HAL_DMA_Start_IT+0x4c8>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d009      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a62      	ldr	r2, [pc, #392]	@ (800302c <HAL_DMA_Start_IT+0x4cc>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d004      	beq.n	8002eb0 <HAL_DMA_Start_IT+0x350>
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a61      	ldr	r2, [pc, #388]	@ (8003030 <HAL_DMA_Start_IT+0x4d0>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d101      	bne.n	8002eb4 <HAL_DMA_Start_IT+0x354>
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e000      	b.n	8002eb6 <HAL_DMA_Start_IT+0x356>
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d01a      	beq.n	8002ef0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d007      	beq.n	8002ed8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ed2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ed6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d007      	beq.n	8002ef0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002eea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002eee:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a37      	ldr	r2, [pc, #220]	@ (8002fd4 <HAL_DMA_Start_IT+0x474>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d04a      	beq.n	8002f90 <HAL_DMA_Start_IT+0x430>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a36      	ldr	r2, [pc, #216]	@ (8002fd8 <HAL_DMA_Start_IT+0x478>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d045      	beq.n	8002f90 <HAL_DMA_Start_IT+0x430>
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a34      	ldr	r2, [pc, #208]	@ (8002fdc <HAL_DMA_Start_IT+0x47c>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d040      	beq.n	8002f90 <HAL_DMA_Start_IT+0x430>
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a33      	ldr	r2, [pc, #204]	@ (8002fe0 <HAL_DMA_Start_IT+0x480>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d03b      	beq.n	8002f90 <HAL_DMA_Start_IT+0x430>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a31      	ldr	r2, [pc, #196]	@ (8002fe4 <HAL_DMA_Start_IT+0x484>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d036      	beq.n	8002f90 <HAL_DMA_Start_IT+0x430>
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a30      	ldr	r2, [pc, #192]	@ (8002fe8 <HAL_DMA_Start_IT+0x488>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d031      	beq.n	8002f90 <HAL_DMA_Start_IT+0x430>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a2e      	ldr	r2, [pc, #184]	@ (8002fec <HAL_DMA_Start_IT+0x48c>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d02c      	beq.n	8002f90 <HAL_DMA_Start_IT+0x430>
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a2d      	ldr	r2, [pc, #180]	@ (8002ff0 <HAL_DMA_Start_IT+0x490>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d027      	beq.n	8002f90 <HAL_DMA_Start_IT+0x430>
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a2b      	ldr	r2, [pc, #172]	@ (8002ff4 <HAL_DMA_Start_IT+0x494>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d022      	beq.n	8002f90 <HAL_DMA_Start_IT+0x430>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a2a      	ldr	r2, [pc, #168]	@ (8002ff8 <HAL_DMA_Start_IT+0x498>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d01d      	beq.n	8002f90 <HAL_DMA_Start_IT+0x430>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a28      	ldr	r2, [pc, #160]	@ (8002ffc <HAL_DMA_Start_IT+0x49c>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d018      	beq.n	8002f90 <HAL_DMA_Start_IT+0x430>
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a27      	ldr	r2, [pc, #156]	@ (8003000 <HAL_DMA_Start_IT+0x4a0>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d013      	beq.n	8002f90 <HAL_DMA_Start_IT+0x430>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a25      	ldr	r2, [pc, #148]	@ (8003004 <HAL_DMA_Start_IT+0x4a4>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d00e      	beq.n	8002f90 <HAL_DMA_Start_IT+0x430>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a24      	ldr	r2, [pc, #144]	@ (8003008 <HAL_DMA_Start_IT+0x4a8>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d009      	beq.n	8002f90 <HAL_DMA_Start_IT+0x430>
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a22      	ldr	r2, [pc, #136]	@ (800300c <HAL_DMA_Start_IT+0x4ac>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d004      	beq.n	8002f90 <HAL_DMA_Start_IT+0x430>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a21      	ldr	r2, [pc, #132]	@ (8003010 <HAL_DMA_Start_IT+0x4b0>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d108      	bne.n	8002fa2 <HAL_DMA_Start_IT+0x442>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f042 0201 	orr.w	r2, r2, #1
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	e012      	b.n	8002fc8 <HAL_DMA_Start_IT+0x468>
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f042 0201 	orr.w	r2, r2, #1
 8002fb0:	601a      	str	r2, [r3, #0]
 8002fb2:	e009      	b.n	8002fc8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002fba:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002fc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3718      	adds	r7, #24
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	40020010 	.word	0x40020010
 8002fd8:	40020028 	.word	0x40020028
 8002fdc:	40020040 	.word	0x40020040
 8002fe0:	40020058 	.word	0x40020058
 8002fe4:	40020070 	.word	0x40020070
 8002fe8:	40020088 	.word	0x40020088
 8002fec:	400200a0 	.word	0x400200a0
 8002ff0:	400200b8 	.word	0x400200b8
 8002ff4:	40020410 	.word	0x40020410
 8002ff8:	40020428 	.word	0x40020428
 8002ffc:	40020440 	.word	0x40020440
 8003000:	40020458 	.word	0x40020458
 8003004:	40020470 	.word	0x40020470
 8003008:	40020488 	.word	0x40020488
 800300c:	400204a0 	.word	0x400204a0
 8003010:	400204b8 	.word	0x400204b8
 8003014:	58025408 	.word	0x58025408
 8003018:	5802541c 	.word	0x5802541c
 800301c:	58025430 	.word	0x58025430
 8003020:	58025444 	.word	0x58025444
 8003024:	58025458 	.word	0x58025458
 8003028:	5802546c 	.word	0x5802546c
 800302c:	58025480 	.word	0x58025480
 8003030:	58025494 	.word	0x58025494

08003034 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e237      	b.n	80034b6 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800304c:	b2db      	uxtb	r3, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d004      	beq.n	800305c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2280      	movs	r2, #128	@ 0x80
 8003056:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e22c      	b.n	80034b6 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a5c      	ldr	r2, [pc, #368]	@ (80031d4 <HAL_DMA_Abort_IT+0x1a0>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d04a      	beq.n	80030fc <HAL_DMA_Abort_IT+0xc8>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a5b      	ldr	r2, [pc, #364]	@ (80031d8 <HAL_DMA_Abort_IT+0x1a4>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d045      	beq.n	80030fc <HAL_DMA_Abort_IT+0xc8>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a59      	ldr	r2, [pc, #356]	@ (80031dc <HAL_DMA_Abort_IT+0x1a8>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d040      	beq.n	80030fc <HAL_DMA_Abort_IT+0xc8>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a58      	ldr	r2, [pc, #352]	@ (80031e0 <HAL_DMA_Abort_IT+0x1ac>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d03b      	beq.n	80030fc <HAL_DMA_Abort_IT+0xc8>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a56      	ldr	r2, [pc, #344]	@ (80031e4 <HAL_DMA_Abort_IT+0x1b0>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d036      	beq.n	80030fc <HAL_DMA_Abort_IT+0xc8>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a55      	ldr	r2, [pc, #340]	@ (80031e8 <HAL_DMA_Abort_IT+0x1b4>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d031      	beq.n	80030fc <HAL_DMA_Abort_IT+0xc8>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a53      	ldr	r2, [pc, #332]	@ (80031ec <HAL_DMA_Abort_IT+0x1b8>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d02c      	beq.n	80030fc <HAL_DMA_Abort_IT+0xc8>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a52      	ldr	r2, [pc, #328]	@ (80031f0 <HAL_DMA_Abort_IT+0x1bc>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d027      	beq.n	80030fc <HAL_DMA_Abort_IT+0xc8>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a50      	ldr	r2, [pc, #320]	@ (80031f4 <HAL_DMA_Abort_IT+0x1c0>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d022      	beq.n	80030fc <HAL_DMA_Abort_IT+0xc8>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a4f      	ldr	r2, [pc, #316]	@ (80031f8 <HAL_DMA_Abort_IT+0x1c4>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d01d      	beq.n	80030fc <HAL_DMA_Abort_IT+0xc8>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a4d      	ldr	r2, [pc, #308]	@ (80031fc <HAL_DMA_Abort_IT+0x1c8>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d018      	beq.n	80030fc <HAL_DMA_Abort_IT+0xc8>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a4c      	ldr	r2, [pc, #304]	@ (8003200 <HAL_DMA_Abort_IT+0x1cc>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d013      	beq.n	80030fc <HAL_DMA_Abort_IT+0xc8>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a4a      	ldr	r2, [pc, #296]	@ (8003204 <HAL_DMA_Abort_IT+0x1d0>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d00e      	beq.n	80030fc <HAL_DMA_Abort_IT+0xc8>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a49      	ldr	r2, [pc, #292]	@ (8003208 <HAL_DMA_Abort_IT+0x1d4>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d009      	beq.n	80030fc <HAL_DMA_Abort_IT+0xc8>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a47      	ldr	r2, [pc, #284]	@ (800320c <HAL_DMA_Abort_IT+0x1d8>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d004      	beq.n	80030fc <HAL_DMA_Abort_IT+0xc8>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a46      	ldr	r2, [pc, #280]	@ (8003210 <HAL_DMA_Abort_IT+0x1dc>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d101      	bne.n	8003100 <HAL_DMA_Abort_IT+0xcc>
 80030fc:	2301      	movs	r3, #1
 80030fe:	e000      	b.n	8003102 <HAL_DMA_Abort_IT+0xce>
 8003100:	2300      	movs	r3, #0
 8003102:	2b00      	cmp	r3, #0
 8003104:	f000 8086 	beq.w	8003214 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2204      	movs	r2, #4
 800310c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a2f      	ldr	r2, [pc, #188]	@ (80031d4 <HAL_DMA_Abort_IT+0x1a0>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d04a      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x17c>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a2e      	ldr	r2, [pc, #184]	@ (80031d8 <HAL_DMA_Abort_IT+0x1a4>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d045      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x17c>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a2c      	ldr	r2, [pc, #176]	@ (80031dc <HAL_DMA_Abort_IT+0x1a8>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d040      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x17c>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a2b      	ldr	r2, [pc, #172]	@ (80031e0 <HAL_DMA_Abort_IT+0x1ac>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d03b      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x17c>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a29      	ldr	r2, [pc, #164]	@ (80031e4 <HAL_DMA_Abort_IT+0x1b0>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d036      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x17c>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a28      	ldr	r2, [pc, #160]	@ (80031e8 <HAL_DMA_Abort_IT+0x1b4>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d031      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x17c>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a26      	ldr	r2, [pc, #152]	@ (80031ec <HAL_DMA_Abort_IT+0x1b8>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d02c      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x17c>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a25      	ldr	r2, [pc, #148]	@ (80031f0 <HAL_DMA_Abort_IT+0x1bc>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d027      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x17c>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a23      	ldr	r2, [pc, #140]	@ (80031f4 <HAL_DMA_Abort_IT+0x1c0>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d022      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x17c>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a22      	ldr	r2, [pc, #136]	@ (80031f8 <HAL_DMA_Abort_IT+0x1c4>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d01d      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x17c>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a20      	ldr	r2, [pc, #128]	@ (80031fc <HAL_DMA_Abort_IT+0x1c8>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d018      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x17c>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a1f      	ldr	r2, [pc, #124]	@ (8003200 <HAL_DMA_Abort_IT+0x1cc>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d013      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x17c>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a1d      	ldr	r2, [pc, #116]	@ (8003204 <HAL_DMA_Abort_IT+0x1d0>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d00e      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x17c>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a1c      	ldr	r2, [pc, #112]	@ (8003208 <HAL_DMA_Abort_IT+0x1d4>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d009      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x17c>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a1a      	ldr	r2, [pc, #104]	@ (800320c <HAL_DMA_Abort_IT+0x1d8>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d004      	beq.n	80031b0 <HAL_DMA_Abort_IT+0x17c>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a19      	ldr	r2, [pc, #100]	@ (8003210 <HAL_DMA_Abort_IT+0x1dc>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d108      	bne.n	80031c2 <HAL_DMA_Abort_IT+0x18e>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f022 0201 	bic.w	r2, r2, #1
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	e178      	b.n	80034b4 <HAL_DMA_Abort_IT+0x480>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f022 0201 	bic.w	r2, r2, #1
 80031d0:	601a      	str	r2, [r3, #0]
 80031d2:	e16f      	b.n	80034b4 <HAL_DMA_Abort_IT+0x480>
 80031d4:	40020010 	.word	0x40020010
 80031d8:	40020028 	.word	0x40020028
 80031dc:	40020040 	.word	0x40020040
 80031e0:	40020058 	.word	0x40020058
 80031e4:	40020070 	.word	0x40020070
 80031e8:	40020088 	.word	0x40020088
 80031ec:	400200a0 	.word	0x400200a0
 80031f0:	400200b8 	.word	0x400200b8
 80031f4:	40020410 	.word	0x40020410
 80031f8:	40020428 	.word	0x40020428
 80031fc:	40020440 	.word	0x40020440
 8003200:	40020458 	.word	0x40020458
 8003204:	40020470 	.word	0x40020470
 8003208:	40020488 	.word	0x40020488
 800320c:	400204a0 	.word	0x400204a0
 8003210:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f022 020e 	bic.w	r2, r2, #14
 8003222:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a6c      	ldr	r2, [pc, #432]	@ (80033dc <HAL_DMA_Abort_IT+0x3a8>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d04a      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x290>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a6b      	ldr	r2, [pc, #428]	@ (80033e0 <HAL_DMA_Abort_IT+0x3ac>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d045      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x290>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a69      	ldr	r2, [pc, #420]	@ (80033e4 <HAL_DMA_Abort_IT+0x3b0>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d040      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x290>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a68      	ldr	r2, [pc, #416]	@ (80033e8 <HAL_DMA_Abort_IT+0x3b4>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d03b      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x290>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a66      	ldr	r2, [pc, #408]	@ (80033ec <HAL_DMA_Abort_IT+0x3b8>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d036      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x290>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a65      	ldr	r2, [pc, #404]	@ (80033f0 <HAL_DMA_Abort_IT+0x3bc>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d031      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x290>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a63      	ldr	r2, [pc, #396]	@ (80033f4 <HAL_DMA_Abort_IT+0x3c0>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d02c      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x290>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a62      	ldr	r2, [pc, #392]	@ (80033f8 <HAL_DMA_Abort_IT+0x3c4>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d027      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x290>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a60      	ldr	r2, [pc, #384]	@ (80033fc <HAL_DMA_Abort_IT+0x3c8>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d022      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x290>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a5f      	ldr	r2, [pc, #380]	@ (8003400 <HAL_DMA_Abort_IT+0x3cc>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d01d      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x290>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a5d      	ldr	r2, [pc, #372]	@ (8003404 <HAL_DMA_Abort_IT+0x3d0>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d018      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x290>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a5c      	ldr	r2, [pc, #368]	@ (8003408 <HAL_DMA_Abort_IT+0x3d4>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d013      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x290>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a5a      	ldr	r2, [pc, #360]	@ (800340c <HAL_DMA_Abort_IT+0x3d8>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d00e      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x290>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a59      	ldr	r2, [pc, #356]	@ (8003410 <HAL_DMA_Abort_IT+0x3dc>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d009      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x290>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a57      	ldr	r2, [pc, #348]	@ (8003414 <HAL_DMA_Abort_IT+0x3e0>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d004      	beq.n	80032c4 <HAL_DMA_Abort_IT+0x290>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a56      	ldr	r2, [pc, #344]	@ (8003418 <HAL_DMA_Abort_IT+0x3e4>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d108      	bne.n	80032d6 <HAL_DMA_Abort_IT+0x2a2>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f022 0201 	bic.w	r2, r2, #1
 80032d2:	601a      	str	r2, [r3, #0]
 80032d4:	e007      	b.n	80032e6 <HAL_DMA_Abort_IT+0x2b2>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 0201 	bic.w	r2, r2, #1
 80032e4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a3c      	ldr	r2, [pc, #240]	@ (80033dc <HAL_DMA_Abort_IT+0x3a8>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d072      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a3a      	ldr	r2, [pc, #232]	@ (80033e0 <HAL_DMA_Abort_IT+0x3ac>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d06d      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a39      	ldr	r2, [pc, #228]	@ (80033e4 <HAL_DMA_Abort_IT+0x3b0>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d068      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a37      	ldr	r2, [pc, #220]	@ (80033e8 <HAL_DMA_Abort_IT+0x3b4>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d063      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a36      	ldr	r2, [pc, #216]	@ (80033ec <HAL_DMA_Abort_IT+0x3b8>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d05e      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a34      	ldr	r2, [pc, #208]	@ (80033f0 <HAL_DMA_Abort_IT+0x3bc>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d059      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a33      	ldr	r2, [pc, #204]	@ (80033f4 <HAL_DMA_Abort_IT+0x3c0>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d054      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a31      	ldr	r2, [pc, #196]	@ (80033f8 <HAL_DMA_Abort_IT+0x3c4>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d04f      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a30      	ldr	r2, [pc, #192]	@ (80033fc <HAL_DMA_Abort_IT+0x3c8>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d04a      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a2e      	ldr	r2, [pc, #184]	@ (8003400 <HAL_DMA_Abort_IT+0x3cc>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d045      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a2d      	ldr	r2, [pc, #180]	@ (8003404 <HAL_DMA_Abort_IT+0x3d0>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d040      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a2b      	ldr	r2, [pc, #172]	@ (8003408 <HAL_DMA_Abort_IT+0x3d4>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d03b      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a2a      	ldr	r2, [pc, #168]	@ (800340c <HAL_DMA_Abort_IT+0x3d8>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d036      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a28      	ldr	r2, [pc, #160]	@ (8003410 <HAL_DMA_Abort_IT+0x3dc>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d031      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a27      	ldr	r2, [pc, #156]	@ (8003414 <HAL_DMA_Abort_IT+0x3e0>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d02c      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a25      	ldr	r2, [pc, #148]	@ (8003418 <HAL_DMA_Abort_IT+0x3e4>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d027      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a24      	ldr	r2, [pc, #144]	@ (800341c <HAL_DMA_Abort_IT+0x3e8>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d022      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a22      	ldr	r2, [pc, #136]	@ (8003420 <HAL_DMA_Abort_IT+0x3ec>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d01d      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a21      	ldr	r2, [pc, #132]	@ (8003424 <HAL_DMA_Abort_IT+0x3f0>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d018      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a1f      	ldr	r2, [pc, #124]	@ (8003428 <HAL_DMA_Abort_IT+0x3f4>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d013      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a1e      	ldr	r2, [pc, #120]	@ (800342c <HAL_DMA_Abort_IT+0x3f8>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d00e      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a1c      	ldr	r2, [pc, #112]	@ (8003430 <HAL_DMA_Abort_IT+0x3fc>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d009      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a1b      	ldr	r2, [pc, #108]	@ (8003434 <HAL_DMA_Abort_IT+0x400>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d004      	beq.n	80033d6 <HAL_DMA_Abort_IT+0x3a2>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a19      	ldr	r2, [pc, #100]	@ (8003438 <HAL_DMA_Abort_IT+0x404>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d132      	bne.n	800343c <HAL_DMA_Abort_IT+0x408>
 80033d6:	2301      	movs	r3, #1
 80033d8:	e031      	b.n	800343e <HAL_DMA_Abort_IT+0x40a>
 80033da:	bf00      	nop
 80033dc:	40020010 	.word	0x40020010
 80033e0:	40020028 	.word	0x40020028
 80033e4:	40020040 	.word	0x40020040
 80033e8:	40020058 	.word	0x40020058
 80033ec:	40020070 	.word	0x40020070
 80033f0:	40020088 	.word	0x40020088
 80033f4:	400200a0 	.word	0x400200a0
 80033f8:	400200b8 	.word	0x400200b8
 80033fc:	40020410 	.word	0x40020410
 8003400:	40020428 	.word	0x40020428
 8003404:	40020440 	.word	0x40020440
 8003408:	40020458 	.word	0x40020458
 800340c:	40020470 	.word	0x40020470
 8003410:	40020488 	.word	0x40020488
 8003414:	400204a0 	.word	0x400204a0
 8003418:	400204b8 	.word	0x400204b8
 800341c:	58025408 	.word	0x58025408
 8003420:	5802541c 	.word	0x5802541c
 8003424:	58025430 	.word	0x58025430
 8003428:	58025444 	.word	0x58025444
 800342c:	58025458 	.word	0x58025458
 8003430:	5802546c 	.word	0x5802546c
 8003434:	58025480 	.word	0x58025480
 8003438:	58025494 	.word	0x58025494
 800343c:	2300      	movs	r3, #0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d028      	beq.n	8003494 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800344c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003450:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003456:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800345c:	f003 031f 	and.w	r3, r3, #31
 8003460:	2201      	movs	r2, #1
 8003462:	409a      	lsls	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003470:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003476:	2b00      	cmp	r3, #0
 8003478:	d00c      	beq.n	8003494 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003484:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003488:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003492:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d003      	beq.n	80034b4 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3710      	adds	r7, #16
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop

080034c0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b08a      	sub	sp, #40	@ 0x28
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80034c8:	2300      	movs	r3, #0
 80034ca:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034cc:	4b67      	ldr	r3, [pc, #412]	@ (800366c <HAL_DMA_IRQHandler+0x1ac>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a67      	ldr	r2, [pc, #412]	@ (8003670 <HAL_DMA_IRQHandler+0x1b0>)
 80034d2:	fba2 2303 	umull	r2, r3, r2, r3
 80034d6:	0a9b      	lsrs	r3, r3, #10
 80034d8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034de:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80034e6:	6a3b      	ldr	r3, [r7, #32]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a5f      	ldr	r2, [pc, #380]	@ (8003674 <HAL_DMA_IRQHandler+0x1b4>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d04a      	beq.n	8003592 <HAL_DMA_IRQHandler+0xd2>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a5d      	ldr	r2, [pc, #372]	@ (8003678 <HAL_DMA_IRQHandler+0x1b8>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d045      	beq.n	8003592 <HAL_DMA_IRQHandler+0xd2>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a5c      	ldr	r2, [pc, #368]	@ (800367c <HAL_DMA_IRQHandler+0x1bc>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d040      	beq.n	8003592 <HAL_DMA_IRQHandler+0xd2>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a5a      	ldr	r2, [pc, #360]	@ (8003680 <HAL_DMA_IRQHandler+0x1c0>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d03b      	beq.n	8003592 <HAL_DMA_IRQHandler+0xd2>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a59      	ldr	r2, [pc, #356]	@ (8003684 <HAL_DMA_IRQHandler+0x1c4>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d036      	beq.n	8003592 <HAL_DMA_IRQHandler+0xd2>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a57      	ldr	r2, [pc, #348]	@ (8003688 <HAL_DMA_IRQHandler+0x1c8>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d031      	beq.n	8003592 <HAL_DMA_IRQHandler+0xd2>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a56      	ldr	r2, [pc, #344]	@ (800368c <HAL_DMA_IRQHandler+0x1cc>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d02c      	beq.n	8003592 <HAL_DMA_IRQHandler+0xd2>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a54      	ldr	r2, [pc, #336]	@ (8003690 <HAL_DMA_IRQHandler+0x1d0>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d027      	beq.n	8003592 <HAL_DMA_IRQHandler+0xd2>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a53      	ldr	r2, [pc, #332]	@ (8003694 <HAL_DMA_IRQHandler+0x1d4>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d022      	beq.n	8003592 <HAL_DMA_IRQHandler+0xd2>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a51      	ldr	r2, [pc, #324]	@ (8003698 <HAL_DMA_IRQHandler+0x1d8>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d01d      	beq.n	8003592 <HAL_DMA_IRQHandler+0xd2>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a50      	ldr	r2, [pc, #320]	@ (800369c <HAL_DMA_IRQHandler+0x1dc>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d018      	beq.n	8003592 <HAL_DMA_IRQHandler+0xd2>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a4e      	ldr	r2, [pc, #312]	@ (80036a0 <HAL_DMA_IRQHandler+0x1e0>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d013      	beq.n	8003592 <HAL_DMA_IRQHandler+0xd2>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a4d      	ldr	r2, [pc, #308]	@ (80036a4 <HAL_DMA_IRQHandler+0x1e4>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d00e      	beq.n	8003592 <HAL_DMA_IRQHandler+0xd2>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a4b      	ldr	r2, [pc, #300]	@ (80036a8 <HAL_DMA_IRQHandler+0x1e8>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d009      	beq.n	8003592 <HAL_DMA_IRQHandler+0xd2>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a4a      	ldr	r2, [pc, #296]	@ (80036ac <HAL_DMA_IRQHandler+0x1ec>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d004      	beq.n	8003592 <HAL_DMA_IRQHandler+0xd2>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a48      	ldr	r2, [pc, #288]	@ (80036b0 <HAL_DMA_IRQHandler+0x1f0>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d101      	bne.n	8003596 <HAL_DMA_IRQHandler+0xd6>
 8003592:	2301      	movs	r3, #1
 8003594:	e000      	b.n	8003598 <HAL_DMA_IRQHandler+0xd8>
 8003596:	2300      	movs	r3, #0
 8003598:	2b00      	cmp	r3, #0
 800359a:	f000 842b 	beq.w	8003df4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a2:	f003 031f 	and.w	r3, r3, #31
 80035a6:	2208      	movs	r2, #8
 80035a8:	409a      	lsls	r2, r3
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	4013      	ands	r3, r2
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	f000 80a2 	beq.w	80036f8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a2e      	ldr	r2, [pc, #184]	@ (8003674 <HAL_DMA_IRQHandler+0x1b4>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d04a      	beq.n	8003654 <HAL_DMA_IRQHandler+0x194>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a2d      	ldr	r2, [pc, #180]	@ (8003678 <HAL_DMA_IRQHandler+0x1b8>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d045      	beq.n	8003654 <HAL_DMA_IRQHandler+0x194>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a2b      	ldr	r2, [pc, #172]	@ (800367c <HAL_DMA_IRQHandler+0x1bc>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d040      	beq.n	8003654 <HAL_DMA_IRQHandler+0x194>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a2a      	ldr	r2, [pc, #168]	@ (8003680 <HAL_DMA_IRQHandler+0x1c0>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d03b      	beq.n	8003654 <HAL_DMA_IRQHandler+0x194>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a28      	ldr	r2, [pc, #160]	@ (8003684 <HAL_DMA_IRQHandler+0x1c4>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d036      	beq.n	8003654 <HAL_DMA_IRQHandler+0x194>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a27      	ldr	r2, [pc, #156]	@ (8003688 <HAL_DMA_IRQHandler+0x1c8>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d031      	beq.n	8003654 <HAL_DMA_IRQHandler+0x194>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a25      	ldr	r2, [pc, #148]	@ (800368c <HAL_DMA_IRQHandler+0x1cc>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d02c      	beq.n	8003654 <HAL_DMA_IRQHandler+0x194>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a24      	ldr	r2, [pc, #144]	@ (8003690 <HAL_DMA_IRQHandler+0x1d0>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d027      	beq.n	8003654 <HAL_DMA_IRQHandler+0x194>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a22      	ldr	r2, [pc, #136]	@ (8003694 <HAL_DMA_IRQHandler+0x1d4>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d022      	beq.n	8003654 <HAL_DMA_IRQHandler+0x194>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a21      	ldr	r2, [pc, #132]	@ (8003698 <HAL_DMA_IRQHandler+0x1d8>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d01d      	beq.n	8003654 <HAL_DMA_IRQHandler+0x194>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a1f      	ldr	r2, [pc, #124]	@ (800369c <HAL_DMA_IRQHandler+0x1dc>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d018      	beq.n	8003654 <HAL_DMA_IRQHandler+0x194>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a1e      	ldr	r2, [pc, #120]	@ (80036a0 <HAL_DMA_IRQHandler+0x1e0>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d013      	beq.n	8003654 <HAL_DMA_IRQHandler+0x194>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a1c      	ldr	r2, [pc, #112]	@ (80036a4 <HAL_DMA_IRQHandler+0x1e4>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d00e      	beq.n	8003654 <HAL_DMA_IRQHandler+0x194>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a1b      	ldr	r2, [pc, #108]	@ (80036a8 <HAL_DMA_IRQHandler+0x1e8>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d009      	beq.n	8003654 <HAL_DMA_IRQHandler+0x194>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a19      	ldr	r2, [pc, #100]	@ (80036ac <HAL_DMA_IRQHandler+0x1ec>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d004      	beq.n	8003654 <HAL_DMA_IRQHandler+0x194>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a18      	ldr	r2, [pc, #96]	@ (80036b0 <HAL_DMA_IRQHandler+0x1f0>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d12f      	bne.n	80036b4 <HAL_DMA_IRQHandler+0x1f4>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0304 	and.w	r3, r3, #4
 800365e:	2b00      	cmp	r3, #0
 8003660:	bf14      	ite	ne
 8003662:	2301      	movne	r3, #1
 8003664:	2300      	moveq	r3, #0
 8003666:	b2db      	uxtb	r3, r3
 8003668:	e02e      	b.n	80036c8 <HAL_DMA_IRQHandler+0x208>
 800366a:	bf00      	nop
 800366c:	24000000 	.word	0x24000000
 8003670:	1b4e81b5 	.word	0x1b4e81b5
 8003674:	40020010 	.word	0x40020010
 8003678:	40020028 	.word	0x40020028
 800367c:	40020040 	.word	0x40020040
 8003680:	40020058 	.word	0x40020058
 8003684:	40020070 	.word	0x40020070
 8003688:	40020088 	.word	0x40020088
 800368c:	400200a0 	.word	0x400200a0
 8003690:	400200b8 	.word	0x400200b8
 8003694:	40020410 	.word	0x40020410
 8003698:	40020428 	.word	0x40020428
 800369c:	40020440 	.word	0x40020440
 80036a0:	40020458 	.word	0x40020458
 80036a4:	40020470 	.word	0x40020470
 80036a8:	40020488 	.word	0x40020488
 80036ac:	400204a0 	.word	0x400204a0
 80036b0:	400204b8 	.word	0x400204b8
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0308 	and.w	r3, r3, #8
 80036be:	2b00      	cmp	r3, #0
 80036c0:	bf14      	ite	ne
 80036c2:	2301      	movne	r3, #1
 80036c4:	2300      	moveq	r3, #0
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d015      	beq.n	80036f8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f022 0204 	bic.w	r2, r2, #4
 80036da:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036e0:	f003 031f 	and.w	r3, r3, #31
 80036e4:	2208      	movs	r2, #8
 80036e6:	409a      	lsls	r2, r3
 80036e8:	6a3b      	ldr	r3, [r7, #32]
 80036ea:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036f0:	f043 0201 	orr.w	r2, r3, #1
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036fc:	f003 031f 	and.w	r3, r3, #31
 8003700:	69ba      	ldr	r2, [r7, #24]
 8003702:	fa22 f303 	lsr.w	r3, r2, r3
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	2b00      	cmp	r3, #0
 800370c:	d06e      	beq.n	80037ec <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a69      	ldr	r2, [pc, #420]	@ (80038b8 <HAL_DMA_IRQHandler+0x3f8>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d04a      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2ee>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a67      	ldr	r2, [pc, #412]	@ (80038bc <HAL_DMA_IRQHandler+0x3fc>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d045      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2ee>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a66      	ldr	r2, [pc, #408]	@ (80038c0 <HAL_DMA_IRQHandler+0x400>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d040      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2ee>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a64      	ldr	r2, [pc, #400]	@ (80038c4 <HAL_DMA_IRQHandler+0x404>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d03b      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2ee>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a63      	ldr	r2, [pc, #396]	@ (80038c8 <HAL_DMA_IRQHandler+0x408>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d036      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2ee>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a61      	ldr	r2, [pc, #388]	@ (80038cc <HAL_DMA_IRQHandler+0x40c>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d031      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2ee>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a60      	ldr	r2, [pc, #384]	@ (80038d0 <HAL_DMA_IRQHandler+0x410>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d02c      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2ee>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a5e      	ldr	r2, [pc, #376]	@ (80038d4 <HAL_DMA_IRQHandler+0x414>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d027      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2ee>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a5d      	ldr	r2, [pc, #372]	@ (80038d8 <HAL_DMA_IRQHandler+0x418>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d022      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2ee>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a5b      	ldr	r2, [pc, #364]	@ (80038dc <HAL_DMA_IRQHandler+0x41c>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d01d      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2ee>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a5a      	ldr	r2, [pc, #360]	@ (80038e0 <HAL_DMA_IRQHandler+0x420>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d018      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2ee>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a58      	ldr	r2, [pc, #352]	@ (80038e4 <HAL_DMA_IRQHandler+0x424>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d013      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2ee>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a57      	ldr	r2, [pc, #348]	@ (80038e8 <HAL_DMA_IRQHandler+0x428>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d00e      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2ee>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a55      	ldr	r2, [pc, #340]	@ (80038ec <HAL_DMA_IRQHandler+0x42c>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d009      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2ee>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a54      	ldr	r2, [pc, #336]	@ (80038f0 <HAL_DMA_IRQHandler+0x430>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d004      	beq.n	80037ae <HAL_DMA_IRQHandler+0x2ee>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a52      	ldr	r2, [pc, #328]	@ (80038f4 <HAL_DMA_IRQHandler+0x434>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d10a      	bne.n	80037c4 <HAL_DMA_IRQHandler+0x304>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	695b      	ldr	r3, [r3, #20]
 80037b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	bf14      	ite	ne
 80037bc:	2301      	movne	r3, #1
 80037be:	2300      	moveq	r3, #0
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	e003      	b.n	80037cc <HAL_DMA_IRQHandler+0x30c>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2300      	movs	r3, #0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d00d      	beq.n	80037ec <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037d4:	f003 031f 	and.w	r3, r3, #31
 80037d8:	2201      	movs	r2, #1
 80037da:	409a      	lsls	r2, r3
 80037dc:	6a3b      	ldr	r3, [r7, #32]
 80037de:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e4:	f043 0202 	orr.w	r2, r3, #2
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f0:	f003 031f 	and.w	r3, r3, #31
 80037f4:	2204      	movs	r2, #4
 80037f6:	409a      	lsls	r2, r3
 80037f8:	69bb      	ldr	r3, [r7, #24]
 80037fa:	4013      	ands	r3, r2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	f000 808f 	beq.w	8003920 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a2c      	ldr	r2, [pc, #176]	@ (80038b8 <HAL_DMA_IRQHandler+0x3f8>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d04a      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x3e2>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a2a      	ldr	r2, [pc, #168]	@ (80038bc <HAL_DMA_IRQHandler+0x3fc>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d045      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x3e2>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a29      	ldr	r2, [pc, #164]	@ (80038c0 <HAL_DMA_IRQHandler+0x400>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d040      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x3e2>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a27      	ldr	r2, [pc, #156]	@ (80038c4 <HAL_DMA_IRQHandler+0x404>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d03b      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x3e2>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a26      	ldr	r2, [pc, #152]	@ (80038c8 <HAL_DMA_IRQHandler+0x408>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d036      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x3e2>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a24      	ldr	r2, [pc, #144]	@ (80038cc <HAL_DMA_IRQHandler+0x40c>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d031      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x3e2>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a23      	ldr	r2, [pc, #140]	@ (80038d0 <HAL_DMA_IRQHandler+0x410>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d02c      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x3e2>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a21      	ldr	r2, [pc, #132]	@ (80038d4 <HAL_DMA_IRQHandler+0x414>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d027      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x3e2>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a20      	ldr	r2, [pc, #128]	@ (80038d8 <HAL_DMA_IRQHandler+0x418>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d022      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x3e2>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a1e      	ldr	r2, [pc, #120]	@ (80038dc <HAL_DMA_IRQHandler+0x41c>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d01d      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x3e2>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a1d      	ldr	r2, [pc, #116]	@ (80038e0 <HAL_DMA_IRQHandler+0x420>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d018      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x3e2>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a1b      	ldr	r2, [pc, #108]	@ (80038e4 <HAL_DMA_IRQHandler+0x424>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d013      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x3e2>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a1a      	ldr	r2, [pc, #104]	@ (80038e8 <HAL_DMA_IRQHandler+0x428>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d00e      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x3e2>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a18      	ldr	r2, [pc, #96]	@ (80038ec <HAL_DMA_IRQHandler+0x42c>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d009      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x3e2>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a17      	ldr	r2, [pc, #92]	@ (80038f0 <HAL_DMA_IRQHandler+0x430>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d004      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x3e2>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a15      	ldr	r2, [pc, #84]	@ (80038f4 <HAL_DMA_IRQHandler+0x434>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d12a      	bne.n	80038f8 <HAL_DMA_IRQHandler+0x438>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	bf14      	ite	ne
 80038b0:	2301      	movne	r3, #1
 80038b2:	2300      	moveq	r3, #0
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	e023      	b.n	8003900 <HAL_DMA_IRQHandler+0x440>
 80038b8:	40020010 	.word	0x40020010
 80038bc:	40020028 	.word	0x40020028
 80038c0:	40020040 	.word	0x40020040
 80038c4:	40020058 	.word	0x40020058
 80038c8:	40020070 	.word	0x40020070
 80038cc:	40020088 	.word	0x40020088
 80038d0:	400200a0 	.word	0x400200a0
 80038d4:	400200b8 	.word	0x400200b8
 80038d8:	40020410 	.word	0x40020410
 80038dc:	40020428 	.word	0x40020428
 80038e0:	40020440 	.word	0x40020440
 80038e4:	40020458 	.word	0x40020458
 80038e8:	40020470 	.word	0x40020470
 80038ec:	40020488 	.word	0x40020488
 80038f0:	400204a0 	.word	0x400204a0
 80038f4:	400204b8 	.word	0x400204b8
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	2300      	movs	r3, #0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d00d      	beq.n	8003920 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003908:	f003 031f 	and.w	r3, r3, #31
 800390c:	2204      	movs	r2, #4
 800390e:	409a      	lsls	r2, r3
 8003910:	6a3b      	ldr	r3, [r7, #32]
 8003912:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003918:	f043 0204 	orr.w	r2, r3, #4
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003924:	f003 031f 	and.w	r3, r3, #31
 8003928:	2210      	movs	r2, #16
 800392a:	409a      	lsls	r2, r3
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	4013      	ands	r3, r2
 8003930:	2b00      	cmp	r3, #0
 8003932:	f000 80a6 	beq.w	8003a82 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a85      	ldr	r2, [pc, #532]	@ (8003b50 <HAL_DMA_IRQHandler+0x690>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d04a      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x516>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a83      	ldr	r2, [pc, #524]	@ (8003b54 <HAL_DMA_IRQHandler+0x694>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d045      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x516>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a82      	ldr	r2, [pc, #520]	@ (8003b58 <HAL_DMA_IRQHandler+0x698>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d040      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x516>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a80      	ldr	r2, [pc, #512]	@ (8003b5c <HAL_DMA_IRQHandler+0x69c>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d03b      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x516>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a7f      	ldr	r2, [pc, #508]	@ (8003b60 <HAL_DMA_IRQHandler+0x6a0>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d036      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x516>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a7d      	ldr	r2, [pc, #500]	@ (8003b64 <HAL_DMA_IRQHandler+0x6a4>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d031      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x516>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a7c      	ldr	r2, [pc, #496]	@ (8003b68 <HAL_DMA_IRQHandler+0x6a8>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d02c      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x516>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a7a      	ldr	r2, [pc, #488]	@ (8003b6c <HAL_DMA_IRQHandler+0x6ac>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d027      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x516>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a79      	ldr	r2, [pc, #484]	@ (8003b70 <HAL_DMA_IRQHandler+0x6b0>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d022      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x516>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a77      	ldr	r2, [pc, #476]	@ (8003b74 <HAL_DMA_IRQHandler+0x6b4>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d01d      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x516>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a76      	ldr	r2, [pc, #472]	@ (8003b78 <HAL_DMA_IRQHandler+0x6b8>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d018      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x516>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a74      	ldr	r2, [pc, #464]	@ (8003b7c <HAL_DMA_IRQHandler+0x6bc>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d013      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x516>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a73      	ldr	r2, [pc, #460]	@ (8003b80 <HAL_DMA_IRQHandler+0x6c0>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d00e      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x516>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a71      	ldr	r2, [pc, #452]	@ (8003b84 <HAL_DMA_IRQHandler+0x6c4>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d009      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x516>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a70      	ldr	r2, [pc, #448]	@ (8003b88 <HAL_DMA_IRQHandler+0x6c8>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d004      	beq.n	80039d6 <HAL_DMA_IRQHandler+0x516>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a6e      	ldr	r2, [pc, #440]	@ (8003b8c <HAL_DMA_IRQHandler+0x6cc>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d10a      	bne.n	80039ec <HAL_DMA_IRQHandler+0x52c>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0308 	and.w	r3, r3, #8
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	bf14      	ite	ne
 80039e4:	2301      	movne	r3, #1
 80039e6:	2300      	moveq	r3, #0
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	e009      	b.n	8003a00 <HAL_DMA_IRQHandler+0x540>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0304 	and.w	r3, r3, #4
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	bf14      	ite	ne
 80039fa:	2301      	movne	r3, #1
 80039fc:	2300      	moveq	r3, #0
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d03e      	beq.n	8003a82 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a08:	f003 031f 	and.w	r3, r3, #31
 8003a0c:	2210      	movs	r2, #16
 8003a0e:	409a      	lsls	r2, r3
 8003a10:	6a3b      	ldr	r3, [r7, #32]
 8003a12:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d018      	beq.n	8003a54 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d108      	bne.n	8003a42 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d024      	beq.n	8003a82 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	4798      	blx	r3
 8003a40:	e01f      	b.n	8003a82 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d01b      	beq.n	8003a82 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	4798      	blx	r3
 8003a52:	e016      	b.n	8003a82 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d107      	bne.n	8003a72 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f022 0208 	bic.w	r2, r2, #8
 8003a70:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a86:	f003 031f 	and.w	r3, r3, #31
 8003a8a:	2220      	movs	r2, #32
 8003a8c:	409a      	lsls	r2, r3
 8003a8e:	69bb      	ldr	r3, [r7, #24]
 8003a90:	4013      	ands	r3, r2
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	f000 8110 	beq.w	8003cb8 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a2c      	ldr	r2, [pc, #176]	@ (8003b50 <HAL_DMA_IRQHandler+0x690>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d04a      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x678>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a2b      	ldr	r2, [pc, #172]	@ (8003b54 <HAL_DMA_IRQHandler+0x694>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d045      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x678>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a29      	ldr	r2, [pc, #164]	@ (8003b58 <HAL_DMA_IRQHandler+0x698>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d040      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x678>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a28      	ldr	r2, [pc, #160]	@ (8003b5c <HAL_DMA_IRQHandler+0x69c>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d03b      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x678>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a26      	ldr	r2, [pc, #152]	@ (8003b60 <HAL_DMA_IRQHandler+0x6a0>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d036      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x678>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a25      	ldr	r2, [pc, #148]	@ (8003b64 <HAL_DMA_IRQHandler+0x6a4>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d031      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x678>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a23      	ldr	r2, [pc, #140]	@ (8003b68 <HAL_DMA_IRQHandler+0x6a8>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d02c      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x678>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a22      	ldr	r2, [pc, #136]	@ (8003b6c <HAL_DMA_IRQHandler+0x6ac>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d027      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x678>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a20      	ldr	r2, [pc, #128]	@ (8003b70 <HAL_DMA_IRQHandler+0x6b0>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d022      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x678>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a1f      	ldr	r2, [pc, #124]	@ (8003b74 <HAL_DMA_IRQHandler+0x6b4>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d01d      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x678>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a1d      	ldr	r2, [pc, #116]	@ (8003b78 <HAL_DMA_IRQHandler+0x6b8>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d018      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x678>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a1c      	ldr	r2, [pc, #112]	@ (8003b7c <HAL_DMA_IRQHandler+0x6bc>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d013      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x678>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a1a      	ldr	r2, [pc, #104]	@ (8003b80 <HAL_DMA_IRQHandler+0x6c0>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d00e      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x678>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a19      	ldr	r2, [pc, #100]	@ (8003b84 <HAL_DMA_IRQHandler+0x6c4>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d009      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x678>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a17      	ldr	r2, [pc, #92]	@ (8003b88 <HAL_DMA_IRQHandler+0x6c8>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d004      	beq.n	8003b38 <HAL_DMA_IRQHandler+0x678>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a16      	ldr	r2, [pc, #88]	@ (8003b8c <HAL_DMA_IRQHandler+0x6cc>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d12b      	bne.n	8003b90 <HAL_DMA_IRQHandler+0x6d0>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0310 	and.w	r3, r3, #16
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	bf14      	ite	ne
 8003b46:	2301      	movne	r3, #1
 8003b48:	2300      	moveq	r3, #0
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	e02a      	b.n	8003ba4 <HAL_DMA_IRQHandler+0x6e4>
 8003b4e:	bf00      	nop
 8003b50:	40020010 	.word	0x40020010
 8003b54:	40020028 	.word	0x40020028
 8003b58:	40020040 	.word	0x40020040
 8003b5c:	40020058 	.word	0x40020058
 8003b60:	40020070 	.word	0x40020070
 8003b64:	40020088 	.word	0x40020088
 8003b68:	400200a0 	.word	0x400200a0
 8003b6c:	400200b8 	.word	0x400200b8
 8003b70:	40020410 	.word	0x40020410
 8003b74:	40020428 	.word	0x40020428
 8003b78:	40020440 	.word	0x40020440
 8003b7c:	40020458 	.word	0x40020458
 8003b80:	40020470 	.word	0x40020470
 8003b84:	40020488 	.word	0x40020488
 8003b88:	400204a0 	.word	0x400204a0
 8003b8c:	400204b8 	.word	0x400204b8
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0302 	and.w	r3, r3, #2
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	bf14      	ite	ne
 8003b9e:	2301      	movne	r3, #1
 8003ba0:	2300      	moveq	r3, #0
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	f000 8087 	beq.w	8003cb8 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bae:	f003 031f 	and.w	r3, r3, #31
 8003bb2:	2220      	movs	r2, #32
 8003bb4:	409a      	lsls	r2, r3
 8003bb6:	6a3b      	ldr	r3, [r7, #32]
 8003bb8:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b04      	cmp	r3, #4
 8003bc4:	d139      	bne.n	8003c3a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f022 0216 	bic.w	r2, r2, #22
 8003bd4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	695a      	ldr	r2, [r3, #20]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003be4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d103      	bne.n	8003bf6 <HAL_DMA_IRQHandler+0x736>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d007      	beq.n	8003c06 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f022 0208 	bic.w	r2, r2, #8
 8003c04:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c0a:	f003 031f 	and.w	r3, r3, #31
 8003c0e:	223f      	movs	r2, #63	@ 0x3f
 8003c10:	409a      	lsls	r2, r3
 8003c12:	6a3b      	ldr	r3, [r7, #32]
 8003c14:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	f000 8382 	beq.w	8004334 <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	4798      	blx	r3
          }
          return;
 8003c38:	e37c      	b.n	8004334 <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d018      	beq.n	8003c7a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d108      	bne.n	8003c68 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d02c      	beq.n	8003cb8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	4798      	blx	r3
 8003c66:	e027      	b.n	8003cb8 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d023      	beq.n	8003cb8 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	4798      	blx	r3
 8003c78:	e01e      	b.n	8003cb8 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d10f      	bne.n	8003ca8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f022 0210 	bic.w	r2, r2, #16
 8003c96:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d003      	beq.n	8003cb8 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f000 833e 	beq.w	800433e <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	f000 8088 	beq.w	8003de0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2204      	movs	r2, #4
 8003cd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a89      	ldr	r2, [pc, #548]	@ (8003f04 <HAL_DMA_IRQHandler+0xa44>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d04a      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x8b8>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a88      	ldr	r2, [pc, #544]	@ (8003f08 <HAL_DMA_IRQHandler+0xa48>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d045      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x8b8>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a86      	ldr	r2, [pc, #536]	@ (8003f0c <HAL_DMA_IRQHandler+0xa4c>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d040      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x8b8>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a85      	ldr	r2, [pc, #532]	@ (8003f10 <HAL_DMA_IRQHandler+0xa50>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d03b      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x8b8>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a83      	ldr	r2, [pc, #524]	@ (8003f14 <HAL_DMA_IRQHandler+0xa54>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d036      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x8b8>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a82      	ldr	r2, [pc, #520]	@ (8003f18 <HAL_DMA_IRQHandler+0xa58>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d031      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x8b8>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a80      	ldr	r2, [pc, #512]	@ (8003f1c <HAL_DMA_IRQHandler+0xa5c>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d02c      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x8b8>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a7f      	ldr	r2, [pc, #508]	@ (8003f20 <HAL_DMA_IRQHandler+0xa60>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d027      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x8b8>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a7d      	ldr	r2, [pc, #500]	@ (8003f24 <HAL_DMA_IRQHandler+0xa64>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d022      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x8b8>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a7c      	ldr	r2, [pc, #496]	@ (8003f28 <HAL_DMA_IRQHandler+0xa68>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d01d      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x8b8>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a7a      	ldr	r2, [pc, #488]	@ (8003f2c <HAL_DMA_IRQHandler+0xa6c>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d018      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x8b8>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a79      	ldr	r2, [pc, #484]	@ (8003f30 <HAL_DMA_IRQHandler+0xa70>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d013      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x8b8>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a77      	ldr	r2, [pc, #476]	@ (8003f34 <HAL_DMA_IRQHandler+0xa74>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d00e      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x8b8>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a76      	ldr	r2, [pc, #472]	@ (8003f38 <HAL_DMA_IRQHandler+0xa78>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d009      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x8b8>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a74      	ldr	r2, [pc, #464]	@ (8003f3c <HAL_DMA_IRQHandler+0xa7c>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d004      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x8b8>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a73      	ldr	r2, [pc, #460]	@ (8003f40 <HAL_DMA_IRQHandler+0xa80>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d108      	bne.n	8003d8a <HAL_DMA_IRQHandler+0x8ca>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f022 0201 	bic.w	r2, r2, #1
 8003d86:	601a      	str	r2, [r3, #0]
 8003d88:	e007      	b.n	8003d9a <HAL_DMA_IRQHandler+0x8da>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 0201 	bic.w	r2, r2, #1
 8003d98:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	3301      	adds	r3, #1
 8003d9e:	60fb      	str	r3, [r7, #12]
 8003da0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d307      	bcc.n	8003db6 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0301 	and.w	r3, r3, #1
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1f2      	bne.n	8003d9a <HAL_DMA_IRQHandler+0x8da>
 8003db4:	e000      	b.n	8003db8 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003db6:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d004      	beq.n	8003dd0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2203      	movs	r2, #3
 8003dca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003dce:	e003      	b.n	8003dd8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f000 82aa 	beq.w	800433e <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	4798      	blx	r3
 8003df2:	e2a4      	b.n	800433e <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a52      	ldr	r2, [pc, #328]	@ (8003f44 <HAL_DMA_IRQHandler+0xa84>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d04a      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x9d4>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a51      	ldr	r2, [pc, #324]	@ (8003f48 <HAL_DMA_IRQHandler+0xa88>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d045      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x9d4>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a4f      	ldr	r2, [pc, #316]	@ (8003f4c <HAL_DMA_IRQHandler+0xa8c>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d040      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x9d4>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a4e      	ldr	r2, [pc, #312]	@ (8003f50 <HAL_DMA_IRQHandler+0xa90>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d03b      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x9d4>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a4c      	ldr	r2, [pc, #304]	@ (8003f54 <HAL_DMA_IRQHandler+0xa94>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d036      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x9d4>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a4b      	ldr	r2, [pc, #300]	@ (8003f58 <HAL_DMA_IRQHandler+0xa98>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d031      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x9d4>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a49      	ldr	r2, [pc, #292]	@ (8003f5c <HAL_DMA_IRQHandler+0xa9c>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d02c      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x9d4>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a48      	ldr	r2, [pc, #288]	@ (8003f60 <HAL_DMA_IRQHandler+0xaa0>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d027      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x9d4>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a46      	ldr	r2, [pc, #280]	@ (8003f64 <HAL_DMA_IRQHandler+0xaa4>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d022      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x9d4>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a45      	ldr	r2, [pc, #276]	@ (8003f68 <HAL_DMA_IRQHandler+0xaa8>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d01d      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x9d4>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a43      	ldr	r2, [pc, #268]	@ (8003f6c <HAL_DMA_IRQHandler+0xaac>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d018      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x9d4>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a42      	ldr	r2, [pc, #264]	@ (8003f70 <HAL_DMA_IRQHandler+0xab0>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d013      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x9d4>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a40      	ldr	r2, [pc, #256]	@ (8003f74 <HAL_DMA_IRQHandler+0xab4>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d00e      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x9d4>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a3f      	ldr	r2, [pc, #252]	@ (8003f78 <HAL_DMA_IRQHandler+0xab8>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d009      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x9d4>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a3d      	ldr	r2, [pc, #244]	@ (8003f7c <HAL_DMA_IRQHandler+0xabc>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d004      	beq.n	8003e94 <HAL_DMA_IRQHandler+0x9d4>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a3c      	ldr	r2, [pc, #240]	@ (8003f80 <HAL_DMA_IRQHandler+0xac0>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d101      	bne.n	8003e98 <HAL_DMA_IRQHandler+0x9d8>
 8003e94:	2301      	movs	r3, #1
 8003e96:	e000      	b.n	8003e9a <HAL_DMA_IRQHandler+0x9da>
 8003e98:	2300      	movs	r3, #0
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	f000 824f 	beq.w	800433e <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eac:	f003 031f 	and.w	r3, r3, #31
 8003eb0:	2204      	movs	r2, #4
 8003eb2:	409a      	lsls	r2, r3
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	f000 80dd 	beq.w	8004078 <HAL_DMA_IRQHandler+0xbb8>
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	f003 0304 	and.w	r3, r3, #4
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	f000 80d7 	beq.w	8004078 <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ece:	f003 031f 	and.w	r3, r3, #31
 8003ed2:	2204      	movs	r2, #4
 8003ed4:	409a      	lsls	r2, r3
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d059      	beq.n	8003f98 <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d14a      	bne.n	8003f84 <HAL_DMA_IRQHandler+0xac4>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	f000 8220 	beq.w	8004338 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f00:	e21a      	b.n	8004338 <HAL_DMA_IRQHandler+0xe78>
 8003f02:	bf00      	nop
 8003f04:	40020010 	.word	0x40020010
 8003f08:	40020028 	.word	0x40020028
 8003f0c:	40020040 	.word	0x40020040
 8003f10:	40020058 	.word	0x40020058
 8003f14:	40020070 	.word	0x40020070
 8003f18:	40020088 	.word	0x40020088
 8003f1c:	400200a0 	.word	0x400200a0
 8003f20:	400200b8 	.word	0x400200b8
 8003f24:	40020410 	.word	0x40020410
 8003f28:	40020428 	.word	0x40020428
 8003f2c:	40020440 	.word	0x40020440
 8003f30:	40020458 	.word	0x40020458
 8003f34:	40020470 	.word	0x40020470
 8003f38:	40020488 	.word	0x40020488
 8003f3c:	400204a0 	.word	0x400204a0
 8003f40:	400204b8 	.word	0x400204b8
 8003f44:	48022c08 	.word	0x48022c08
 8003f48:	48022c1c 	.word	0x48022c1c
 8003f4c:	48022c30 	.word	0x48022c30
 8003f50:	48022c44 	.word	0x48022c44
 8003f54:	48022c58 	.word	0x48022c58
 8003f58:	48022c6c 	.word	0x48022c6c
 8003f5c:	48022c80 	.word	0x48022c80
 8003f60:	48022c94 	.word	0x48022c94
 8003f64:	58025408 	.word	0x58025408
 8003f68:	5802541c 	.word	0x5802541c
 8003f6c:	58025430 	.word	0x58025430
 8003f70:	58025444 	.word	0x58025444
 8003f74:	58025458 	.word	0x58025458
 8003f78:	5802546c 	.word	0x5802546c
 8003f7c:	58025480 	.word	0x58025480
 8003f80:	58025494 	.word	0x58025494
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	f000 81d5 	beq.w	8004338 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f96:	e1cf      	b.n	8004338 <HAL_DMA_IRQHandler+0xe78>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	f003 0320 	and.w	r3, r3, #32
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d160      	bne.n	8004064 <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a7f      	ldr	r2, [pc, #508]	@ (80041a4 <HAL_DMA_IRQHandler+0xce4>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d04a      	beq.n	8004042 <HAL_DMA_IRQHandler+0xb82>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a7d      	ldr	r2, [pc, #500]	@ (80041a8 <HAL_DMA_IRQHandler+0xce8>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d045      	beq.n	8004042 <HAL_DMA_IRQHandler+0xb82>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a7c      	ldr	r2, [pc, #496]	@ (80041ac <HAL_DMA_IRQHandler+0xcec>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d040      	beq.n	8004042 <HAL_DMA_IRQHandler+0xb82>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a7a      	ldr	r2, [pc, #488]	@ (80041b0 <HAL_DMA_IRQHandler+0xcf0>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d03b      	beq.n	8004042 <HAL_DMA_IRQHandler+0xb82>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a79      	ldr	r2, [pc, #484]	@ (80041b4 <HAL_DMA_IRQHandler+0xcf4>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d036      	beq.n	8004042 <HAL_DMA_IRQHandler+0xb82>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a77      	ldr	r2, [pc, #476]	@ (80041b8 <HAL_DMA_IRQHandler+0xcf8>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d031      	beq.n	8004042 <HAL_DMA_IRQHandler+0xb82>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a76      	ldr	r2, [pc, #472]	@ (80041bc <HAL_DMA_IRQHandler+0xcfc>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d02c      	beq.n	8004042 <HAL_DMA_IRQHandler+0xb82>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a74      	ldr	r2, [pc, #464]	@ (80041c0 <HAL_DMA_IRQHandler+0xd00>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d027      	beq.n	8004042 <HAL_DMA_IRQHandler+0xb82>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a73      	ldr	r2, [pc, #460]	@ (80041c4 <HAL_DMA_IRQHandler+0xd04>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d022      	beq.n	8004042 <HAL_DMA_IRQHandler+0xb82>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a71      	ldr	r2, [pc, #452]	@ (80041c8 <HAL_DMA_IRQHandler+0xd08>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d01d      	beq.n	8004042 <HAL_DMA_IRQHandler+0xb82>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a70      	ldr	r2, [pc, #448]	@ (80041cc <HAL_DMA_IRQHandler+0xd0c>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d018      	beq.n	8004042 <HAL_DMA_IRQHandler+0xb82>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a6e      	ldr	r2, [pc, #440]	@ (80041d0 <HAL_DMA_IRQHandler+0xd10>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d013      	beq.n	8004042 <HAL_DMA_IRQHandler+0xb82>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a6d      	ldr	r2, [pc, #436]	@ (80041d4 <HAL_DMA_IRQHandler+0xd14>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d00e      	beq.n	8004042 <HAL_DMA_IRQHandler+0xb82>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a6b      	ldr	r2, [pc, #428]	@ (80041d8 <HAL_DMA_IRQHandler+0xd18>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d009      	beq.n	8004042 <HAL_DMA_IRQHandler+0xb82>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a6a      	ldr	r2, [pc, #424]	@ (80041dc <HAL_DMA_IRQHandler+0xd1c>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d004      	beq.n	8004042 <HAL_DMA_IRQHandler+0xb82>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a68      	ldr	r2, [pc, #416]	@ (80041e0 <HAL_DMA_IRQHandler+0xd20>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d108      	bne.n	8004054 <HAL_DMA_IRQHandler+0xb94>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f022 0208 	bic.w	r2, r2, #8
 8004050:	601a      	str	r2, [r3, #0]
 8004052:	e007      	b.n	8004064 <HAL_DMA_IRQHandler+0xba4>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f022 0204 	bic.w	r2, r2, #4
 8004062:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004068:	2b00      	cmp	r3, #0
 800406a:	f000 8165 	beq.w	8004338 <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004076:	e15f      	b.n	8004338 <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800407c:	f003 031f 	and.w	r3, r3, #31
 8004080:	2202      	movs	r2, #2
 8004082:	409a      	lsls	r2, r3
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	4013      	ands	r3, r2
 8004088:	2b00      	cmp	r3, #0
 800408a:	f000 80c5 	beq.w	8004218 <HAL_DMA_IRQHandler+0xd58>
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	f003 0302 	and.w	r3, r3, #2
 8004094:	2b00      	cmp	r3, #0
 8004096:	f000 80bf 	beq.w	8004218 <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800409e:	f003 031f 	and.w	r3, r3, #31
 80040a2:	2202      	movs	r2, #2
 80040a4:	409a      	lsls	r2, r3
 80040a6:	69fb      	ldr	r3, [r7, #28]
 80040a8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d018      	beq.n	80040e6 <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d109      	bne.n	80040d2 <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	f000 813a 	beq.w	800433c <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040d0:	e134      	b.n	800433c <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	f000 8130 	beq.w	800433c <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040e4:	e12a      	b.n	800433c <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	f003 0320 	and.w	r3, r3, #32
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	f040 8089 	bne.w	8004204 <HAL_DMA_IRQHandler+0xd44>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a2b      	ldr	r2, [pc, #172]	@ (80041a4 <HAL_DMA_IRQHandler+0xce4>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d04a      	beq.n	8004192 <HAL_DMA_IRQHandler+0xcd2>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a29      	ldr	r2, [pc, #164]	@ (80041a8 <HAL_DMA_IRQHandler+0xce8>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d045      	beq.n	8004192 <HAL_DMA_IRQHandler+0xcd2>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a28      	ldr	r2, [pc, #160]	@ (80041ac <HAL_DMA_IRQHandler+0xcec>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d040      	beq.n	8004192 <HAL_DMA_IRQHandler+0xcd2>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a26      	ldr	r2, [pc, #152]	@ (80041b0 <HAL_DMA_IRQHandler+0xcf0>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d03b      	beq.n	8004192 <HAL_DMA_IRQHandler+0xcd2>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a25      	ldr	r2, [pc, #148]	@ (80041b4 <HAL_DMA_IRQHandler+0xcf4>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d036      	beq.n	8004192 <HAL_DMA_IRQHandler+0xcd2>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a23      	ldr	r2, [pc, #140]	@ (80041b8 <HAL_DMA_IRQHandler+0xcf8>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d031      	beq.n	8004192 <HAL_DMA_IRQHandler+0xcd2>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a22      	ldr	r2, [pc, #136]	@ (80041bc <HAL_DMA_IRQHandler+0xcfc>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d02c      	beq.n	8004192 <HAL_DMA_IRQHandler+0xcd2>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a20      	ldr	r2, [pc, #128]	@ (80041c0 <HAL_DMA_IRQHandler+0xd00>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d027      	beq.n	8004192 <HAL_DMA_IRQHandler+0xcd2>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a1f      	ldr	r2, [pc, #124]	@ (80041c4 <HAL_DMA_IRQHandler+0xd04>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d022      	beq.n	8004192 <HAL_DMA_IRQHandler+0xcd2>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a1d      	ldr	r2, [pc, #116]	@ (80041c8 <HAL_DMA_IRQHandler+0xd08>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d01d      	beq.n	8004192 <HAL_DMA_IRQHandler+0xcd2>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a1c      	ldr	r2, [pc, #112]	@ (80041cc <HAL_DMA_IRQHandler+0xd0c>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d018      	beq.n	8004192 <HAL_DMA_IRQHandler+0xcd2>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a1a      	ldr	r2, [pc, #104]	@ (80041d0 <HAL_DMA_IRQHandler+0xd10>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d013      	beq.n	8004192 <HAL_DMA_IRQHandler+0xcd2>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a19      	ldr	r2, [pc, #100]	@ (80041d4 <HAL_DMA_IRQHandler+0xd14>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d00e      	beq.n	8004192 <HAL_DMA_IRQHandler+0xcd2>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a17      	ldr	r2, [pc, #92]	@ (80041d8 <HAL_DMA_IRQHandler+0xd18>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d009      	beq.n	8004192 <HAL_DMA_IRQHandler+0xcd2>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a16      	ldr	r2, [pc, #88]	@ (80041dc <HAL_DMA_IRQHandler+0xd1c>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d004      	beq.n	8004192 <HAL_DMA_IRQHandler+0xcd2>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a14      	ldr	r2, [pc, #80]	@ (80041e0 <HAL_DMA_IRQHandler+0xd20>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d128      	bne.n	80041e4 <HAL_DMA_IRQHandler+0xd24>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f022 0214 	bic.w	r2, r2, #20
 80041a0:	601a      	str	r2, [r3, #0]
 80041a2:	e027      	b.n	80041f4 <HAL_DMA_IRQHandler+0xd34>
 80041a4:	40020010 	.word	0x40020010
 80041a8:	40020028 	.word	0x40020028
 80041ac:	40020040 	.word	0x40020040
 80041b0:	40020058 	.word	0x40020058
 80041b4:	40020070 	.word	0x40020070
 80041b8:	40020088 	.word	0x40020088
 80041bc:	400200a0 	.word	0x400200a0
 80041c0:	400200b8 	.word	0x400200b8
 80041c4:	40020410 	.word	0x40020410
 80041c8:	40020428 	.word	0x40020428
 80041cc:	40020440 	.word	0x40020440
 80041d0:	40020458 	.word	0x40020458
 80041d4:	40020470 	.word	0x40020470
 80041d8:	40020488 	.word	0x40020488
 80041dc:	400204a0 	.word	0x400204a0
 80041e0:	400204b8 	.word	0x400204b8
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f022 020a 	bic.w	r2, r2, #10
 80041f2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004208:	2b00      	cmp	r3, #0
 800420a:	f000 8097 	beq.w	800433c <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004216:	e091      	b.n	800433c <HAL_DMA_IRQHandler+0xe7c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800421c:	f003 031f 	and.w	r3, r3, #31
 8004220:	2208      	movs	r2, #8
 8004222:	409a      	lsls	r2, r3
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	4013      	ands	r3, r2
 8004228:	2b00      	cmp	r3, #0
 800422a:	f000 8088 	beq.w	800433e <HAL_DMA_IRQHandler+0xe7e>
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	f003 0308 	and.w	r3, r3, #8
 8004234:	2b00      	cmp	r3, #0
 8004236:	f000 8082 	beq.w	800433e <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a41      	ldr	r2, [pc, #260]	@ (8004344 <HAL_DMA_IRQHandler+0xe84>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d04a      	beq.n	80042da <HAL_DMA_IRQHandler+0xe1a>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a3f      	ldr	r2, [pc, #252]	@ (8004348 <HAL_DMA_IRQHandler+0xe88>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d045      	beq.n	80042da <HAL_DMA_IRQHandler+0xe1a>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a3e      	ldr	r2, [pc, #248]	@ (800434c <HAL_DMA_IRQHandler+0xe8c>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d040      	beq.n	80042da <HAL_DMA_IRQHandler+0xe1a>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a3c      	ldr	r2, [pc, #240]	@ (8004350 <HAL_DMA_IRQHandler+0xe90>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d03b      	beq.n	80042da <HAL_DMA_IRQHandler+0xe1a>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a3b      	ldr	r2, [pc, #236]	@ (8004354 <HAL_DMA_IRQHandler+0xe94>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d036      	beq.n	80042da <HAL_DMA_IRQHandler+0xe1a>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a39      	ldr	r2, [pc, #228]	@ (8004358 <HAL_DMA_IRQHandler+0xe98>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d031      	beq.n	80042da <HAL_DMA_IRQHandler+0xe1a>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a38      	ldr	r2, [pc, #224]	@ (800435c <HAL_DMA_IRQHandler+0xe9c>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d02c      	beq.n	80042da <HAL_DMA_IRQHandler+0xe1a>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a36      	ldr	r2, [pc, #216]	@ (8004360 <HAL_DMA_IRQHandler+0xea0>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d027      	beq.n	80042da <HAL_DMA_IRQHandler+0xe1a>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a35      	ldr	r2, [pc, #212]	@ (8004364 <HAL_DMA_IRQHandler+0xea4>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d022      	beq.n	80042da <HAL_DMA_IRQHandler+0xe1a>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a33      	ldr	r2, [pc, #204]	@ (8004368 <HAL_DMA_IRQHandler+0xea8>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d01d      	beq.n	80042da <HAL_DMA_IRQHandler+0xe1a>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a32      	ldr	r2, [pc, #200]	@ (800436c <HAL_DMA_IRQHandler+0xeac>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d018      	beq.n	80042da <HAL_DMA_IRQHandler+0xe1a>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a30      	ldr	r2, [pc, #192]	@ (8004370 <HAL_DMA_IRQHandler+0xeb0>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d013      	beq.n	80042da <HAL_DMA_IRQHandler+0xe1a>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a2f      	ldr	r2, [pc, #188]	@ (8004374 <HAL_DMA_IRQHandler+0xeb4>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d00e      	beq.n	80042da <HAL_DMA_IRQHandler+0xe1a>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a2d      	ldr	r2, [pc, #180]	@ (8004378 <HAL_DMA_IRQHandler+0xeb8>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d009      	beq.n	80042da <HAL_DMA_IRQHandler+0xe1a>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a2c      	ldr	r2, [pc, #176]	@ (800437c <HAL_DMA_IRQHandler+0xebc>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d004      	beq.n	80042da <HAL_DMA_IRQHandler+0xe1a>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a2a      	ldr	r2, [pc, #168]	@ (8004380 <HAL_DMA_IRQHandler+0xec0>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d108      	bne.n	80042ec <HAL_DMA_IRQHandler+0xe2c>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f022 021c 	bic.w	r2, r2, #28
 80042e8:	601a      	str	r2, [r3, #0]
 80042ea:	e007      	b.n	80042fc <HAL_DMA_IRQHandler+0xe3c>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f022 020e 	bic.w	r2, r2, #14
 80042fa:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004300:	f003 031f 	and.w	r3, r3, #31
 8004304:	2201      	movs	r2, #1
 8004306:	409a      	lsls	r2, r3
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2201      	movs	r2, #1
 8004316:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004326:	2b00      	cmp	r3, #0
 8004328:	d009      	beq.n	800433e <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	4798      	blx	r3
 8004332:	e004      	b.n	800433e <HAL_DMA_IRQHandler+0xe7e>
          return;
 8004334:	bf00      	nop
 8004336:	e002      	b.n	800433e <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004338:	bf00      	nop
 800433a:	e000      	b.n	800433e <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800433c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800433e:	3728      	adds	r7, #40	@ 0x28
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	40020010 	.word	0x40020010
 8004348:	40020028 	.word	0x40020028
 800434c:	40020040 	.word	0x40020040
 8004350:	40020058 	.word	0x40020058
 8004354:	40020070 	.word	0x40020070
 8004358:	40020088 	.word	0x40020088
 800435c:	400200a0 	.word	0x400200a0
 8004360:	400200b8 	.word	0x400200b8
 8004364:	40020410 	.word	0x40020410
 8004368:	40020428 	.word	0x40020428
 800436c:	40020440 	.word	0x40020440
 8004370:	40020458 	.word	0x40020458
 8004374:	40020470 	.word	0x40020470
 8004378:	40020488 	.word	0x40020488
 800437c:	400204a0 	.word	0x400204a0
 8004380:	400204b8 	.word	0x400204b8

08004384 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004392:	b2db      	uxtb	r3, r3
}
 8004394:	4618      	mov	r0, r3
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr

080043a0 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	370c      	adds	r7, #12
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr

080043b8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b087      	sub	sp, #28
 80043bc:	af00      	add	r7, sp, #0
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	607a      	str	r2, [r7, #4]
 80043c4:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ca:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d0:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a7f      	ldr	r2, [pc, #508]	@ (80045d4 <DMA_SetConfig+0x21c>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d072      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a7d      	ldr	r2, [pc, #500]	@ (80045d8 <DMA_SetConfig+0x220>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d06d      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a7c      	ldr	r2, [pc, #496]	@ (80045dc <DMA_SetConfig+0x224>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d068      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a7a      	ldr	r2, [pc, #488]	@ (80045e0 <DMA_SetConfig+0x228>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d063      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a79      	ldr	r2, [pc, #484]	@ (80045e4 <DMA_SetConfig+0x22c>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d05e      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a77      	ldr	r2, [pc, #476]	@ (80045e8 <DMA_SetConfig+0x230>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d059      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a76      	ldr	r2, [pc, #472]	@ (80045ec <DMA_SetConfig+0x234>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d054      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a74      	ldr	r2, [pc, #464]	@ (80045f0 <DMA_SetConfig+0x238>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d04f      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a73      	ldr	r2, [pc, #460]	@ (80045f4 <DMA_SetConfig+0x23c>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d04a      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a71      	ldr	r2, [pc, #452]	@ (80045f8 <DMA_SetConfig+0x240>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d045      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a70      	ldr	r2, [pc, #448]	@ (80045fc <DMA_SetConfig+0x244>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d040      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a6e      	ldr	r2, [pc, #440]	@ (8004600 <DMA_SetConfig+0x248>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d03b      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a6d      	ldr	r2, [pc, #436]	@ (8004604 <DMA_SetConfig+0x24c>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d036      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a6b      	ldr	r2, [pc, #428]	@ (8004608 <DMA_SetConfig+0x250>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d031      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a6a      	ldr	r2, [pc, #424]	@ (800460c <DMA_SetConfig+0x254>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d02c      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a68      	ldr	r2, [pc, #416]	@ (8004610 <DMA_SetConfig+0x258>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d027      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a67      	ldr	r2, [pc, #412]	@ (8004614 <DMA_SetConfig+0x25c>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d022      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a65      	ldr	r2, [pc, #404]	@ (8004618 <DMA_SetConfig+0x260>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d01d      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a64      	ldr	r2, [pc, #400]	@ (800461c <DMA_SetConfig+0x264>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d018      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a62      	ldr	r2, [pc, #392]	@ (8004620 <DMA_SetConfig+0x268>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d013      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a61      	ldr	r2, [pc, #388]	@ (8004624 <DMA_SetConfig+0x26c>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d00e      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a5f      	ldr	r2, [pc, #380]	@ (8004628 <DMA_SetConfig+0x270>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d009      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a5e      	ldr	r2, [pc, #376]	@ (800462c <DMA_SetConfig+0x274>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d004      	beq.n	80044c2 <DMA_SetConfig+0x10a>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a5c      	ldr	r2, [pc, #368]	@ (8004630 <DMA_SetConfig+0x278>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d101      	bne.n	80044c6 <DMA_SetConfig+0x10e>
 80044c2:	2301      	movs	r3, #1
 80044c4:	e000      	b.n	80044c8 <DMA_SetConfig+0x110>
 80044c6:	2300      	movs	r3, #0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d00d      	beq.n	80044e8 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044d0:	68fa      	ldr	r2, [r7, #12]
 80044d2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80044d4:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d004      	beq.n	80044e8 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80044e6:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a39      	ldr	r2, [pc, #228]	@ (80045d4 <DMA_SetConfig+0x21c>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d04a      	beq.n	8004588 <DMA_SetConfig+0x1d0>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a38      	ldr	r2, [pc, #224]	@ (80045d8 <DMA_SetConfig+0x220>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d045      	beq.n	8004588 <DMA_SetConfig+0x1d0>
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a36      	ldr	r2, [pc, #216]	@ (80045dc <DMA_SetConfig+0x224>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d040      	beq.n	8004588 <DMA_SetConfig+0x1d0>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a35      	ldr	r2, [pc, #212]	@ (80045e0 <DMA_SetConfig+0x228>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d03b      	beq.n	8004588 <DMA_SetConfig+0x1d0>
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a33      	ldr	r2, [pc, #204]	@ (80045e4 <DMA_SetConfig+0x22c>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d036      	beq.n	8004588 <DMA_SetConfig+0x1d0>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a32      	ldr	r2, [pc, #200]	@ (80045e8 <DMA_SetConfig+0x230>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d031      	beq.n	8004588 <DMA_SetConfig+0x1d0>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a30      	ldr	r2, [pc, #192]	@ (80045ec <DMA_SetConfig+0x234>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d02c      	beq.n	8004588 <DMA_SetConfig+0x1d0>
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a2f      	ldr	r2, [pc, #188]	@ (80045f0 <DMA_SetConfig+0x238>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d027      	beq.n	8004588 <DMA_SetConfig+0x1d0>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a2d      	ldr	r2, [pc, #180]	@ (80045f4 <DMA_SetConfig+0x23c>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d022      	beq.n	8004588 <DMA_SetConfig+0x1d0>
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a2c      	ldr	r2, [pc, #176]	@ (80045f8 <DMA_SetConfig+0x240>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d01d      	beq.n	8004588 <DMA_SetConfig+0x1d0>
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a2a      	ldr	r2, [pc, #168]	@ (80045fc <DMA_SetConfig+0x244>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d018      	beq.n	8004588 <DMA_SetConfig+0x1d0>
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a29      	ldr	r2, [pc, #164]	@ (8004600 <DMA_SetConfig+0x248>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d013      	beq.n	8004588 <DMA_SetConfig+0x1d0>
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a27      	ldr	r2, [pc, #156]	@ (8004604 <DMA_SetConfig+0x24c>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d00e      	beq.n	8004588 <DMA_SetConfig+0x1d0>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a26      	ldr	r2, [pc, #152]	@ (8004608 <DMA_SetConfig+0x250>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d009      	beq.n	8004588 <DMA_SetConfig+0x1d0>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a24      	ldr	r2, [pc, #144]	@ (800460c <DMA_SetConfig+0x254>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d004      	beq.n	8004588 <DMA_SetConfig+0x1d0>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a23      	ldr	r2, [pc, #140]	@ (8004610 <DMA_SetConfig+0x258>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d101      	bne.n	800458c <DMA_SetConfig+0x1d4>
 8004588:	2301      	movs	r3, #1
 800458a:	e000      	b.n	800458e <DMA_SetConfig+0x1d6>
 800458c:	2300      	movs	r3, #0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d059      	beq.n	8004646 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004596:	f003 031f 	and.w	r3, r3, #31
 800459a:	223f      	movs	r2, #63	@ 0x3f
 800459c:	409a      	lsls	r2, r3
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80045b0:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	683a      	ldr	r2, [r7, #0]
 80045b8:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	2b40      	cmp	r3, #64	@ 0x40
 80045c0:	d138      	bne.n	8004634 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	687a      	ldr	r2, [r7, #4]
 80045c8:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	68ba      	ldr	r2, [r7, #8]
 80045d0:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80045d2:	e0ae      	b.n	8004732 <DMA_SetConfig+0x37a>
 80045d4:	40020010 	.word	0x40020010
 80045d8:	40020028 	.word	0x40020028
 80045dc:	40020040 	.word	0x40020040
 80045e0:	40020058 	.word	0x40020058
 80045e4:	40020070 	.word	0x40020070
 80045e8:	40020088 	.word	0x40020088
 80045ec:	400200a0 	.word	0x400200a0
 80045f0:	400200b8 	.word	0x400200b8
 80045f4:	40020410 	.word	0x40020410
 80045f8:	40020428 	.word	0x40020428
 80045fc:	40020440 	.word	0x40020440
 8004600:	40020458 	.word	0x40020458
 8004604:	40020470 	.word	0x40020470
 8004608:	40020488 	.word	0x40020488
 800460c:	400204a0 	.word	0x400204a0
 8004610:	400204b8 	.word	0x400204b8
 8004614:	58025408 	.word	0x58025408
 8004618:	5802541c 	.word	0x5802541c
 800461c:	58025430 	.word	0x58025430
 8004620:	58025444 	.word	0x58025444
 8004624:	58025458 	.word	0x58025458
 8004628:	5802546c 	.word	0x5802546c
 800462c:	58025480 	.word	0x58025480
 8004630:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68ba      	ldr	r2, [r7, #8]
 800463a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	60da      	str	r2, [r3, #12]
}
 8004644:	e075      	b.n	8004732 <DMA_SetConfig+0x37a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a3d      	ldr	r2, [pc, #244]	@ (8004740 <DMA_SetConfig+0x388>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d04a      	beq.n	80046e6 <DMA_SetConfig+0x32e>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a3b      	ldr	r2, [pc, #236]	@ (8004744 <DMA_SetConfig+0x38c>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d045      	beq.n	80046e6 <DMA_SetConfig+0x32e>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a3a      	ldr	r2, [pc, #232]	@ (8004748 <DMA_SetConfig+0x390>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d040      	beq.n	80046e6 <DMA_SetConfig+0x32e>
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a38      	ldr	r2, [pc, #224]	@ (800474c <DMA_SetConfig+0x394>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d03b      	beq.n	80046e6 <DMA_SetConfig+0x32e>
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a37      	ldr	r2, [pc, #220]	@ (8004750 <DMA_SetConfig+0x398>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d036      	beq.n	80046e6 <DMA_SetConfig+0x32e>
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a35      	ldr	r2, [pc, #212]	@ (8004754 <DMA_SetConfig+0x39c>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d031      	beq.n	80046e6 <DMA_SetConfig+0x32e>
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a34      	ldr	r2, [pc, #208]	@ (8004758 <DMA_SetConfig+0x3a0>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d02c      	beq.n	80046e6 <DMA_SetConfig+0x32e>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a32      	ldr	r2, [pc, #200]	@ (800475c <DMA_SetConfig+0x3a4>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d027      	beq.n	80046e6 <DMA_SetConfig+0x32e>
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a31      	ldr	r2, [pc, #196]	@ (8004760 <DMA_SetConfig+0x3a8>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d022      	beq.n	80046e6 <DMA_SetConfig+0x32e>
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a2f      	ldr	r2, [pc, #188]	@ (8004764 <DMA_SetConfig+0x3ac>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d01d      	beq.n	80046e6 <DMA_SetConfig+0x32e>
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a2e      	ldr	r2, [pc, #184]	@ (8004768 <DMA_SetConfig+0x3b0>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d018      	beq.n	80046e6 <DMA_SetConfig+0x32e>
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a2c      	ldr	r2, [pc, #176]	@ (800476c <DMA_SetConfig+0x3b4>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d013      	beq.n	80046e6 <DMA_SetConfig+0x32e>
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a2b      	ldr	r2, [pc, #172]	@ (8004770 <DMA_SetConfig+0x3b8>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d00e      	beq.n	80046e6 <DMA_SetConfig+0x32e>
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a29      	ldr	r2, [pc, #164]	@ (8004774 <DMA_SetConfig+0x3bc>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d009      	beq.n	80046e6 <DMA_SetConfig+0x32e>
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a28      	ldr	r2, [pc, #160]	@ (8004778 <DMA_SetConfig+0x3c0>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d004      	beq.n	80046e6 <DMA_SetConfig+0x32e>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a26      	ldr	r2, [pc, #152]	@ (800477c <DMA_SetConfig+0x3c4>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d101      	bne.n	80046ea <DMA_SetConfig+0x332>
 80046e6:	2301      	movs	r3, #1
 80046e8:	e000      	b.n	80046ec <DMA_SetConfig+0x334>
 80046ea:	2300      	movs	r3, #0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d020      	beq.n	8004732 <DMA_SetConfig+0x37a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046f4:	f003 031f 	and.w	r3, r3, #31
 80046f8:	2201      	movs	r2, #1
 80046fa:	409a      	lsls	r2, r3
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	2b40      	cmp	r3, #64	@ 0x40
 800470e:	d108      	bne.n	8004722 <DMA_SetConfig+0x36a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	68ba      	ldr	r2, [r7, #8]
 800471e:	60da      	str	r2, [r3, #12]
}
 8004720:	e007      	b.n	8004732 <DMA_SetConfig+0x37a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	68ba      	ldr	r2, [r7, #8]
 8004728:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	60da      	str	r2, [r3, #12]
}
 8004732:	bf00      	nop
 8004734:	371c      	adds	r7, #28
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	48022c08 	.word	0x48022c08
 8004744:	48022c1c 	.word	0x48022c1c
 8004748:	48022c30 	.word	0x48022c30
 800474c:	48022c44 	.word	0x48022c44
 8004750:	48022c58 	.word	0x48022c58
 8004754:	48022c6c 	.word	0x48022c6c
 8004758:	48022c80 	.word	0x48022c80
 800475c:	48022c94 	.word	0x48022c94
 8004760:	58025408 	.word	0x58025408
 8004764:	5802541c 	.word	0x5802541c
 8004768:	58025430 	.word	0x58025430
 800476c:	58025444 	.word	0x58025444
 8004770:	58025458 	.word	0x58025458
 8004774:	5802546c 	.word	0x5802546c
 8004778:	58025480 	.word	0x58025480
 800477c:	58025494 	.word	0x58025494

08004780 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004780:	b480      	push	{r7}
 8004782:	b085      	sub	sp, #20
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a42      	ldr	r2, [pc, #264]	@ (8004898 <DMA_CalcBaseAndBitshift+0x118>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d04a      	beq.n	8004828 <DMA_CalcBaseAndBitshift+0xa8>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a41      	ldr	r2, [pc, #260]	@ (800489c <DMA_CalcBaseAndBitshift+0x11c>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d045      	beq.n	8004828 <DMA_CalcBaseAndBitshift+0xa8>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a3f      	ldr	r2, [pc, #252]	@ (80048a0 <DMA_CalcBaseAndBitshift+0x120>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d040      	beq.n	8004828 <DMA_CalcBaseAndBitshift+0xa8>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a3e      	ldr	r2, [pc, #248]	@ (80048a4 <DMA_CalcBaseAndBitshift+0x124>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d03b      	beq.n	8004828 <DMA_CalcBaseAndBitshift+0xa8>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a3c      	ldr	r2, [pc, #240]	@ (80048a8 <DMA_CalcBaseAndBitshift+0x128>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d036      	beq.n	8004828 <DMA_CalcBaseAndBitshift+0xa8>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a3b      	ldr	r2, [pc, #236]	@ (80048ac <DMA_CalcBaseAndBitshift+0x12c>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d031      	beq.n	8004828 <DMA_CalcBaseAndBitshift+0xa8>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a39      	ldr	r2, [pc, #228]	@ (80048b0 <DMA_CalcBaseAndBitshift+0x130>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d02c      	beq.n	8004828 <DMA_CalcBaseAndBitshift+0xa8>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a38      	ldr	r2, [pc, #224]	@ (80048b4 <DMA_CalcBaseAndBitshift+0x134>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d027      	beq.n	8004828 <DMA_CalcBaseAndBitshift+0xa8>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a36      	ldr	r2, [pc, #216]	@ (80048b8 <DMA_CalcBaseAndBitshift+0x138>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d022      	beq.n	8004828 <DMA_CalcBaseAndBitshift+0xa8>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a35      	ldr	r2, [pc, #212]	@ (80048bc <DMA_CalcBaseAndBitshift+0x13c>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d01d      	beq.n	8004828 <DMA_CalcBaseAndBitshift+0xa8>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a33      	ldr	r2, [pc, #204]	@ (80048c0 <DMA_CalcBaseAndBitshift+0x140>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d018      	beq.n	8004828 <DMA_CalcBaseAndBitshift+0xa8>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a32      	ldr	r2, [pc, #200]	@ (80048c4 <DMA_CalcBaseAndBitshift+0x144>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d013      	beq.n	8004828 <DMA_CalcBaseAndBitshift+0xa8>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a30      	ldr	r2, [pc, #192]	@ (80048c8 <DMA_CalcBaseAndBitshift+0x148>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d00e      	beq.n	8004828 <DMA_CalcBaseAndBitshift+0xa8>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a2f      	ldr	r2, [pc, #188]	@ (80048cc <DMA_CalcBaseAndBitshift+0x14c>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d009      	beq.n	8004828 <DMA_CalcBaseAndBitshift+0xa8>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a2d      	ldr	r2, [pc, #180]	@ (80048d0 <DMA_CalcBaseAndBitshift+0x150>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d004      	beq.n	8004828 <DMA_CalcBaseAndBitshift+0xa8>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a2c      	ldr	r2, [pc, #176]	@ (80048d4 <DMA_CalcBaseAndBitshift+0x154>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d101      	bne.n	800482c <DMA_CalcBaseAndBitshift+0xac>
 8004828:	2301      	movs	r3, #1
 800482a:	e000      	b.n	800482e <DMA_CalcBaseAndBitshift+0xae>
 800482c:	2300      	movs	r3, #0
 800482e:	2b00      	cmp	r3, #0
 8004830:	d024      	beq.n	800487c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	b2db      	uxtb	r3, r3
 8004838:	3b10      	subs	r3, #16
 800483a:	4a27      	ldr	r2, [pc, #156]	@ (80048d8 <DMA_CalcBaseAndBitshift+0x158>)
 800483c:	fba2 2303 	umull	r2, r3, r2, r3
 8004840:	091b      	lsrs	r3, r3, #4
 8004842:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f003 0307 	and.w	r3, r3, #7
 800484a:	4a24      	ldr	r2, [pc, #144]	@ (80048dc <DMA_CalcBaseAndBitshift+0x15c>)
 800484c:	5cd3      	ldrb	r3, [r2, r3]
 800484e:	461a      	mov	r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2b03      	cmp	r3, #3
 8004858:	d908      	bls.n	800486c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	461a      	mov	r2, r3
 8004860:	4b1f      	ldr	r3, [pc, #124]	@ (80048e0 <DMA_CalcBaseAndBitshift+0x160>)
 8004862:	4013      	ands	r3, r2
 8004864:	1d1a      	adds	r2, r3, #4
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	659a      	str	r2, [r3, #88]	@ 0x58
 800486a:	e00d      	b.n	8004888 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	461a      	mov	r2, r3
 8004872:	4b1b      	ldr	r3, [pc, #108]	@ (80048e0 <DMA_CalcBaseAndBitshift+0x160>)
 8004874:	4013      	ands	r3, r2
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	6593      	str	r3, [r2, #88]	@ 0x58
 800487a:	e005      	b.n	8004888 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800488c:	4618      	mov	r0, r3
 800488e:	3714      	adds	r7, #20
 8004890:	46bd      	mov	sp, r7
 8004892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004896:	4770      	bx	lr
 8004898:	40020010 	.word	0x40020010
 800489c:	40020028 	.word	0x40020028
 80048a0:	40020040 	.word	0x40020040
 80048a4:	40020058 	.word	0x40020058
 80048a8:	40020070 	.word	0x40020070
 80048ac:	40020088 	.word	0x40020088
 80048b0:	400200a0 	.word	0x400200a0
 80048b4:	400200b8 	.word	0x400200b8
 80048b8:	40020410 	.word	0x40020410
 80048bc:	40020428 	.word	0x40020428
 80048c0:	40020440 	.word	0x40020440
 80048c4:	40020458 	.word	0x40020458
 80048c8:	40020470 	.word	0x40020470
 80048cc:	40020488 	.word	0x40020488
 80048d0:	400204a0 	.word	0x400204a0
 80048d4:	400204b8 	.word	0x400204b8
 80048d8:	aaaaaaab 	.word	0xaaaaaaab
 80048dc:	08014044 	.word	0x08014044
 80048e0:	fffffc00 	.word	0xfffffc00

080048e4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b085      	sub	sp, #20
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048ec:	2300      	movs	r3, #0
 80048ee:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	699b      	ldr	r3, [r3, #24]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d120      	bne.n	800493a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048fc:	2b03      	cmp	r3, #3
 80048fe:	d858      	bhi.n	80049b2 <DMA_CheckFifoParam+0xce>
 8004900:	a201      	add	r2, pc, #4	@ (adr r2, 8004908 <DMA_CheckFifoParam+0x24>)
 8004902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004906:	bf00      	nop
 8004908:	08004919 	.word	0x08004919
 800490c:	0800492b 	.word	0x0800492b
 8004910:	08004919 	.word	0x08004919
 8004914:	080049b3 	.word	0x080049b3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800491c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d048      	beq.n	80049b6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004928:	e045      	b.n	80049b6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800492e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004932:	d142      	bne.n	80049ba <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004938:	e03f      	b.n	80049ba <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004942:	d123      	bne.n	800498c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004948:	2b03      	cmp	r3, #3
 800494a:	d838      	bhi.n	80049be <DMA_CheckFifoParam+0xda>
 800494c:	a201      	add	r2, pc, #4	@ (adr r2, 8004954 <DMA_CheckFifoParam+0x70>)
 800494e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004952:	bf00      	nop
 8004954:	08004965 	.word	0x08004965
 8004958:	0800496b 	.word	0x0800496b
 800495c:	08004965 	.word	0x08004965
 8004960:	0800497d 	.word	0x0800497d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	73fb      	strb	r3, [r7, #15]
        break;
 8004968:	e030      	b.n	80049cc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800496e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d025      	beq.n	80049c2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800497a:	e022      	b.n	80049c2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004980:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004984:	d11f      	bne.n	80049c6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800498a:	e01c      	b.n	80049c6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004990:	2b02      	cmp	r3, #2
 8004992:	d902      	bls.n	800499a <DMA_CheckFifoParam+0xb6>
 8004994:	2b03      	cmp	r3, #3
 8004996:	d003      	beq.n	80049a0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004998:	e018      	b.n	80049cc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	73fb      	strb	r3, [r7, #15]
        break;
 800499e:	e015      	b.n	80049cc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00e      	beq.n	80049ca <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	73fb      	strb	r3, [r7, #15]
    break;
 80049b0:	e00b      	b.n	80049ca <DMA_CheckFifoParam+0xe6>
        break;
 80049b2:	bf00      	nop
 80049b4:	e00a      	b.n	80049cc <DMA_CheckFifoParam+0xe8>
        break;
 80049b6:	bf00      	nop
 80049b8:	e008      	b.n	80049cc <DMA_CheckFifoParam+0xe8>
        break;
 80049ba:	bf00      	nop
 80049bc:	e006      	b.n	80049cc <DMA_CheckFifoParam+0xe8>
        break;
 80049be:	bf00      	nop
 80049c0:	e004      	b.n	80049cc <DMA_CheckFifoParam+0xe8>
        break;
 80049c2:	bf00      	nop
 80049c4:	e002      	b.n	80049cc <DMA_CheckFifoParam+0xe8>
        break;
 80049c6:	bf00      	nop
 80049c8:	e000      	b.n	80049cc <DMA_CheckFifoParam+0xe8>
    break;
 80049ca:	bf00      	nop
    }
  }

  return status;
 80049cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3714      	adds	r7, #20
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop

080049dc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80049dc:	b480      	push	{r7}
 80049de:	b085      	sub	sp, #20
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a38      	ldr	r2, [pc, #224]	@ (8004ad0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d022      	beq.n	8004a3a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a36      	ldr	r2, [pc, #216]	@ (8004ad4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d01d      	beq.n	8004a3a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a35      	ldr	r2, [pc, #212]	@ (8004ad8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d018      	beq.n	8004a3a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a33      	ldr	r2, [pc, #204]	@ (8004adc <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d013      	beq.n	8004a3a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a32      	ldr	r2, [pc, #200]	@ (8004ae0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d00e      	beq.n	8004a3a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a30      	ldr	r2, [pc, #192]	@ (8004ae4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d009      	beq.n	8004a3a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a2f      	ldr	r2, [pc, #188]	@ (8004ae8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d004      	beq.n	8004a3a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a2d      	ldr	r2, [pc, #180]	@ (8004aec <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d101      	bne.n	8004a3e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e000      	b.n	8004a40 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004a3e:	2300      	movs	r3, #0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d01a      	beq.n	8004a7a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	3b08      	subs	r3, #8
 8004a4c:	4a28      	ldr	r2, [pc, #160]	@ (8004af0 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a52:	091b      	lsrs	r3, r3, #4
 8004a54:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	4b26      	ldr	r3, [pc, #152]	@ (8004af4 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004a5a:	4413      	add	r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	461a      	mov	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a24      	ldr	r2, [pc, #144]	@ (8004af8 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004a68:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f003 031f 	and.w	r3, r3, #31
 8004a70:	2201      	movs	r2, #1
 8004a72:	409a      	lsls	r2, r3
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004a78:	e024      	b.n	8004ac4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	3b10      	subs	r3, #16
 8004a82:	4a1e      	ldr	r2, [pc, #120]	@ (8004afc <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004a84:	fba2 2303 	umull	r2, r3, r2, r3
 8004a88:	091b      	lsrs	r3, r3, #4
 8004a8a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	4a1c      	ldr	r2, [pc, #112]	@ (8004b00 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d806      	bhi.n	8004aa2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	4a1b      	ldr	r2, [pc, #108]	@ (8004b04 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d902      	bls.n	8004aa2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	3308      	adds	r3, #8
 8004aa0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004aa2:	68fa      	ldr	r2, [r7, #12]
 8004aa4:	4b18      	ldr	r3, [pc, #96]	@ (8004b08 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004aa6:	4413      	add	r3, r2
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	461a      	mov	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a16      	ldr	r2, [pc, #88]	@ (8004b0c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004ab4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f003 031f 	and.w	r3, r3, #31
 8004abc:	2201      	movs	r2, #1
 8004abe:	409a      	lsls	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004ac4:	bf00      	nop
 8004ac6:	3714      	adds	r7, #20
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr
 8004ad0:	58025408 	.word	0x58025408
 8004ad4:	5802541c 	.word	0x5802541c
 8004ad8:	58025430 	.word	0x58025430
 8004adc:	58025444 	.word	0x58025444
 8004ae0:	58025458 	.word	0x58025458
 8004ae4:	5802546c 	.word	0x5802546c
 8004ae8:	58025480 	.word	0x58025480
 8004aec:	58025494 	.word	0x58025494
 8004af0:	cccccccd 	.word	0xcccccccd
 8004af4:	16009600 	.word	0x16009600
 8004af8:	58025880 	.word	0x58025880
 8004afc:	aaaaaaab 	.word	0xaaaaaaab
 8004b00:	400204b8 	.word	0x400204b8
 8004b04:	4002040f 	.word	0x4002040f
 8004b08:	10008200 	.word	0x10008200
 8004b0c:	40020880 	.word	0x40020880

08004b10 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b085      	sub	sp, #20
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d04a      	beq.n	8004bbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2b08      	cmp	r3, #8
 8004b2a:	d847      	bhi.n	8004bbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a25      	ldr	r2, [pc, #148]	@ (8004bc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d022      	beq.n	8004b7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a24      	ldr	r2, [pc, #144]	@ (8004bcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d01d      	beq.n	8004b7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a22      	ldr	r2, [pc, #136]	@ (8004bd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d018      	beq.n	8004b7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a21      	ldr	r2, [pc, #132]	@ (8004bd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d013      	beq.n	8004b7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a1f      	ldr	r2, [pc, #124]	@ (8004bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d00e      	beq.n	8004b7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a1e      	ldr	r2, [pc, #120]	@ (8004bdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d009      	beq.n	8004b7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a1c      	ldr	r2, [pc, #112]	@ (8004be0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d004      	beq.n	8004b7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a1b      	ldr	r2, [pc, #108]	@ (8004be4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d101      	bne.n	8004b80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e000      	b.n	8004b82 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004b80:	2300      	movs	r3, #0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00a      	beq.n	8004b9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	4b17      	ldr	r3, [pc, #92]	@ (8004be8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004b8a:	4413      	add	r3, r2
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	461a      	mov	r2, r3
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a15      	ldr	r2, [pc, #84]	@ (8004bec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004b98:	671a      	str	r2, [r3, #112]	@ 0x70
 8004b9a:	e009      	b.n	8004bb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004b9c:	68fa      	ldr	r2, [r7, #12]
 8004b9e:	4b14      	ldr	r3, [pc, #80]	@ (8004bf0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004ba0:	4413      	add	r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	461a      	mov	r2, r3
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a11      	ldr	r2, [pc, #68]	@ (8004bf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004bae:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	3b01      	subs	r3, #1
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	409a      	lsls	r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004bbc:	bf00      	nop
 8004bbe:	3714      	adds	r7, #20
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr
 8004bc8:	58025408 	.word	0x58025408
 8004bcc:	5802541c 	.word	0x5802541c
 8004bd0:	58025430 	.word	0x58025430
 8004bd4:	58025444 	.word	0x58025444
 8004bd8:	58025458 	.word	0x58025458
 8004bdc:	5802546c 	.word	0x5802546c
 8004be0:	58025480 	.word	0x58025480
 8004be4:	58025494 	.word	0x58025494
 8004be8:	1600963f 	.word	0x1600963f
 8004bec:	58025940 	.word	0x58025940
 8004bf0:	1000823f 	.word	0x1000823f
 8004bf4:	40020940 	.word	0x40020940

08004bf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b089      	sub	sp, #36	@ 0x24
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004c02:	2300      	movs	r3, #0
 8004c04:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004c06:	4b89      	ldr	r3, [pc, #548]	@ (8004e2c <HAL_GPIO_Init+0x234>)
 8004c08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004c0a:	e194      	b.n	8004f36 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	2101      	movs	r1, #1
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	fa01 f303 	lsl.w	r3, r1, r3
 8004c18:	4013      	ands	r3, r2
 8004c1a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	f000 8186 	beq.w	8004f30 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f003 0303 	and.w	r3, r3, #3
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d005      	beq.n	8004c3c <HAL_GPIO_Init+0x44>
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f003 0303 	and.w	r3, r3, #3
 8004c38:	2b02      	cmp	r3, #2
 8004c3a:	d130      	bne.n	8004c9e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	005b      	lsls	r3, r3, #1
 8004c46:	2203      	movs	r2, #3
 8004c48:	fa02 f303 	lsl.w	r3, r2, r3
 8004c4c:	43db      	mvns	r3, r3
 8004c4e:	69ba      	ldr	r2, [r7, #24]
 8004c50:	4013      	ands	r3, r2
 8004c52:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	68da      	ldr	r2, [r3, #12]
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	005b      	lsls	r3, r3, #1
 8004c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c72:	2201      	movs	r2, #1
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	fa02 f303 	lsl.w	r3, r2, r3
 8004c7a:	43db      	mvns	r3, r3
 8004c7c:	69ba      	ldr	r2, [r7, #24]
 8004c7e:	4013      	ands	r3, r2
 8004c80:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	091b      	lsrs	r3, r3, #4
 8004c88:	f003 0201 	and.w	r2, r3, #1
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c92:	69ba      	ldr	r2, [r7, #24]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	69ba      	ldr	r2, [r7, #24]
 8004c9c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	f003 0303 	and.w	r3, r3, #3
 8004ca6:	2b03      	cmp	r3, #3
 8004ca8:	d017      	beq.n	8004cda <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	005b      	lsls	r3, r3, #1
 8004cb4:	2203      	movs	r2, #3
 8004cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cba:	43db      	mvns	r3, r3
 8004cbc:	69ba      	ldr	r2, [r7, #24]
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	689a      	ldr	r2, [r3, #8]
 8004cc6:	69fb      	ldr	r3, [r7, #28]
 8004cc8:	005b      	lsls	r3, r3, #1
 8004cca:	fa02 f303 	lsl.w	r3, r2, r3
 8004cce:	69ba      	ldr	r2, [r7, #24]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	69ba      	ldr	r2, [r7, #24]
 8004cd8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f003 0303 	and.w	r3, r3, #3
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d123      	bne.n	8004d2e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	08da      	lsrs	r2, r3, #3
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	3208      	adds	r2, #8
 8004cee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	f003 0307 	and.w	r3, r3, #7
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	220f      	movs	r2, #15
 8004cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8004d02:	43db      	mvns	r3, r3
 8004d04:	69ba      	ldr	r2, [r7, #24]
 8004d06:	4013      	ands	r3, r2
 8004d08:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	691a      	ldr	r2, [r3, #16]
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	f003 0307 	and.w	r3, r3, #7
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1a:	69ba      	ldr	r2, [r7, #24]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	08da      	lsrs	r2, r3, #3
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	3208      	adds	r2, #8
 8004d28:	69b9      	ldr	r1, [r7, #24]
 8004d2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	005b      	lsls	r3, r3, #1
 8004d38:	2203      	movs	r2, #3
 8004d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3e:	43db      	mvns	r3, r3
 8004d40:	69ba      	ldr	r2, [r7, #24]
 8004d42:	4013      	ands	r3, r2
 8004d44:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	f003 0203 	and.w	r2, r3, #3
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	005b      	lsls	r3, r3, #1
 8004d52:	fa02 f303 	lsl.w	r3, r2, r3
 8004d56:	69ba      	ldr	r2, [r7, #24]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	69ba      	ldr	r2, [r7, #24]
 8004d60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	f000 80e0 	beq.w	8004f30 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d70:	4b2f      	ldr	r3, [pc, #188]	@ (8004e30 <HAL_GPIO_Init+0x238>)
 8004d72:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8004d76:	4a2e      	ldr	r2, [pc, #184]	@ (8004e30 <HAL_GPIO_Init+0x238>)
 8004d78:	f043 0302 	orr.w	r3, r3, #2
 8004d7c:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8004d80:	4b2b      	ldr	r3, [pc, #172]	@ (8004e30 <HAL_GPIO_Init+0x238>)
 8004d82:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8004d86:	f003 0302 	and.w	r3, r3, #2
 8004d8a:	60fb      	str	r3, [r7, #12]
 8004d8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004d8e:	4a29      	ldr	r2, [pc, #164]	@ (8004e34 <HAL_GPIO_Init+0x23c>)
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	089b      	lsrs	r3, r3, #2
 8004d94:	3302      	adds	r3, #2
 8004d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004d9c:	69fb      	ldr	r3, [r7, #28]
 8004d9e:	f003 0303 	and.w	r3, r3, #3
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	220f      	movs	r2, #15
 8004da6:	fa02 f303 	lsl.w	r3, r2, r3
 8004daa:	43db      	mvns	r3, r3
 8004dac:	69ba      	ldr	r2, [r7, #24]
 8004dae:	4013      	ands	r3, r2
 8004db0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a20      	ldr	r2, [pc, #128]	@ (8004e38 <HAL_GPIO_Init+0x240>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d052      	beq.n	8004e60 <HAL_GPIO_Init+0x268>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4a1f      	ldr	r2, [pc, #124]	@ (8004e3c <HAL_GPIO_Init+0x244>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d031      	beq.n	8004e26 <HAL_GPIO_Init+0x22e>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a1e      	ldr	r2, [pc, #120]	@ (8004e40 <HAL_GPIO_Init+0x248>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d02b      	beq.n	8004e22 <HAL_GPIO_Init+0x22a>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a1d      	ldr	r2, [pc, #116]	@ (8004e44 <HAL_GPIO_Init+0x24c>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d025      	beq.n	8004e1e <HAL_GPIO_Init+0x226>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a1c      	ldr	r2, [pc, #112]	@ (8004e48 <HAL_GPIO_Init+0x250>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d01f      	beq.n	8004e1a <HAL_GPIO_Init+0x222>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a1b      	ldr	r2, [pc, #108]	@ (8004e4c <HAL_GPIO_Init+0x254>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d019      	beq.n	8004e16 <HAL_GPIO_Init+0x21e>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a1a      	ldr	r2, [pc, #104]	@ (8004e50 <HAL_GPIO_Init+0x258>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d013      	beq.n	8004e12 <HAL_GPIO_Init+0x21a>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a19      	ldr	r2, [pc, #100]	@ (8004e54 <HAL_GPIO_Init+0x25c>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d00d      	beq.n	8004e0e <HAL_GPIO_Init+0x216>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a18      	ldr	r2, [pc, #96]	@ (8004e58 <HAL_GPIO_Init+0x260>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d007      	beq.n	8004e0a <HAL_GPIO_Init+0x212>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a17      	ldr	r2, [pc, #92]	@ (8004e5c <HAL_GPIO_Init+0x264>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d101      	bne.n	8004e06 <HAL_GPIO_Init+0x20e>
 8004e02:	2309      	movs	r3, #9
 8004e04:	e02d      	b.n	8004e62 <HAL_GPIO_Init+0x26a>
 8004e06:	230a      	movs	r3, #10
 8004e08:	e02b      	b.n	8004e62 <HAL_GPIO_Init+0x26a>
 8004e0a:	2308      	movs	r3, #8
 8004e0c:	e029      	b.n	8004e62 <HAL_GPIO_Init+0x26a>
 8004e0e:	2307      	movs	r3, #7
 8004e10:	e027      	b.n	8004e62 <HAL_GPIO_Init+0x26a>
 8004e12:	2306      	movs	r3, #6
 8004e14:	e025      	b.n	8004e62 <HAL_GPIO_Init+0x26a>
 8004e16:	2305      	movs	r3, #5
 8004e18:	e023      	b.n	8004e62 <HAL_GPIO_Init+0x26a>
 8004e1a:	2304      	movs	r3, #4
 8004e1c:	e021      	b.n	8004e62 <HAL_GPIO_Init+0x26a>
 8004e1e:	2303      	movs	r3, #3
 8004e20:	e01f      	b.n	8004e62 <HAL_GPIO_Init+0x26a>
 8004e22:	2302      	movs	r3, #2
 8004e24:	e01d      	b.n	8004e62 <HAL_GPIO_Init+0x26a>
 8004e26:	2301      	movs	r3, #1
 8004e28:	e01b      	b.n	8004e62 <HAL_GPIO_Init+0x26a>
 8004e2a:	bf00      	nop
 8004e2c:	58000080 	.word	0x58000080
 8004e30:	58024400 	.word	0x58024400
 8004e34:	58000400 	.word	0x58000400
 8004e38:	58020000 	.word	0x58020000
 8004e3c:	58020400 	.word	0x58020400
 8004e40:	58020800 	.word	0x58020800
 8004e44:	58020c00 	.word	0x58020c00
 8004e48:	58021000 	.word	0x58021000
 8004e4c:	58021400 	.word	0x58021400
 8004e50:	58021800 	.word	0x58021800
 8004e54:	58021c00 	.word	0x58021c00
 8004e58:	58022000 	.word	0x58022000
 8004e5c:	58022400 	.word	0x58022400
 8004e60:	2300      	movs	r3, #0
 8004e62:	69fa      	ldr	r2, [r7, #28]
 8004e64:	f002 0203 	and.w	r2, r2, #3
 8004e68:	0092      	lsls	r2, r2, #2
 8004e6a:	4093      	lsls	r3, r2
 8004e6c:	69ba      	ldr	r2, [r7, #24]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e72:	4938      	ldr	r1, [pc, #224]	@ (8004f54 <HAL_GPIO_Init+0x35c>)
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	089b      	lsrs	r3, r3, #2
 8004e78:	3302      	adds	r3, #2
 8004e7a:	69ba      	ldr	r2, [r7, #24]
 8004e7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	43db      	mvns	r3, r3
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	4013      	ands	r3, r2
 8004e90:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d003      	beq.n	8004ea6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004e9e:	69ba      	ldr	r2, [r7, #24]
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004ea6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004eae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	43db      	mvns	r3, r3
 8004eba:	69ba      	ldr	r2, [r7, #24]
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d003      	beq.n	8004ed4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004ecc:	69ba      	ldr	r2, [r7, #24]
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004ed4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	43db      	mvns	r3, r3
 8004ee6:	69ba      	ldr	r2, [r7, #24]
 8004ee8:	4013      	ands	r3, r2
 8004eea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d003      	beq.n	8004f00 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004ef8:	69ba      	ldr	r2, [r7, #24]
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	69ba      	ldr	r2, [r7, #24]
 8004f04:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	43db      	mvns	r3, r3
 8004f10:	69ba      	ldr	r2, [r7, #24]
 8004f12:	4013      	ands	r3, r2
 8004f14:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d003      	beq.n	8004f2a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004f22:	69ba      	ldr	r2, [r7, #24]
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	69ba      	ldr	r2, [r7, #24]
 8004f2e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	3301      	adds	r3, #1
 8004f34:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f47f ae63 	bne.w	8004c0c <HAL_GPIO_Init+0x14>
  }
}
 8004f46:	bf00      	nop
 8004f48:	bf00      	nop
 8004f4a:	3724      	adds	r7, #36	@ 0x24
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr
 8004f54:	58000400 	.word	0x58000400

08004f58 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b087      	sub	sp, #28
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004f62:	2300      	movs	r3, #0
 8004f64:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004f66:	4b75      	ldr	r3, [pc, #468]	@ (800513c <HAL_GPIO_DeInit+0x1e4>)
 8004f68:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 8004f6a:	e0d9      	b.n	8005120 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	fa02 f303 	lsl.w	r3, r2, r3
 8004f74:	683a      	ldr	r2, [r7, #0]
 8004f76:	4013      	ands	r3, r2
 8004f78:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	f000 80cc 	beq.w	800511a <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004f82:	4a6f      	ldr	r2, [pc, #444]	@ (8005140 <HAL_GPIO_DeInit+0x1e8>)
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	089b      	lsrs	r3, r3, #2
 8004f88:	3302      	adds	r3, #2
 8004f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f8e:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	f003 0303 	and.w	r3, r3, #3
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	220f      	movs	r2, #15
 8004f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9e:	68ba      	ldr	r2, [r7, #8]
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4a67      	ldr	r2, [pc, #412]	@ (8005144 <HAL_GPIO_DeInit+0x1ec>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d037      	beq.n	800501c <HAL_GPIO_DeInit+0xc4>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a66      	ldr	r2, [pc, #408]	@ (8005148 <HAL_GPIO_DeInit+0x1f0>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d031      	beq.n	8005018 <HAL_GPIO_DeInit+0xc0>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a65      	ldr	r2, [pc, #404]	@ (800514c <HAL_GPIO_DeInit+0x1f4>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d02b      	beq.n	8005014 <HAL_GPIO_DeInit+0xbc>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a64      	ldr	r2, [pc, #400]	@ (8005150 <HAL_GPIO_DeInit+0x1f8>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d025      	beq.n	8005010 <HAL_GPIO_DeInit+0xb8>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	4a63      	ldr	r2, [pc, #396]	@ (8005154 <HAL_GPIO_DeInit+0x1fc>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d01f      	beq.n	800500c <HAL_GPIO_DeInit+0xb4>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a62      	ldr	r2, [pc, #392]	@ (8005158 <HAL_GPIO_DeInit+0x200>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d019      	beq.n	8005008 <HAL_GPIO_DeInit+0xb0>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a61      	ldr	r2, [pc, #388]	@ (800515c <HAL_GPIO_DeInit+0x204>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d013      	beq.n	8005004 <HAL_GPIO_DeInit+0xac>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a60      	ldr	r2, [pc, #384]	@ (8005160 <HAL_GPIO_DeInit+0x208>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d00d      	beq.n	8005000 <HAL_GPIO_DeInit+0xa8>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a5f      	ldr	r2, [pc, #380]	@ (8005164 <HAL_GPIO_DeInit+0x20c>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d007      	beq.n	8004ffc <HAL_GPIO_DeInit+0xa4>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a5e      	ldr	r2, [pc, #376]	@ (8005168 <HAL_GPIO_DeInit+0x210>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d101      	bne.n	8004ff8 <HAL_GPIO_DeInit+0xa0>
 8004ff4:	2309      	movs	r3, #9
 8004ff6:	e012      	b.n	800501e <HAL_GPIO_DeInit+0xc6>
 8004ff8:	230a      	movs	r3, #10
 8004ffa:	e010      	b.n	800501e <HAL_GPIO_DeInit+0xc6>
 8004ffc:	2308      	movs	r3, #8
 8004ffe:	e00e      	b.n	800501e <HAL_GPIO_DeInit+0xc6>
 8005000:	2307      	movs	r3, #7
 8005002:	e00c      	b.n	800501e <HAL_GPIO_DeInit+0xc6>
 8005004:	2306      	movs	r3, #6
 8005006:	e00a      	b.n	800501e <HAL_GPIO_DeInit+0xc6>
 8005008:	2305      	movs	r3, #5
 800500a:	e008      	b.n	800501e <HAL_GPIO_DeInit+0xc6>
 800500c:	2304      	movs	r3, #4
 800500e:	e006      	b.n	800501e <HAL_GPIO_DeInit+0xc6>
 8005010:	2303      	movs	r3, #3
 8005012:	e004      	b.n	800501e <HAL_GPIO_DeInit+0xc6>
 8005014:	2302      	movs	r3, #2
 8005016:	e002      	b.n	800501e <HAL_GPIO_DeInit+0xc6>
 8005018:	2301      	movs	r3, #1
 800501a:	e000      	b.n	800501e <HAL_GPIO_DeInit+0xc6>
 800501c:	2300      	movs	r3, #0
 800501e:	697a      	ldr	r2, [r7, #20]
 8005020:	f002 0203 	and.w	r2, r2, #3
 8005024:	0092      	lsls	r2, r2, #2
 8005026:	4093      	lsls	r3, r2
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	429a      	cmp	r2, r3
 800502c:	d136      	bne.n	800509c <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	43db      	mvns	r3, r3
 8005036:	401a      	ands	r2, r3
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	685a      	ldr	r2, [r3, #4]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	43db      	mvns	r3, r3
 8005044:	401a      	ands	r2, r3
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800504a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800504e:	685a      	ldr	r2, [r3, #4]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	43db      	mvns	r3, r3
 8005054:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005058:	4013      	ands	r3, r2
 800505a:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800505c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	43db      	mvns	r3, r3
 8005066:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800506a:	4013      	ands	r3, r2
 800506c:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	f003 0303 	and.w	r3, r3, #3
 8005074:	009b      	lsls	r3, r3, #2
 8005076:	220f      	movs	r2, #15
 8005078:	fa02 f303 	lsl.w	r3, r2, r3
 800507c:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800507e:	4a30      	ldr	r2, [pc, #192]	@ (8005140 <HAL_GPIO_DeInit+0x1e8>)
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	089b      	lsrs	r3, r3, #2
 8005084:	3302      	adds	r3, #2
 8005086:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	43da      	mvns	r2, r3
 800508e:	482c      	ldr	r0, [pc, #176]	@ (8005140 <HAL_GPIO_DeInit+0x1e8>)
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	089b      	lsrs	r3, r3, #2
 8005094:	400a      	ands	r2, r1
 8005096:	3302      	adds	r3, #2
 8005098:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	005b      	lsls	r3, r3, #1
 80050a4:	2103      	movs	r1, #3
 80050a6:	fa01 f303 	lsl.w	r3, r1, r3
 80050aa:	431a      	orrs	r2, r3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	08da      	lsrs	r2, r3, #3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	3208      	adds	r2, #8
 80050b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	f003 0307 	and.w	r3, r3, #7
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	220f      	movs	r2, #15
 80050c6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ca:	43db      	mvns	r3, r3
 80050cc:	697a      	ldr	r2, [r7, #20]
 80050ce:	08d2      	lsrs	r2, r2, #3
 80050d0:	4019      	ands	r1, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	3208      	adds	r2, #8
 80050d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	68da      	ldr	r2, [r3, #12]
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	005b      	lsls	r3, r3, #1
 80050e2:	2103      	movs	r1, #3
 80050e4:	fa01 f303 	lsl.w	r3, r1, r3
 80050e8:	43db      	mvns	r3, r3
 80050ea:	401a      	ands	r2, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685a      	ldr	r2, [r3, #4]
 80050f4:	2101      	movs	r1, #1
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	fa01 f303 	lsl.w	r3, r1, r3
 80050fc:	43db      	mvns	r3, r3
 80050fe:	401a      	ands	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	689a      	ldr	r2, [r3, #8]
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	2103      	movs	r1, #3
 800510e:	fa01 f303 	lsl.w	r3, r1, r3
 8005112:	43db      	mvns	r3, r3
 8005114:	401a      	ands	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	609a      	str	r2, [r3, #8]
    }

    position++;
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	3301      	adds	r3, #1
 800511e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8005120:	683a      	ldr	r2, [r7, #0]
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	fa22 f303 	lsr.w	r3, r2, r3
 8005128:	2b00      	cmp	r3, #0
 800512a:	f47f af1f 	bne.w	8004f6c <HAL_GPIO_DeInit+0x14>
  }
}
 800512e:	bf00      	nop
 8005130:	bf00      	nop
 8005132:	371c      	adds	r7, #28
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr
 800513c:	58000080 	.word	0x58000080
 8005140:	58000400 	.word	0x58000400
 8005144:	58020000 	.word	0x58020000
 8005148:	58020400 	.word	0x58020400
 800514c:	58020800 	.word	0x58020800
 8005150:	58020c00 	.word	0x58020c00
 8005154:	58021000 	.word	0x58021000
 8005158:	58021400 	.word	0x58021400
 800515c:	58021800 	.word	0x58021800
 8005160:	58021c00 	.word	0x58021c00
 8005164:	58022000 	.word	0x58022000
 8005168:	58022400 	.word	0x58022400

0800516c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b082      	sub	sp, #8
 8005170:	af00      	add	r7, sp, #0
 8005172:	4603      	mov	r3, r0
 8005174:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8005176:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800517a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800517e:	88fb      	ldrh	r3, [r7, #6]
 8005180:	4013      	ands	r3, r2
 8005182:	2b00      	cmp	r3, #0
 8005184:	d008      	beq.n	8005198 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005186:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800518a:	88fb      	ldrh	r3, [r7, #6]
 800518c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005190:	88fb      	ldrh	r3, [r7, #6]
 8005192:	4618      	mov	r0, r3
 8005194:	f7fc fc6c 	bl	8001a70 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8005198:	bf00      	nop
 800519a:	3708      	adds	r7, #8
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d101      	bne.n	80051b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e08b      	b.n	80052ca <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d106      	bne.n	80051cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f7fb fdba 	bl	8000d40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2224      	movs	r2, #36	@ 0x24
 80051d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f022 0201 	bic.w	r2, r2, #1
 80051e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685a      	ldr	r2, [r3, #4]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80051f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	689a      	ldr	r2, [r3, #8]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005200:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	2b01      	cmp	r3, #1
 8005208:	d107      	bne.n	800521a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	689a      	ldr	r2, [r3, #8]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005216:	609a      	str	r2, [r3, #8]
 8005218:	e006      	b.n	8005228 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	689a      	ldr	r2, [r3, #8]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005226:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	68db      	ldr	r3, [r3, #12]
 800522c:	2b02      	cmp	r3, #2
 800522e:	d108      	bne.n	8005242 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	685a      	ldr	r2, [r3, #4]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800523e:	605a      	str	r2, [r3, #4]
 8005240:	e007      	b.n	8005252 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	685a      	ldr	r2, [r3, #4]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005250:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	6859      	ldr	r1, [r3, #4]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	4b1d      	ldr	r3, [pc, #116]	@ (80052d4 <HAL_I2C_Init+0x134>)
 800525e:	430b      	orrs	r3, r1
 8005260:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	68da      	ldr	r2, [r3, #12]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005270:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	691a      	ldr	r2, [r3, #16]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	699b      	ldr	r3, [r3, #24]
 8005282:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	430a      	orrs	r2, r1
 800528a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	69d9      	ldr	r1, [r3, #28]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a1a      	ldr	r2, [r3, #32]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	430a      	orrs	r2, r1
 800529a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f042 0201 	orr.w	r2, r2, #1
 80052aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2220      	movs	r2, #32
 80052b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2200      	movs	r2, #0
 80052c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3708      	adds	r7, #8
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	02008000 	.word	0x02008000

080052d8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d101      	bne.n	80052ea <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e021      	b.n	800532e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2224      	movs	r2, #36	@ 0x24
 80052ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f022 0201 	bic.w	r2, r2, #1
 8005300:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f7fb fdf8 	bl	8000ef8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800532c:	2300      	movs	r3, #0
}
 800532e:	4618      	mov	r0, r3
 8005330:	3708      	adds	r7, #8
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
	...

08005338 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b088      	sub	sp, #32
 800533c:	af02      	add	r7, sp, #8
 800533e:	60f8      	str	r0, [r7, #12]
 8005340:	607a      	str	r2, [r7, #4]
 8005342:	461a      	mov	r2, r3
 8005344:	460b      	mov	r3, r1
 8005346:	817b      	strh	r3, [r7, #10]
 8005348:	4613      	mov	r3, r2
 800534a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005352:	b2db      	uxtb	r3, r3
 8005354:	2b20      	cmp	r3, #32
 8005356:	f040 80cd 	bne.w	80054f4 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	699b      	ldr	r3, [r3, #24]
 8005360:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005364:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005368:	d101      	bne.n	800536e <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 800536a:	2302      	movs	r3, #2
 800536c:	e0c3      	b.n	80054f6 <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005374:	2b01      	cmp	r3, #1
 8005376:	d101      	bne.n	800537c <HAL_I2C_Master_Receive_DMA+0x44>
 8005378:	2302      	movs	r3, #2
 800537a:	e0bc      	b.n	80054f6 <HAL_I2C_Master_Receive_DMA+0x1be>
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2201      	movs	r2, #1
 8005380:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2222      	movs	r2, #34	@ 0x22
 8005388:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2210      	movs	r2, #16
 8005390:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2200      	movs	r2, #0
 8005398:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	893a      	ldrh	r2, [r7, #8]
 80053a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	4a55      	ldr	r2, [pc, #340]	@ (8005500 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 80053aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	4a55      	ldr	r2, [pc, #340]	@ (8005504 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 80053b0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	2bff      	cmp	r3, #255	@ 0xff
 80053ba:	d906      	bls.n	80053ca <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	22ff      	movs	r2, #255	@ 0xff
 80053c0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80053c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80053c6:	617b      	str	r3, [r7, #20]
 80053c8:	e007      	b.n	80053da <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ce:	b29a      	uxth	r2, r3
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80053d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80053d8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d070      	beq.n	80054c4 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d020      	beq.n	800542c <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ee:	4a46      	ldr	r2, [pc, #280]	@ (8005508 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 80053f0:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053f6:	4a45      	ldr	r2, [pc, #276]	@ (800550c <HAL_I2C_Master_Receive_DMA+0x1d4>)
 80053f8:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053fe:	2200      	movs	r2, #0
 8005400:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferAbortCallback = NULL;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005406:	2200      	movs	r2, #0
 8005408:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream or channel depends on Instance */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	3324      	adds	r3, #36	@ 0x24
 8005414:	4619      	mov	r1, r3
 8005416:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800541c:	f7fd fba0 	bl	8002b60 <HAL_DMA_Start_IT>
 8005420:	4603      	mov	r3, r0
 8005422:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8005424:	7cfb      	ldrb	r3, [r7, #19]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d138      	bne.n	800549c <HAL_I2C_Master_Receive_DMA+0x164>
 800542a:	e013      	b.n	8005454 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2220      	movs	r2, #32
 8005430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005440:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2200      	movs	r2, #0
 800544c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	e050      	b.n	80054f6 <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005458:	b2da      	uxtb	r2, r3
 800545a:	8979      	ldrh	r1, [r7, #10]
 800545c:	4b2c      	ldr	r3, [pc, #176]	@ (8005510 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 800545e:	9300      	str	r3, [sp, #0]
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	f002 f8e0 	bl	8007628 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800546c:	b29a      	uxth	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005472:	1ad3      	subs	r3, r2, r3
 8005474:	b29a      	uxth	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2200      	movs	r2, #0
 800547e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8005482:	2110      	movs	r1, #16
 8005484:	68f8      	ldr	r0, [r7, #12]
 8005486:	f002 f901 	bl	800768c <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005498:	601a      	str	r2, [r3, #0]
 800549a:	e029      	b.n	80054f0 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2220      	movs	r2, #32
 80054a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054b0:	f043 0210 	orr.w	r2, r3, #16
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e018      	b.n	80054f6 <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	4a13      	ldr	r2, [pc, #76]	@ (8005514 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 80054c8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ce:	b2da      	uxtb	r2, r3
 80054d0:	8979      	ldrh	r1, [r7, #10]
 80054d2:	4b0f      	ldr	r3, [pc, #60]	@ (8005510 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 80054d4:	9300      	str	r3, [sp, #0]
 80054d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80054da:	68f8      	ldr	r0, [r7, #12]
 80054dc:	f002 f8a4 	bl	8007628 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 80054e8:	2102      	movs	r1, #2
 80054ea:	68f8      	ldr	r0, [r7, #12]
 80054ec:	f002 f8ce 	bl	800768c <I2C_Enable_IRQ>
    }

    return HAL_OK;
 80054f0:	2300      	movs	r3, #0
 80054f2:	e000      	b.n	80054f6 <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 80054f4:	2302      	movs	r3, #2
  }
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3718      	adds	r7, #24
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}
 80054fe:	bf00      	nop
 8005500:	ffff0000 	.word	0xffff0000
 8005504:	08005d07 	.word	0x08005d07
 8005508:	0800706f 	.word	0x0800706f
 800550c:	08007105 	.word	0x08007105
 8005510:	80002400 	.word	0x80002400
 8005514:	080058c7 	.word	0x080058c7

08005518 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b08a      	sub	sp, #40	@ 0x28
 800551c:	af02      	add	r7, sp, #8
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	607a      	str	r2, [r7, #4]
 8005522:	603b      	str	r3, [r7, #0]
 8005524:	460b      	mov	r3, r1
 8005526:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8005528:	2300      	movs	r3, #0
 800552a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005532:	b2db      	uxtb	r3, r3
 8005534:	2b20      	cmp	r3, #32
 8005536:	f040 80d2 	bne.w	80056de <HAL_I2C_IsDeviceReady+0x1c6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	699b      	ldr	r3, [r3, #24]
 8005540:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005544:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005548:	d101      	bne.n	800554e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800554a:	2302      	movs	r3, #2
 800554c:	e0c8      	b.n	80056e0 <HAL_I2C_IsDeviceReady+0x1c8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005554:	2b01      	cmp	r3, #1
 8005556:	d101      	bne.n	800555c <HAL_I2C_IsDeviceReady+0x44>
 8005558:	2302      	movs	r3, #2
 800555a:	e0c1      	b.n	80056e0 <HAL_I2C_IsDeviceReady+0x1c8>
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2224      	movs	r2, #36	@ 0x24
 8005568:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2200      	movs	r2, #0
 8005570:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	2b01      	cmp	r3, #1
 8005578:	d105      	bne.n	8005586 <HAL_I2C_IsDeviceReady+0x6e>
 800557a:	897b      	ldrh	r3, [r7, #10]
 800557c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005580:	4b59      	ldr	r3, [pc, #356]	@ (80056e8 <HAL_I2C_IsDeviceReady+0x1d0>)
 8005582:	4313      	orrs	r3, r2
 8005584:	e004      	b.n	8005590 <HAL_I2C_IsDeviceReady+0x78>
 8005586:	897b      	ldrh	r3, [r7, #10]
 8005588:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800558c:	4b57      	ldr	r3, [pc, #348]	@ (80056ec <HAL_I2C_IsDeviceReady+0x1d4>)
 800558e:	4313      	orrs	r3, r2
 8005590:	68fa      	ldr	r2, [r7, #12]
 8005592:	6812      	ldr	r2, [r2, #0]
 8005594:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8005596:	f7fc fbab 	bl	8001cf0 <HAL_GetTick>
 800559a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	699b      	ldr	r3, [r3, #24]
 80055a2:	f003 0320 	and.w	r3, r3, #32
 80055a6:	2b20      	cmp	r3, #32
 80055a8:	bf0c      	ite	eq
 80055aa:	2301      	moveq	r3, #1
 80055ac:	2300      	movne	r3, #0
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	699b      	ldr	r3, [r3, #24]
 80055b8:	f003 0310 	and.w	r3, r3, #16
 80055bc:	2b10      	cmp	r3, #16
 80055be:	bf0c      	ite	eq
 80055c0:	2301      	moveq	r3, #1
 80055c2:	2300      	movne	r3, #0
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80055c8:	e034      	b.n	8005634 <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d0:	d01a      	beq.n	8005608 <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80055d2:	f7fc fb8d 	bl	8001cf0 <HAL_GetTick>
 80055d6:	4602      	mov	r2, r0
 80055d8:	69bb      	ldr	r3, [r7, #24]
 80055da:	1ad3      	subs	r3, r2, r3
 80055dc:	683a      	ldr	r2, [r7, #0]
 80055de:	429a      	cmp	r2, r3
 80055e0:	d302      	bcc.n	80055e8 <HAL_I2C_IsDeviceReady+0xd0>
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d10f      	bne.n	8005608 <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2220      	movs	r2, #32
 80055ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055f4:	f043 0220 	orr.w	r2, r3, #32
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2200      	movs	r2, #0
 8005600:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e06b      	b.n	80056e0 <HAL_I2C_IsDeviceReady+0x1c8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	699b      	ldr	r3, [r3, #24]
 800560e:	f003 0320 	and.w	r3, r3, #32
 8005612:	2b20      	cmp	r3, #32
 8005614:	bf0c      	ite	eq
 8005616:	2301      	moveq	r3, #1
 8005618:	2300      	movne	r3, #0
 800561a:	b2db      	uxtb	r3, r3
 800561c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	699b      	ldr	r3, [r3, #24]
 8005624:	f003 0310 	and.w	r3, r3, #16
 8005628:	2b10      	cmp	r3, #16
 800562a:	bf0c      	ite	eq
 800562c:	2301      	moveq	r3, #1
 800562e:	2300      	movne	r3, #0
 8005630:	b2db      	uxtb	r3, r3
 8005632:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005634:	7ffb      	ldrb	r3, [r7, #31]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d102      	bne.n	8005640 <HAL_I2C_IsDeviceReady+0x128>
 800563a:	7fbb      	ldrb	r3, [r7, #30]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d0c4      	beq.n	80055ca <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	699b      	ldr	r3, [r3, #24]
 8005646:	f003 0310 	and.w	r3, r3, #16
 800564a:	2b10      	cmp	r3, #16
 800564c:	d01a      	beq.n	8005684 <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	2200      	movs	r2, #0
 8005656:	2120      	movs	r1, #32
 8005658:	68f8      	ldr	r0, [r7, #12]
 800565a:	f001 feab 	bl	80073b4 <I2C_WaitOnFlagUntilTimeout>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d001      	beq.n	8005668 <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	e03b      	b.n	80056e0 <HAL_I2C_IsDeviceReady+0x1c8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2220      	movs	r2, #32
 800566e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2220      	movs	r2, #32
 8005674:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2200      	movs	r2, #0
 800567c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8005680:	2300      	movs	r3, #0
 8005682:	e02d      	b.n	80056e0 <HAL_I2C_IsDeviceReady+0x1c8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	9300      	str	r3, [sp, #0]
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	2200      	movs	r2, #0
 800568c:	2120      	movs	r1, #32
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f001 fe90 	bl	80073b4 <I2C_WaitOnFlagUntilTimeout>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d001      	beq.n	800569e <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e020      	b.n	80056e0 <HAL_I2C_IsDeviceReady+0x1c8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	2210      	movs	r2, #16
 80056a4:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	2220      	movs	r2, #32
 80056ac:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	3301      	adds	r3, #1
 80056b2:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	429a      	cmp	r2, r3
 80056ba:	f63f af5a 	bhi.w	8005572 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2220      	movs	r2, #32
 80056c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ca:	f043 0220 	orr.w	r2, r3, #32
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e000      	b.n	80056e0 <HAL_I2C_IsDeviceReady+0x1c8>
  }
  else
  {
    return HAL_BUSY;
 80056de:	2302      	movs	r3, #2
  }
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3720      	adds	r7, #32
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	02002000 	.word	0x02002000
 80056ec:	02002800 	.word	0x02002800

080056f0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b084      	sub	sp, #16
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	699b      	ldr	r3, [r3, #24]
 80056fe:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800570c:	2b00      	cmp	r3, #0
 800570e:	d005      	beq.n	800571c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005714:	68ba      	ldr	r2, [r7, #8]
 8005716:	68f9      	ldr	r1, [r7, #12]
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	4798      	blx	r3
  }
}
 800571c:	bf00      	nop
 800571e:	3710      	adds	r7, #16
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b086      	sub	sp, #24
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	699b      	ldr	r3, [r3, #24]
 8005732:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00f      	beq.n	8005766 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800574c:	2b00      	cmp	r3, #0
 800574e:	d00a      	beq.n	8005766 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005754:	f043 0201 	orr.w	r2, r3, #1
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005764:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800576c:	2b00      	cmp	r3, #0
 800576e:	d00f      	beq.n	8005790 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8005776:	2b00      	cmp	r3, #0
 8005778:	d00a      	beq.n	8005790 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800577e:	f043 0208 	orr.w	r2, r3, #8
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800578e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005796:	2b00      	cmp	r3, #0
 8005798:	d00f      	beq.n	80057ba <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d00a      	beq.n	80057ba <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057a8:	f043 0202 	orr.w	r2, r3, #2
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80057b8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057be:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f003 030b 	and.w	r3, r3, #11
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d003      	beq.n	80057d2 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80057ca:	68f9      	ldr	r1, [r7, #12]
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f001 fb13 	bl	8006df8 <I2C_ITError>
  }
}
 80057d2:	bf00      	nop
 80057d4:	3718      	adds	r7, #24
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}

080057da <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80057da:	b480      	push	{r7}
 80057dc:	b083      	sub	sp, #12
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80057e2:	bf00      	nop
 80057e4:	370c      	adds	r7, #12
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr

080057ee <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b083      	sub	sp, #12
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80057f6:	bf00      	nop
 80057f8:	370c      	adds	r7, #12
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr

08005802 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005802:	b480      	push	{r7}
 8005804:	b083      	sub	sp, #12
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800580a:	bf00      	nop
 800580c:	370c      	adds	r7, #12
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005816:	b480      	push	{r7}
 8005818:	b083      	sub	sp, #12
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800581e:	bf00      	nop
 8005820:	370c      	adds	r7, #12
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr

0800582a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800582a:	b480      	push	{r7}
 800582c:	b083      	sub	sp, #12
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
 8005832:	460b      	mov	r3, r1
 8005834:	70fb      	strb	r3, [r7, #3]
 8005836:	4613      	mov	r3, r2
 8005838:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800583a:	bf00      	nop
 800583c:	370c      	adds	r7, #12
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr

08005846 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005846:	b480      	push	{r7}
 8005848:	b083      	sub	sp, #12
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800584e:	bf00      	nop
 8005850:	370c      	adds	r7, #12
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr

0800585a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800585a:	b480      	push	{r7}
 800585c:	b083      	sub	sp, #12
 800585e:	af00      	add	r7, sp, #0
 8005860:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005862:	bf00      	nop
 8005864:	370c      	adds	r7, #12
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr

0800586e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800586e:	b480      	push	{r7}
 8005870:	b083      	sub	sp, #12
 8005872:	af00      	add	r7, sp, #0
 8005874:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005876:	bf00      	nop
 8005878:	370c      	adds	r7, #12
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr

08005882 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005882:	b480      	push	{r7}
 8005884:	b083      	sub	sp, #12
 8005886:	af00      	add	r7, sp, #0
 8005888:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800588a:	bf00      	nop
 800588c:	370c      	adds	r7, #12
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr

08005896 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005896:	b480      	push	{r7}
 8005898:	b083      	sub	sp, #12
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800589e:	bf00      	nop
 80058a0:	370c      	adds	r7, #12
 80058a2:	46bd      	mov	sp, r7
 80058a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a8:	4770      	bx	lr

080058aa <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 80058aa:	b480      	push	{r7}
 80058ac:	b083      	sub	sp, #12
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058b8:	b2db      	uxtb	r3, r3
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	370c      	adds	r7, #12
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr

080058c6 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80058c6:	b580      	push	{r7, lr}
 80058c8:	b088      	sub	sp, #32
 80058ca:	af02      	add	r7, sp, #8
 80058cc:	60f8      	str	r0, [r7, #12]
 80058ce:	60b9      	str	r1, [r7, #8]
 80058d0:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d101      	bne.n	80058e4 <I2C_Master_ISR_IT+0x1e>
 80058e0:	2302      	movs	r3, #2
 80058e2:	e113      	b.n	8005b0c <I2C_Master_ISR_IT+0x246>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f003 0310 	and.w	r3, r3, #16
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d012      	beq.n	800591c <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d00d      	beq.n	800591c <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2210      	movs	r2, #16
 8005906:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800590c:	f043 0204 	orr.w	r2, r3, #4
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005914:	68f8      	ldr	r0, [r7, #12]
 8005916:	f001 fb86 	bl	8007026 <I2C_Flush_TXDR>
 800591a:	e0e4      	b.n	8005ae6 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	f003 0304 	and.w	r3, r3, #4
 8005922:	2b00      	cmp	r3, #0
 8005924:	d022      	beq.n	800596c <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800592c:	2b00      	cmp	r3, #0
 800592e:	d01d      	beq.n	800596c <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	f023 0304 	bic.w	r3, r3, #4
 8005936:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005942:	b2d2      	uxtb	r2, r2
 8005944:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800594a:	1c5a      	adds	r2, r3, #1
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005954:	3b01      	subs	r3, #1
 8005956:	b29a      	uxth	r2, r3
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005960:	b29b      	uxth	r3, r3
 8005962:	3b01      	subs	r3, #1
 8005964:	b29a      	uxth	r2, r3
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800596a:	e0bc      	b.n	8005ae6 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005972:	2b00      	cmp	r3, #0
 8005974:	d128      	bne.n	80059c8 <I2C_Master_ISR_IT+0x102>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800597c:	2b00      	cmp	r3, #0
 800597e:	d023      	beq.n	80059c8 <I2C_Master_ISR_IT+0x102>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f003 0302 	and.w	r3, r3, #2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005986:	2b00      	cmp	r3, #0
 8005988:	d01e      	beq.n	80059c8 <I2C_Master_ISR_IT+0x102>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800598e:	b29b      	uxth	r3, r3
 8005990:	2b00      	cmp	r3, #0
 8005992:	f000 80a8 	beq.w	8005ae6 <I2C_Master_ISR_IT+0x220>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800599a:	781a      	ldrb	r2, [r3, #0]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a6:	1c5a      	adds	r2, r3, #1
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059b0:	3b01      	subs	r3, #1
 80059b2:	b29a      	uxth	r2, r3
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059bc:	b29b      	uxth	r3, r3
 80059be:	3b01      	subs	r3, #1
 80059c0:	b29a      	uxth	r2, r3
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 80059c6:	e08e      	b.n	8005ae6 <I2C_Master_ISR_IT+0x220>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d05c      	beq.n	8005a8c <I2C_Master_ISR_IT+0x1c6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d057      	beq.n	8005a8c <I2C_Master_ISR_IT+0x1c6>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d040      	beq.n	8005a68 <I2C_Master_ISR_IT+0x1a2>
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d13c      	bne.n	8005a68 <I2C_Master_ISR_IT+0x1a2>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059fa:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	2bff      	cmp	r3, #255	@ 0xff
 8005a04:	d90e      	bls.n	8005a24 <I2C_Master_ISR_IT+0x15e>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	22ff      	movs	r2, #255	@ 0xff
 8005a0a:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a10:	b2da      	uxtb	r2, r3
 8005a12:	8a79      	ldrh	r1, [r7, #18]
 8005a14:	2300      	movs	r3, #0
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f001 fe03 	bl	8007628 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a22:	e032      	b.n	8005a8a <I2C_Master_ISR_IT+0x1c4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a28:	b29a      	uxth	r2, r3
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a32:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005a36:	d00b      	beq.n	8005a50 <I2C_Master_ISR_IT+0x18a>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a3c:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8005a42:	8a79      	ldrh	r1, [r7, #18]
 8005a44:	2000      	movs	r0, #0
 8005a46:	9000      	str	r0, [sp, #0]
 8005a48:	68f8      	ldr	r0, [r7, #12]
 8005a4a:	f001 fded 	bl	8007628 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a4e:	e01c      	b.n	8005a8a <I2C_Master_ISR_IT+0x1c4>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a54:	b2da      	uxtb	r2, r3
 8005a56:	8a79      	ldrh	r1, [r7, #18]
 8005a58:	2300      	movs	r3, #0
 8005a5a:	9300      	str	r3, [sp, #0]
 8005a5c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005a60:	68f8      	ldr	r0, [r7, #12]
 8005a62:	f001 fde1 	bl	8007628 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a66:	e010      	b.n	8005a8a <I2C_Master_ISR_IT+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a72:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005a76:	d003      	beq.n	8005a80 <I2C_Master_ISR_IT+0x1ba>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8005a78:	68f8      	ldr	r0, [r7, #12]
 8005a7a:	f000 fdb3 	bl	80065e4 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a7e:	e032      	b.n	8005ae6 <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005a80:	2140      	movs	r1, #64	@ 0x40
 8005a82:	68f8      	ldr	r0, [r7, #12]
 8005a84:	f001 f9b8 	bl	8006df8 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a88:	e02d      	b.n	8005ae6 <I2C_Master_ISR_IT+0x220>
 8005a8a:	e02c      	b.n	8005ae6 <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d027      	beq.n	8005ae6 <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d022      	beq.n	8005ae6 <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d119      	bne.n	8005ade <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ab4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ab8:	d015      	beq.n	8005ae6 <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005abe:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005ac2:	d108      	bne.n	8005ad6 <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	685a      	ldr	r2, [r3, #4]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ad2:	605a      	str	r2, [r3, #4]
 8005ad4:	e007      	b.n	8005ae6 <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005ad6:	68f8      	ldr	r0, [r7, #12]
 8005ad8:	f000 fd84 	bl	80065e4 <I2C_ITMasterSeqCplt>
 8005adc:	e003      	b.n	8005ae6 <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005ade:	2140      	movs	r1, #64	@ 0x40
 8005ae0:	68f8      	ldr	r0, [r7, #12]
 8005ae2:	f001 f989 	bl	8006df8 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	f003 0320 	and.w	r3, r3, #32
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d008      	beq.n	8005b02 <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d003      	beq.n	8005b02 <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8005afa:	6979      	ldr	r1, [r7, #20]
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	f000 fe0b 	bl	8006718 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005b0a:	2300      	movs	r3, #0
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3718      	adds	r7, #24
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b086      	sub	sp, #24
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b24:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d101      	bne.n	8005b38 <I2C_Slave_ISR_IT+0x24>
 8005b34:	2302      	movs	r3, #2
 8005b36:	e0e2      	b.n	8005cfe <I2C_Slave_ISR_IT+0x1ea>
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	f003 0320 	and.w	r3, r3, #32
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d009      	beq.n	8005b5e <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d004      	beq.n	8005b5e <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8005b54:	6939      	ldr	r1, [r7, #16]
 8005b56:	68f8      	ldr	r0, [r7, #12]
 8005b58:	f000 fea6 	bl	80068a8 <I2C_ITSlaveCplt>
 8005b5c:	e0ca      	b.n	8005cf4 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	f003 0310 	and.w	r3, r3, #16
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d04b      	beq.n	8005c00 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d046      	beq.n	8005c00 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d128      	bne.n	8005bce <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	2b28      	cmp	r3, #40	@ 0x28
 8005b86:	d108      	bne.n	8005b9a <I2C_Slave_ISR_IT+0x86>
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b8e:	d104      	bne.n	8005b9a <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005b90:	6939      	ldr	r1, [r7, #16]
 8005b92:	68f8      	ldr	r0, [r7, #12]
 8005b94:	f001 f8dc 	bl	8006d50 <I2C_ITListenCplt>
 8005b98:	e031      	b.n	8005bfe <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	2b29      	cmp	r3, #41	@ 0x29
 8005ba4:	d10e      	bne.n	8005bc4 <I2C_Slave_ISR_IT+0xb0>
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005bac:	d00a      	beq.n	8005bc4 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2210      	movs	r2, #16
 8005bb4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005bb6:	68f8      	ldr	r0, [r7, #12]
 8005bb8:	f001 fa35 	bl	8007026 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005bbc:	68f8      	ldr	r0, [r7, #12]
 8005bbe:	f000 fd4e 	bl	800665e <I2C_ITSlaveSeqCplt>
 8005bc2:	e01c      	b.n	8005bfe <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	2210      	movs	r2, #16
 8005bca:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8005bcc:	e08f      	b.n	8005cee <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2210      	movs	r2, #16
 8005bd4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bda:	f043 0204 	orr.w	r2, r3, #4
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d003      	beq.n	8005bf0 <I2C_Slave_ISR_IT+0xdc>
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005bee:	d17e      	bne.n	8005cee <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bf4:	4619      	mov	r1, r3
 8005bf6:	68f8      	ldr	r0, [r7, #12]
 8005bf8:	f001 f8fe 	bl	8006df8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005bfc:	e077      	b.n	8005cee <I2C_Slave_ISR_IT+0x1da>
 8005bfe:	e076      	b.n	8005cee <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	f003 0304 	and.w	r3, r3, #4
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d02f      	beq.n	8005c6a <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d02a      	beq.n	8005c6a <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d018      	beq.n	8005c50 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c28:	b2d2      	uxtb	r2, r2
 8005c2a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c30:	1c5a      	adds	r2, r3, #1
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	b29a      	uxth	r2, r3
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	3b01      	subs	r3, #1
 8005c4a:	b29a      	uxth	r2, r3
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d14b      	bne.n	8005cf2 <I2C_Slave_ISR_IT+0x1de>
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005c60:	d047      	beq.n	8005cf2 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8005c62:	68f8      	ldr	r0, [r7, #12]
 8005c64:	f000 fcfb 	bl	800665e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8005c68:	e043      	b.n	8005cf2 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	f003 0308 	and.w	r3, r3, #8
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d009      	beq.n	8005c88 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d004      	beq.n	8005c88 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8005c7e:	6939      	ldr	r1, [r7, #16]
 8005c80:	68f8      	ldr	r0, [r7, #12]
 8005c82:	f000 fc2b 	bl	80064dc <I2C_ITAddrCplt>
 8005c86:	e035      	b.n	8005cf4 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	f003 0302 	and.w	r3, r3, #2
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d030      	beq.n	8005cf4 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d02b      	beq.n	8005cf4 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d018      	beq.n	8005cd8 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005caa:	781a      	ldrb	r2, [r3, #0]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb6:	1c5a      	adds	r2, r3, #1
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	b29a      	uxth	r2, r3
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cce:	3b01      	subs	r3, #1
 8005cd0:	b29a      	uxth	r2, r3
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005cd6:	e00d      	b.n	8005cf4 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005cde:	d002      	beq.n	8005ce6 <I2C_Slave_ISR_IT+0x1d2>
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d106      	bne.n	8005cf4 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005ce6:	68f8      	ldr	r0, [r7, #12]
 8005ce8:	f000 fcb9 	bl	800665e <I2C_ITSlaveSeqCplt>
 8005cec:	e002      	b.n	8005cf4 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8005cee:	bf00      	nop
 8005cf0:	e000      	b.n	8005cf4 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8005cf2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005cfc:	2300      	movs	r3, #0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3718      	adds	r7, #24
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}

08005d06 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8005d06:	b580      	push	{r7, lr}
 8005d08:	b088      	sub	sp, #32
 8005d0a:	af02      	add	r7, sp, #8
 8005d0c:	60f8      	str	r0, [r7, #12]
 8005d0e:	60b9      	str	r1, [r7, #8]
 8005d10:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d101      	bne.n	8005d20 <I2C_Master_ISR_DMA+0x1a>
 8005d1c:	2302      	movs	r3, #2
 8005d1e:	e0d9      	b.n	8005ed4 <I2C_Master_ISR_DMA+0x1ce>
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	f003 0310 	and.w	r3, r3, #16
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d016      	beq.n	8005d60 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d011      	beq.n	8005d60 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2210      	movs	r2, #16
 8005d42:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d48:	f043 0204 	orr.w	r2, r3, #4
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005d50:	2120      	movs	r1, #32
 8005d52:	68f8      	ldr	r0, [r7, #12]
 8005d54:	f001 fc9a 	bl	800768c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005d58:	68f8      	ldr	r0, [r7, #12]
 8005d5a:	f001 f964 	bl	8007026 <I2C_Flush_TXDR>
 8005d5e:	e0b4      	b.n	8005eca <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d071      	beq.n	8005e4e <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d06c      	beq.n	8005e4e <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d82:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d04e      	beq.n	8005e2c <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d9a:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	2bff      	cmp	r3, #255	@ 0xff
 8005da4:	d906      	bls.n	8005db4 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	22ff      	movs	r2, #255	@ 0xff
 8005daa:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8005dac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005db0:	617b      	str	r3, [r7, #20]
 8005db2:	e010      	b.n	8005dd6 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005db8:	b29a      	uxth	r2, r3
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005dc6:	d003      	beq.n	8005dd0 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dcc:	617b      	str	r3, [r7, #20]
 8005dce:	e002      	b.n	8005dd6 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8005dd0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005dd4:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dda:	b2da      	uxtb	r2, r3
 8005ddc:	8a79      	ldrh	r1, [r7, #18]
 8005dde:	2300      	movs	r3, #0
 8005de0:	9300      	str	r3, [sp, #0]
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	68f8      	ldr	r0, [r7, #12]
 8005de6:	f001 fc1f 	bl	8007628 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dee:	b29a      	uxth	r2, r3
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	b29a      	uxth	r2, r3
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	2b22      	cmp	r3, #34	@ 0x22
 8005e06:	d108      	bne.n	8005e1a <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005e16:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8005e18:	e057      	b.n	8005eca <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e28:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8005e2a:	e04e      	b.n	8005eca <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e3a:	d003      	beq.n	8005e44 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8005e3c:	68f8      	ldr	r0, [r7, #12]
 8005e3e:	f000 fbd1 	bl	80065e4 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8005e42:	e042      	b.n	8005eca <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005e44:	2140      	movs	r1, #64	@ 0x40
 8005e46:	68f8      	ldr	r0, [r7, #12]
 8005e48:	f000 ffd6 	bl	8006df8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8005e4c:	e03d      	b.n	8005eca <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d028      	beq.n	8005eaa <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d023      	beq.n	8005eaa <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e66:	b29b      	uxth	r3, r3
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d119      	bne.n	8005ea0 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e76:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e7a:	d025      	beq.n	8005ec8 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e80:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005e84:	d108      	bne.n	8005e98 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e94:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8005e96:	e017      	b.n	8005ec8 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f000 fba3 	bl	80065e4 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8005e9e:	e013      	b.n	8005ec8 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005ea0:	2140      	movs	r1, #64	@ 0x40
 8005ea2:	68f8      	ldr	r0, [r7, #12]
 8005ea4:	f000 ffa8 	bl	8006df8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005ea8:	e00e      	b.n	8005ec8 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	f003 0320 	and.w	r3, r3, #32
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d00a      	beq.n	8005eca <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d005      	beq.n	8005eca <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8005ebe:	68b9      	ldr	r1, [r7, #8]
 8005ec0:	68f8      	ldr	r0, [r7, #12]
 8005ec2:	f000 fc29 	bl	8006718 <I2C_ITMasterCplt>
 8005ec6:	e000      	b.n	8005eca <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 8005ec8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3718      	adds	r7, #24
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b088      	sub	sp, #32
 8005ee0:	af02      	add	r7, sp, #8
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	60b9      	str	r1, [r7, #8]
 8005ee6:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8005ee8:	4b8d      	ldr	r3, [pc, #564]	@ (8006120 <I2C_Mem_ISR_DMA+0x244>)
 8005eea:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d101      	bne.n	8005efa <I2C_Mem_ISR_DMA+0x1e>
 8005ef6:	2302      	movs	r3, #2
 8005ef8:	e10e      	b.n	8006118 <I2C_Mem_ISR_DMA+0x23c>
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2201      	movs	r2, #1
 8005efe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	f003 0310 	and.w	r3, r3, #16
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d016      	beq.n	8005f3a <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d011      	beq.n	8005f3a <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	2210      	movs	r2, #16
 8005f1c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f22:	f043 0204 	orr.w	r2, r3, #4
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005f2a:	2120      	movs	r1, #32
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	f001 fbad 	bl	800768c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005f32:	68f8      	ldr	r0, [r7, #12]
 8005f34:	f001 f877 	bl	8007026 <I2C_Flush_TXDR>
 8005f38:	e0e9      	b.n	800610e <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	f003 0302 	and.w	r3, r3, #2
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d00e      	beq.n	8005f62 <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d009      	beq.n	8005f62 <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	68fa      	ldr	r2, [r7, #12]
 8005f54:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005f56:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f5e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005f60:	e0d5      	b.n	800610e <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d05f      	beq.n	800602c <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d05a      	beq.n	800602c <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005f76:	2101      	movs	r1, #1
 8005f78:	68f8      	ldr	r0, [r7, #12]
 8005f7a:	f001 fc0b 	bl	8007794 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8005f7e:	2110      	movs	r1, #16
 8005f80:	68f8      	ldr	r0, [r7, #12]
 8005f82:	f001 fb83 	bl	800768c <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d048      	beq.n	8006022 <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f94:	b29b      	uxth	r3, r3
 8005f96:	2bff      	cmp	r3, #255	@ 0xff
 8005f98:	d910      	bls.n	8005fbc <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	22ff      	movs	r2, #255	@ 0xff
 8005f9e:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fa4:	b299      	uxth	r1, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005faa:	b2da      	uxtb	r2, r3
 8005fac:	2300      	movs	r3, #0
 8005fae:	9300      	str	r3, [sp, #0]
 8005fb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005fb4:	68f8      	ldr	r0, [r7, #12]
 8005fb6:	f001 fb37 	bl	8007628 <I2C_TransferConfig>
 8005fba:	e011      	b.n	8005fe0 <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fc0:	b29a      	uxth	r2, r3
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fca:	b299      	uxth	r1, r3
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fd0:	b2da      	uxtb	r2, r3
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	9300      	str	r3, [sp, #0]
 8005fd6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005fda:	68f8      	ldr	r0, [r7, #12]
 8005fdc:	f001 fb24 	bl	8007628 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fe4:	b29a      	uxth	r2, r3
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fea:	1ad3      	subs	r3, r2, r3
 8005fec:	b29a      	uxth	r2, r3
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	2b22      	cmp	r3, #34	@ 0x22
 8005ffc:	d108      	bne.n	8006010 <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800600c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800600e:	e07e      	b.n	800610e <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800601e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006020:	e075      	b.n	800610e <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006022:	2140      	movs	r1, #64	@ 0x40
 8006024:	68f8      	ldr	r0, [r7, #12]
 8006026:	f000 fee7 	bl	8006df8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800602a:	e070      	b.n	800610e <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006032:	2b00      	cmp	r3, #0
 8006034:	d05d      	beq.n	80060f2 <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800603c:	2b00      	cmp	r3, #0
 800603e:	d058      	beq.n	80060f2 <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006040:	2101      	movs	r1, #1
 8006042:	68f8      	ldr	r0, [r7, #12]
 8006044:	f001 fba6 	bl	8007794 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006048:	2110      	movs	r1, #16
 800604a:	68f8      	ldr	r0, [r7, #12]
 800604c:	f001 fb1e 	bl	800768c <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006056:	b2db      	uxtb	r3, r3
 8006058:	2b22      	cmp	r3, #34	@ 0x22
 800605a:	d101      	bne.n	8006060 <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 800605c:	4b31      	ldr	r3, [pc, #196]	@ (8006124 <I2C_Mem_ISR_DMA+0x248>)
 800605e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006064:	b29b      	uxth	r3, r3
 8006066:	2bff      	cmp	r3, #255	@ 0xff
 8006068:	d910      	bls.n	800608c <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	22ff      	movs	r2, #255	@ 0xff
 800606e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006074:	b299      	uxth	r1, r3
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800607a:	b2da      	uxtb	r2, r3
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006084:	68f8      	ldr	r0, [r7, #12]
 8006086:	f001 facf 	bl	8007628 <I2C_TransferConfig>
 800608a:	e011      	b.n	80060b0 <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006090:	b29a      	uxth	r2, r3
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800609a:	b299      	uxth	r1, r3
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060a0:	b2da      	uxtb	r2, r3
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	9300      	str	r3, [sp, #0]
 80060a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f001 fabc 	bl	8007628 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060b4:	b29a      	uxth	r2, r3
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	b29a      	uxth	r2, r3
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	2b22      	cmp	r3, #34	@ 0x22
 80060cc:	d108      	bne.n	80060e0 <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80060dc:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80060de:	e016      	b.n	800610e <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80060ee:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80060f0:	e00d      	b.n	800610e <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	f003 0320 	and.w	r3, r3, #32
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d008      	beq.n	800610e <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006102:	2b00      	cmp	r3, #0
 8006104:	d003      	beq.n	800610e <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8006106:	68b9      	ldr	r1, [r7, #8]
 8006108:	68f8      	ldr	r0, [r7, #12]
 800610a:	f000 fb05 	bl	8006718 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3718      	adds	r7, #24
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}
 8006120:	80002000 	.word	0x80002000
 8006124:	80002400 	.word	0x80002400

08006128 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b088      	sub	sp, #32
 800612c:	af00      	add	r7, sp, #0
 800612e:	60f8      	str	r0, [r7, #12]
 8006130:	60b9      	str	r1, [r7, #8]
 8006132:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006138:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800613a:	2300      	movs	r3, #0
 800613c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006144:	2b01      	cmp	r3, #1
 8006146:	d101      	bne.n	800614c <I2C_Slave_ISR_DMA+0x24>
 8006148:	2302      	movs	r3, #2
 800614a:	e1c2      	b.n	80064d2 <I2C_Slave_ISR_DMA+0x3aa>
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2201      	movs	r2, #1
 8006150:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	f003 0320 	and.w	r3, r3, #32
 800615a:	2b00      	cmp	r3, #0
 800615c:	d009      	beq.n	8006172 <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006164:	2b00      	cmp	r3, #0
 8006166:	d004      	beq.n	8006172 <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8006168:	68b9      	ldr	r1, [r7, #8]
 800616a:	68f8      	ldr	r0, [r7, #12]
 800616c:	f000 fb9c 	bl	80068a8 <I2C_ITSlaveCplt>
 8006170:	e1aa      	b.n	80064c8 <I2C_Slave_ISR_DMA+0x3a0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	f003 0310 	and.w	r3, r3, #16
 8006178:	2b00      	cmp	r3, #0
 800617a:	f000 8197 	beq.w	80064ac <I2C_Slave_ISR_DMA+0x384>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006184:	2b00      	cmp	r3, #0
 8006186:	f000 8191 	beq.w	80064ac <I2C_Slave_ISR_DMA+0x384>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006190:	2b00      	cmp	r3, #0
 8006192:	d105      	bne.n	80061a0 <I2C_Slave_ISR_DMA+0x78>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800619a:	2b00      	cmp	r3, #0
 800619c:	f000 817f 	beq.w	800649e <I2C_Slave_ISR_DMA+0x376>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d07b      	beq.n	80062a0 <I2C_Slave_ISR_DMA+0x178>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d076      	beq.n	80062a0 <I2C_Slave_ISR_DMA+0x178>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a74      	ldr	r2, [pc, #464]	@ (800638c <I2C_Slave_ISR_DMA+0x264>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d059      	beq.n	8006272 <I2C_Slave_ISR_DMA+0x14a>
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a72      	ldr	r2, [pc, #456]	@ (8006390 <I2C_Slave_ISR_DMA+0x268>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d053      	beq.n	8006272 <I2C_Slave_ISR_DMA+0x14a>
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a70      	ldr	r2, [pc, #448]	@ (8006394 <I2C_Slave_ISR_DMA+0x26c>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d04d      	beq.n	8006272 <I2C_Slave_ISR_DMA+0x14a>
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a6e      	ldr	r2, [pc, #440]	@ (8006398 <I2C_Slave_ISR_DMA+0x270>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d047      	beq.n	8006272 <I2C_Slave_ISR_DMA+0x14a>
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a6c      	ldr	r2, [pc, #432]	@ (800639c <I2C_Slave_ISR_DMA+0x274>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d041      	beq.n	8006272 <I2C_Slave_ISR_DMA+0x14a>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a6a      	ldr	r2, [pc, #424]	@ (80063a0 <I2C_Slave_ISR_DMA+0x278>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d03b      	beq.n	8006272 <I2C_Slave_ISR_DMA+0x14a>
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a68      	ldr	r2, [pc, #416]	@ (80063a4 <I2C_Slave_ISR_DMA+0x27c>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d035      	beq.n	8006272 <I2C_Slave_ISR_DMA+0x14a>
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a66      	ldr	r2, [pc, #408]	@ (80063a8 <I2C_Slave_ISR_DMA+0x280>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d02f      	beq.n	8006272 <I2C_Slave_ISR_DMA+0x14a>
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a64      	ldr	r2, [pc, #400]	@ (80063ac <I2C_Slave_ISR_DMA+0x284>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d029      	beq.n	8006272 <I2C_Slave_ISR_DMA+0x14a>
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a62      	ldr	r2, [pc, #392]	@ (80063b0 <I2C_Slave_ISR_DMA+0x288>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d023      	beq.n	8006272 <I2C_Slave_ISR_DMA+0x14a>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a60      	ldr	r2, [pc, #384]	@ (80063b4 <I2C_Slave_ISR_DMA+0x28c>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d01d      	beq.n	8006272 <I2C_Slave_ISR_DMA+0x14a>
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a5e      	ldr	r2, [pc, #376]	@ (80063b8 <I2C_Slave_ISR_DMA+0x290>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d017      	beq.n	8006272 <I2C_Slave_ISR_DMA+0x14a>
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a5c      	ldr	r2, [pc, #368]	@ (80063bc <I2C_Slave_ISR_DMA+0x294>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d011      	beq.n	8006272 <I2C_Slave_ISR_DMA+0x14a>
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a5a      	ldr	r2, [pc, #360]	@ (80063c0 <I2C_Slave_ISR_DMA+0x298>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d00b      	beq.n	8006272 <I2C_Slave_ISR_DMA+0x14a>
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a58      	ldr	r2, [pc, #352]	@ (80063c4 <I2C_Slave_ISR_DMA+0x29c>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d005      	beq.n	8006272 <I2C_Slave_ISR_DMA+0x14a>
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a56      	ldr	r2, [pc, #344]	@ (80063c8 <I2C_Slave_ISR_DMA+0x2a0>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d109      	bne.n	8006286 <I2C_Slave_ISR_DMA+0x15e>
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	2b00      	cmp	r3, #0
 800627c:	bf0c      	ite	eq
 800627e:	2301      	moveq	r3, #1
 8006280:	2300      	movne	r3, #0
 8006282:	b2db      	uxtb	r3, r3
 8006284:	e008      	b.n	8006298 <I2C_Slave_ISR_DMA+0x170>
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	2b00      	cmp	r3, #0
 8006290:	bf0c      	ite	eq
 8006292:	2301      	moveq	r3, #1
 8006294:	2300      	movne	r3, #0
 8006296:	b2db      	uxtb	r3, r3
 8006298:	2b00      	cmp	r3, #0
 800629a:	d001      	beq.n	80062a0 <I2C_Slave_ISR_DMA+0x178>
          {
            treatdmanack = 1U;
 800629c:	2301      	movs	r3, #1
 800629e:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f000 809e 	beq.w	80063e6 <I2C_Slave_ISR_DMA+0x2be>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	f000 8098 	beq.w	80063e6 <I2C_Slave_ISR_DMA+0x2be>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a33      	ldr	r2, [pc, #204]	@ (800638c <I2C_Slave_ISR_DMA+0x264>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d059      	beq.n	8006376 <I2C_Slave_ISR_DMA+0x24e>
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a31      	ldr	r2, [pc, #196]	@ (8006390 <I2C_Slave_ISR_DMA+0x268>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d053      	beq.n	8006376 <I2C_Slave_ISR_DMA+0x24e>
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a2f      	ldr	r2, [pc, #188]	@ (8006394 <I2C_Slave_ISR_DMA+0x26c>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d04d      	beq.n	8006376 <I2C_Slave_ISR_DMA+0x24e>
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a2d      	ldr	r2, [pc, #180]	@ (8006398 <I2C_Slave_ISR_DMA+0x270>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d047      	beq.n	8006376 <I2C_Slave_ISR_DMA+0x24e>
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a2b      	ldr	r2, [pc, #172]	@ (800639c <I2C_Slave_ISR_DMA+0x274>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d041      	beq.n	8006376 <I2C_Slave_ISR_DMA+0x24e>
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a29      	ldr	r2, [pc, #164]	@ (80063a0 <I2C_Slave_ISR_DMA+0x278>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d03b      	beq.n	8006376 <I2C_Slave_ISR_DMA+0x24e>
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a27      	ldr	r2, [pc, #156]	@ (80063a4 <I2C_Slave_ISR_DMA+0x27c>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d035      	beq.n	8006376 <I2C_Slave_ISR_DMA+0x24e>
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a25      	ldr	r2, [pc, #148]	@ (80063a8 <I2C_Slave_ISR_DMA+0x280>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d02f      	beq.n	8006376 <I2C_Slave_ISR_DMA+0x24e>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a23      	ldr	r2, [pc, #140]	@ (80063ac <I2C_Slave_ISR_DMA+0x284>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d029      	beq.n	8006376 <I2C_Slave_ISR_DMA+0x24e>
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a21      	ldr	r2, [pc, #132]	@ (80063b0 <I2C_Slave_ISR_DMA+0x288>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d023      	beq.n	8006376 <I2C_Slave_ISR_DMA+0x24e>
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a1f      	ldr	r2, [pc, #124]	@ (80063b4 <I2C_Slave_ISR_DMA+0x28c>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d01d      	beq.n	8006376 <I2C_Slave_ISR_DMA+0x24e>
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a1d      	ldr	r2, [pc, #116]	@ (80063b8 <I2C_Slave_ISR_DMA+0x290>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d017      	beq.n	8006376 <I2C_Slave_ISR_DMA+0x24e>
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a1b      	ldr	r2, [pc, #108]	@ (80063bc <I2C_Slave_ISR_DMA+0x294>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d011      	beq.n	8006376 <I2C_Slave_ISR_DMA+0x24e>
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a19      	ldr	r2, [pc, #100]	@ (80063c0 <I2C_Slave_ISR_DMA+0x298>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d00b      	beq.n	8006376 <I2C_Slave_ISR_DMA+0x24e>
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a17      	ldr	r2, [pc, #92]	@ (80063c4 <I2C_Slave_ISR_DMA+0x29c>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d005      	beq.n	8006376 <I2C_Slave_ISR_DMA+0x24e>
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a15      	ldr	r2, [pc, #84]	@ (80063c8 <I2C_Slave_ISR_DMA+0x2a0>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d12a      	bne.n	80063cc <I2C_Slave_ISR_DMA+0x2a4>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	2b00      	cmp	r3, #0
 8006380:	bf0c      	ite	eq
 8006382:	2301      	moveq	r3, #1
 8006384:	2300      	movne	r3, #0
 8006386:	b2db      	uxtb	r3, r3
 8006388:	e029      	b.n	80063de <I2C_Slave_ISR_DMA+0x2b6>
 800638a:	bf00      	nop
 800638c:	40020010 	.word	0x40020010
 8006390:	40020028 	.word	0x40020028
 8006394:	40020040 	.word	0x40020040
 8006398:	40020058 	.word	0x40020058
 800639c:	40020070 	.word	0x40020070
 80063a0:	40020088 	.word	0x40020088
 80063a4:	400200a0 	.word	0x400200a0
 80063a8:	400200b8 	.word	0x400200b8
 80063ac:	40020410 	.word	0x40020410
 80063b0:	40020428 	.word	0x40020428
 80063b4:	40020440 	.word	0x40020440
 80063b8:	40020458 	.word	0x40020458
 80063bc:	40020470 	.word	0x40020470
 80063c0:	40020488 	.word	0x40020488
 80063c4:	400204a0 	.word	0x400204a0
 80063c8:	400204b8 	.word	0x400204b8
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	bf0c      	ite	eq
 80063d8:	2301      	moveq	r3, #1
 80063da:	2300      	movne	r3, #0
 80063dc:	b2db      	uxtb	r3, r3
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d001      	beq.n	80063e6 <I2C_Slave_ISR_DMA+0x2be>
          {
            treatdmanack = 1U;
 80063e2:	2301      	movs	r3, #1
 80063e4:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d128      	bne.n	800643e <I2C_Slave_ISR_DMA+0x316>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	2b28      	cmp	r3, #40	@ 0x28
 80063f6:	d108      	bne.n	800640a <I2C_Slave_ISR_DMA+0x2e2>
 80063f8:	69bb      	ldr	r3, [r7, #24]
 80063fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80063fe:	d104      	bne.n	800640a <I2C_Slave_ISR_DMA+0x2e2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8006400:	68b9      	ldr	r1, [r7, #8]
 8006402:	68f8      	ldr	r0, [r7, #12]
 8006404:	f000 fca4 	bl	8006d50 <I2C_ITListenCplt>
 8006408:	e048      	b.n	800649c <I2C_Slave_ISR_DMA+0x374>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006410:	b2db      	uxtb	r3, r3
 8006412:	2b29      	cmp	r3, #41	@ 0x29
 8006414:	d10e      	bne.n	8006434 <I2C_Slave_ISR_DMA+0x30c>
 8006416:	69bb      	ldr	r3, [r7, #24]
 8006418:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800641c:	d00a      	beq.n	8006434 <I2C_Slave_ISR_DMA+0x30c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	2210      	movs	r2, #16
 8006424:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8006426:	68f8      	ldr	r0, [r7, #12]
 8006428:	f000 fdfd 	bl	8007026 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800642c:	68f8      	ldr	r0, [r7, #12]
 800642e:	f000 f916 	bl	800665e <I2C_ITSlaveSeqCplt>
 8006432:	e033      	b.n	800649c <I2C_Slave_ISR_DMA+0x374>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2210      	movs	r2, #16
 800643a:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800643c:	e034      	b.n	80064a8 <I2C_Slave_ISR_DMA+0x380>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	2210      	movs	r2, #16
 8006444:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800644a:	f043 0204 	orr.w	r2, r3, #4
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006458:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d003      	beq.n	8006468 <I2C_Slave_ISR_DMA+0x340>
 8006460:	69bb      	ldr	r3, [r7, #24]
 8006462:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006466:	d11f      	bne.n	80064a8 <I2C_Slave_ISR_DMA+0x380>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006468:	7dfb      	ldrb	r3, [r7, #23]
 800646a:	2b21      	cmp	r3, #33	@ 0x21
 800646c:	d002      	beq.n	8006474 <I2C_Slave_ISR_DMA+0x34c>
 800646e:	7dfb      	ldrb	r3, [r7, #23]
 8006470:	2b29      	cmp	r3, #41	@ 0x29
 8006472:	d103      	bne.n	800647c <I2C_Slave_ISR_DMA+0x354>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2221      	movs	r2, #33	@ 0x21
 8006478:	631a      	str	r2, [r3, #48]	@ 0x30
 800647a:	e008      	b.n	800648e <I2C_Slave_ISR_DMA+0x366>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800647c:	7dfb      	ldrb	r3, [r7, #23]
 800647e:	2b22      	cmp	r3, #34	@ 0x22
 8006480:	d002      	beq.n	8006488 <I2C_Slave_ISR_DMA+0x360>
 8006482:	7dfb      	ldrb	r3, [r7, #23]
 8006484:	2b2a      	cmp	r3, #42	@ 0x2a
 8006486:	d102      	bne.n	800648e <I2C_Slave_ISR_DMA+0x366>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2222      	movs	r2, #34	@ 0x22
 800648c:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006492:	4619      	mov	r1, r3
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	f000 fcaf 	bl	8006df8 <I2C_ITError>
      if (treatdmanack == 1U)
 800649a:	e005      	b.n	80064a8 <I2C_Slave_ISR_DMA+0x380>
 800649c:	e004      	b.n	80064a8 <I2C_Slave_ISR_DMA+0x380>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2210      	movs	r2, #16
 80064a4:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80064a6:	e00f      	b.n	80064c8 <I2C_Slave_ISR_DMA+0x3a0>
      if (treatdmanack == 1U)
 80064a8:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80064aa:	e00d      	b.n	80064c8 <I2C_Slave_ISR_DMA+0x3a0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	f003 0308 	and.w	r3, r3, #8
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d008      	beq.n	80064c8 <I2C_Slave_ISR_DMA+0x3a0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d003      	beq.n	80064c8 <I2C_Slave_ISR_DMA+0x3a0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80064c0:	68b9      	ldr	r1, [r7, #8]
 80064c2:	68f8      	ldr	r0, [r7, #12]
 80064c4:	f000 f80a 	bl	80064dc <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80064d0:	2300      	movs	r3, #0
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3720      	adds	r7, #32
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}
 80064da:	bf00      	nop

080064dc <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b084      	sub	sp, #16
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
 80064e4:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80064f2:	2b28      	cmp	r3, #40	@ 0x28
 80064f4:	d16a      	bne.n	80065cc <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	699b      	ldr	r3, [r3, #24]
 80064fc:	0c1b      	lsrs	r3, r3, #16
 80064fe:	b2db      	uxtb	r3, r3
 8006500:	f003 0301 	and.w	r3, r3, #1
 8006504:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	699b      	ldr	r3, [r3, #24]
 800650c:	0c1b      	lsrs	r3, r3, #16
 800650e:	b29b      	uxth	r3, r3
 8006510:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8006514:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	b29b      	uxth	r3, r3
 800651e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006522:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	68db      	ldr	r3, [r3, #12]
 800652a:	b29b      	uxth	r3, r3
 800652c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8006530:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	2b02      	cmp	r3, #2
 8006538:	d138      	bne.n	80065ac <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800653a:	897b      	ldrh	r3, [r7, #10]
 800653c:	09db      	lsrs	r3, r3, #7
 800653e:	b29a      	uxth	r2, r3
 8006540:	89bb      	ldrh	r3, [r7, #12]
 8006542:	4053      	eors	r3, r2
 8006544:	b29b      	uxth	r3, r3
 8006546:	f003 0306 	and.w	r3, r3, #6
 800654a:	2b00      	cmp	r3, #0
 800654c:	d11c      	bne.n	8006588 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800654e:	897b      	ldrh	r3, [r7, #10]
 8006550:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006556:	1c5a      	adds	r2, r3, #1
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006560:	2b02      	cmp	r3, #2
 8006562:	d13b      	bne.n	80065dc <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2200      	movs	r2, #0
 8006568:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2208      	movs	r2, #8
 8006570:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800657a:	89ba      	ldrh	r2, [r7, #12]
 800657c:	7bfb      	ldrb	r3, [r7, #15]
 800657e:	4619      	mov	r1, r3
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f7ff f952 	bl	800582a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006586:	e029      	b.n	80065dc <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8006588:	893b      	ldrh	r3, [r7, #8]
 800658a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800658c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f001 f8ff 	bl	8007794 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800659e:	89ba      	ldrh	r2, [r7, #12]
 80065a0:	7bfb      	ldrb	r3, [r7, #15]
 80065a2:	4619      	mov	r1, r3
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f7ff f940 	bl	800582a <HAL_I2C_AddrCallback>
}
 80065aa:	e017      	b.n	80065dc <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80065ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f001 f8ef 	bl	8007794 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80065be:	89ba      	ldrh	r2, [r7, #12]
 80065c0:	7bfb      	ldrb	r3, [r7, #15]
 80065c2:	4619      	mov	r1, r3
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f7ff f930 	bl	800582a <HAL_I2C_AddrCallback>
}
 80065ca:	e007      	b.n	80065dc <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	2208      	movs	r2, #8
 80065d2:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 80065dc:	bf00      	nop
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b082      	sub	sp, #8
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2200      	movs	r2, #0
 80065f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	2b21      	cmp	r3, #33	@ 0x21
 80065fe:	d115      	bne.n	800662c <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2220      	movs	r2, #32
 8006604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2211      	movs	r2, #17
 800660c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006614:	2101      	movs	r1, #1
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f001 f8bc 	bl	8007794 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2200      	movs	r2, #0
 8006620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f7ff f8d8 	bl	80057da <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800662a:	e014      	b.n	8006656 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2220      	movs	r2, #32
 8006630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2212      	movs	r2, #18
 8006638:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006640:	2102      	movs	r1, #2
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f001 f8a6 	bl	8007794 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f7ff f8cc 	bl	80057ee <HAL_I2C_MasterRxCpltCallback>
}
 8006656:	bf00      	nop
 8006658:	3708      	adds	r7, #8
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}

0800665e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800665e:	b580      	push	{r7, lr}
 8006660:	b084      	sub	sp, #16
 8006662:	af00      	add	r7, sp, #0
 8006664:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800667c:	2b00      	cmp	r3, #0
 800667e:	d008      	beq.n	8006692 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800668e:	601a      	str	r2, [r3, #0]
 8006690:	e00c      	b.n	80066ac <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006698:	2b00      	cmp	r3, #0
 800669a:	d007      	beq.n	80066ac <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80066aa:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	2b29      	cmp	r3, #41	@ 0x29
 80066b6:	d112      	bne.n	80066de <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2228      	movs	r2, #40	@ 0x28
 80066bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2221      	movs	r2, #33	@ 0x21
 80066c4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80066c6:	2101      	movs	r1, #1
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f001 f863 	bl	8007794 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f7ff f893 	bl	8005802 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80066dc:	e017      	b.n	800670e <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066e4:	b2db      	uxtb	r3, r3
 80066e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80066e8:	d111      	bne.n	800670e <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2228      	movs	r2, #40	@ 0x28
 80066ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2222      	movs	r2, #34	@ 0x22
 80066f6:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80066f8:	2102      	movs	r1, #2
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f001 f84a 	bl	8007794 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f7ff f884 	bl	8005816 <HAL_I2C_SlaveRxCpltCallback>
}
 800670e:	bf00      	nop
 8006710:	3710      	adds	r7, #16
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}
	...

08006718 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b086      	sub	sp, #24
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
 8006720:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	2220      	movs	r2, #32
 800672c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006734:	b2db      	uxtb	r3, r3
 8006736:	2b21      	cmp	r3, #33	@ 0x21
 8006738:	d107      	bne.n	800674a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800673a:	2101      	movs	r1, #1
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f001 f829 	bl	8007794 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2211      	movs	r2, #17
 8006746:	631a      	str	r2, [r3, #48]	@ 0x30
 8006748:	e00c      	b.n	8006764 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006750:	b2db      	uxtb	r3, r3
 8006752:	2b22      	cmp	r3, #34	@ 0x22
 8006754:	d106      	bne.n	8006764 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006756:	2102      	movs	r1, #2
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f001 f81b 	bl	8007794 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2212      	movs	r2, #18
 8006762:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	6859      	ldr	r1, [r3, #4]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	4b4c      	ldr	r3, [pc, #304]	@ (80068a0 <I2C_ITMasterCplt+0x188>)
 8006770:	400b      	ands	r3, r1
 8006772:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2200      	movs	r2, #0
 8006778:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a49      	ldr	r2, [pc, #292]	@ (80068a4 <I2C_ITMasterCplt+0x18c>)
 800677e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	f003 0310 	and.w	r3, r3, #16
 8006786:	2b00      	cmp	r3, #0
 8006788:	d009      	beq.n	800679e <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	2210      	movs	r2, #16
 8006790:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006796:	f043 0204 	orr.w	r2, r3, #4
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	2b60      	cmp	r3, #96	@ 0x60
 80067a8:	d10a      	bne.n	80067c0 <I2C_ITMasterCplt+0xa8>
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	f003 0304 	and.w	r3, r3, #4
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d005      	beq.n	80067c0 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ba:	b2db      	uxtb	r3, r3
 80067bc:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80067be:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f000 fc30 	bl	8007026 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067ca:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	2b60      	cmp	r3, #96	@ 0x60
 80067d6:	d002      	beq.n	80067de <I2C_ITMasterCplt+0xc6>
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d006      	beq.n	80067ec <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067e2:	4619      	mov	r1, r3
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 fb07 	bl	8006df8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80067ea:	e054      	b.n	8006896 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067f2:	b2db      	uxtb	r3, r3
 80067f4:	2b21      	cmp	r3, #33	@ 0x21
 80067f6:	d124      	bne.n	8006842 <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2220      	movs	r2, #32
 80067fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2200      	movs	r2, #0
 8006804:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800680c:	b2db      	uxtb	r3, r3
 800680e:	2b40      	cmp	r3, #64	@ 0x40
 8006810:	d10b      	bne.n	800682a <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2200      	movs	r2, #0
 8006816:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2200      	movs	r2, #0
 800681e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f7ff f819 	bl	800585a <HAL_I2C_MemTxCpltCallback>
}
 8006828:	e035      	b.n	8006896 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2200      	movs	r2, #0
 8006836:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f7fe ffcd 	bl	80057da <HAL_I2C_MasterTxCpltCallback>
}
 8006840:	e029      	b.n	8006896 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006848:	b2db      	uxtb	r3, r3
 800684a:	2b22      	cmp	r3, #34	@ 0x22
 800684c:	d123      	bne.n	8006896 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2220      	movs	r2, #32
 8006852:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006862:	b2db      	uxtb	r3, r3
 8006864:	2b40      	cmp	r3, #64	@ 0x40
 8006866:	d10b      	bne.n	8006880 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2200      	movs	r2, #0
 8006874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f7fe fff8 	bl	800586e <HAL_I2C_MemRxCpltCallback>
}
 800687e:	e00a      	b.n	8006896 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2200      	movs	r2, #0
 8006884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2200      	movs	r2, #0
 800688c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f7fe ffac 	bl	80057ee <HAL_I2C_MasterRxCpltCallback>
}
 8006896:	bf00      	nop
 8006898:	3718      	adds	r7, #24
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
 800689e:	bf00      	nop
 80068a0:	fe00e800 	.word	0xfe00e800
 80068a4:	ffff0000 	.word	0xffff0000

080068a8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b086      	sub	sp, #24
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c2:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068ca:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2220      	movs	r2, #32
 80068d2:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80068d4:	7afb      	ldrb	r3, [r7, #11]
 80068d6:	2b21      	cmp	r3, #33	@ 0x21
 80068d8:	d002      	beq.n	80068e0 <I2C_ITSlaveCplt+0x38>
 80068da:	7afb      	ldrb	r3, [r7, #11]
 80068dc:	2b29      	cmp	r3, #41	@ 0x29
 80068de:	d108      	bne.n	80068f2 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80068e0:	f248 0101 	movw	r1, #32769	@ 0x8001
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f000 ff55 	bl	8007794 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2221      	movs	r2, #33	@ 0x21
 80068ee:	631a      	str	r2, [r3, #48]	@ 0x30
 80068f0:	e019      	b.n	8006926 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80068f2:	7afb      	ldrb	r3, [r7, #11]
 80068f4:	2b22      	cmp	r3, #34	@ 0x22
 80068f6:	d002      	beq.n	80068fe <I2C_ITSlaveCplt+0x56>
 80068f8:	7afb      	ldrb	r3, [r7, #11]
 80068fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80068fc:	d108      	bne.n	8006910 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80068fe:	f248 0102 	movw	r1, #32770	@ 0x8002
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f000 ff46 	bl	8007794 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2222      	movs	r2, #34	@ 0x22
 800690c:	631a      	str	r2, [r3, #48]	@ 0x30
 800690e:	e00a      	b.n	8006926 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8006910:	7afb      	ldrb	r3, [r7, #11]
 8006912:	2b28      	cmp	r3, #40	@ 0x28
 8006914:	d107      	bne.n	8006926 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8006916:	f248 0103 	movw	r1, #32771	@ 0x8003
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f000 ff3a 	bl	8007794 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	685a      	ldr	r2, [r3, #4]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006934:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	6859      	ldr	r1, [r3, #4]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	4b7f      	ldr	r3, [pc, #508]	@ (8006b40 <I2C_ITSlaveCplt+0x298>)
 8006942:	400b      	ands	r3, r1
 8006944:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f000 fb6d 	bl	8007026 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006952:	2b00      	cmp	r3, #0
 8006954:	d07a      	beq.n	8006a4c <I2C_ITSlaveCplt+0x1a4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	681a      	ldr	r2, [r3, #0]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006964:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800696a:	2b00      	cmp	r3, #0
 800696c:	f000 8111 	beq.w	8006b92 <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a73      	ldr	r2, [pc, #460]	@ (8006b44 <I2C_ITSlaveCplt+0x29c>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d059      	beq.n	8006a30 <I2C_ITSlaveCplt+0x188>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a71      	ldr	r2, [pc, #452]	@ (8006b48 <I2C_ITSlaveCplt+0x2a0>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d053      	beq.n	8006a30 <I2C_ITSlaveCplt+0x188>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4a6f      	ldr	r2, [pc, #444]	@ (8006b4c <I2C_ITSlaveCplt+0x2a4>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d04d      	beq.n	8006a30 <I2C_ITSlaveCplt+0x188>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a6d      	ldr	r2, [pc, #436]	@ (8006b50 <I2C_ITSlaveCplt+0x2a8>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d047      	beq.n	8006a30 <I2C_ITSlaveCplt+0x188>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a6b      	ldr	r2, [pc, #428]	@ (8006b54 <I2C_ITSlaveCplt+0x2ac>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d041      	beq.n	8006a30 <I2C_ITSlaveCplt+0x188>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4a69      	ldr	r2, [pc, #420]	@ (8006b58 <I2C_ITSlaveCplt+0x2b0>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d03b      	beq.n	8006a30 <I2C_ITSlaveCplt+0x188>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a67      	ldr	r2, [pc, #412]	@ (8006b5c <I2C_ITSlaveCplt+0x2b4>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d035      	beq.n	8006a30 <I2C_ITSlaveCplt+0x188>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a65      	ldr	r2, [pc, #404]	@ (8006b60 <I2C_ITSlaveCplt+0x2b8>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d02f      	beq.n	8006a30 <I2C_ITSlaveCplt+0x188>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a63      	ldr	r2, [pc, #396]	@ (8006b64 <I2C_ITSlaveCplt+0x2bc>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d029      	beq.n	8006a30 <I2C_ITSlaveCplt+0x188>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a61      	ldr	r2, [pc, #388]	@ (8006b68 <I2C_ITSlaveCplt+0x2c0>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d023      	beq.n	8006a30 <I2C_ITSlaveCplt+0x188>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a5f      	ldr	r2, [pc, #380]	@ (8006b6c <I2C_ITSlaveCplt+0x2c4>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d01d      	beq.n	8006a30 <I2C_ITSlaveCplt+0x188>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a5d      	ldr	r2, [pc, #372]	@ (8006b70 <I2C_ITSlaveCplt+0x2c8>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d017      	beq.n	8006a30 <I2C_ITSlaveCplt+0x188>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a5b      	ldr	r2, [pc, #364]	@ (8006b74 <I2C_ITSlaveCplt+0x2cc>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d011      	beq.n	8006a30 <I2C_ITSlaveCplt+0x188>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a59      	ldr	r2, [pc, #356]	@ (8006b78 <I2C_ITSlaveCplt+0x2d0>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d00b      	beq.n	8006a30 <I2C_ITSlaveCplt+0x188>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a57      	ldr	r2, [pc, #348]	@ (8006b7c <I2C_ITSlaveCplt+0x2d4>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d005      	beq.n	8006a30 <I2C_ITSlaveCplt+0x188>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a55      	ldr	r2, [pc, #340]	@ (8006b80 <I2C_ITSlaveCplt+0x2d8>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d105      	bne.n	8006a3c <I2C_ITSlaveCplt+0x194>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	e004      	b.n	8006a46 <I2C_ITSlaveCplt+0x19e>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	b29b      	uxth	r3, r3
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	8553      	strh	r3, [r2, #42]	@ 0x2a
 8006a4a:	e0a2      	b.n	8006b92 <I2C_ITSlaveCplt+0x2ea>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	f000 809d 	beq.w	8006b92 <I2C_ITSlaveCplt+0x2ea>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006a66:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	f000 8090 	beq.w	8006b92 <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a32      	ldr	r2, [pc, #200]	@ (8006b44 <I2C_ITSlaveCplt+0x29c>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d059      	beq.n	8006b32 <I2C_ITSlaveCplt+0x28a>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a30      	ldr	r2, [pc, #192]	@ (8006b48 <I2C_ITSlaveCplt+0x2a0>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d053      	beq.n	8006b32 <I2C_ITSlaveCplt+0x28a>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a2e      	ldr	r2, [pc, #184]	@ (8006b4c <I2C_ITSlaveCplt+0x2a4>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d04d      	beq.n	8006b32 <I2C_ITSlaveCplt+0x28a>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a2c      	ldr	r2, [pc, #176]	@ (8006b50 <I2C_ITSlaveCplt+0x2a8>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d047      	beq.n	8006b32 <I2C_ITSlaveCplt+0x28a>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a2a      	ldr	r2, [pc, #168]	@ (8006b54 <I2C_ITSlaveCplt+0x2ac>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d041      	beq.n	8006b32 <I2C_ITSlaveCplt+0x28a>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a28      	ldr	r2, [pc, #160]	@ (8006b58 <I2C_ITSlaveCplt+0x2b0>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d03b      	beq.n	8006b32 <I2C_ITSlaveCplt+0x28a>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a26      	ldr	r2, [pc, #152]	@ (8006b5c <I2C_ITSlaveCplt+0x2b4>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d035      	beq.n	8006b32 <I2C_ITSlaveCplt+0x28a>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a24      	ldr	r2, [pc, #144]	@ (8006b60 <I2C_ITSlaveCplt+0x2b8>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d02f      	beq.n	8006b32 <I2C_ITSlaveCplt+0x28a>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a22      	ldr	r2, [pc, #136]	@ (8006b64 <I2C_ITSlaveCplt+0x2bc>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d029      	beq.n	8006b32 <I2C_ITSlaveCplt+0x28a>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a20      	ldr	r2, [pc, #128]	@ (8006b68 <I2C_ITSlaveCplt+0x2c0>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d023      	beq.n	8006b32 <I2C_ITSlaveCplt+0x28a>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a1e      	ldr	r2, [pc, #120]	@ (8006b6c <I2C_ITSlaveCplt+0x2c4>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d01d      	beq.n	8006b32 <I2C_ITSlaveCplt+0x28a>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a1c      	ldr	r2, [pc, #112]	@ (8006b70 <I2C_ITSlaveCplt+0x2c8>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d017      	beq.n	8006b32 <I2C_ITSlaveCplt+0x28a>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a1a      	ldr	r2, [pc, #104]	@ (8006b74 <I2C_ITSlaveCplt+0x2cc>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d011      	beq.n	8006b32 <I2C_ITSlaveCplt+0x28a>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a18      	ldr	r2, [pc, #96]	@ (8006b78 <I2C_ITSlaveCplt+0x2d0>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d00b      	beq.n	8006b32 <I2C_ITSlaveCplt+0x28a>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a16      	ldr	r2, [pc, #88]	@ (8006b7c <I2C_ITSlaveCplt+0x2d4>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d005      	beq.n	8006b32 <I2C_ITSlaveCplt+0x28a>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a14      	ldr	r2, [pc, #80]	@ (8006b80 <I2C_ITSlaveCplt+0x2d8>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d128      	bne.n	8006b84 <I2C_ITSlaveCplt+0x2dc>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	e027      	b.n	8006b8e <I2C_ITSlaveCplt+0x2e6>
 8006b3e:	bf00      	nop
 8006b40:	fe00e800 	.word	0xfe00e800
 8006b44:	40020010 	.word	0x40020010
 8006b48:	40020028 	.word	0x40020028
 8006b4c:	40020040 	.word	0x40020040
 8006b50:	40020058 	.word	0x40020058
 8006b54:	40020070 	.word	0x40020070
 8006b58:	40020088 	.word	0x40020088
 8006b5c:	400200a0 	.word	0x400200a0
 8006b60:	400200b8 	.word	0x400200b8
 8006b64:	40020410 	.word	0x40020410
 8006b68:	40020428 	.word	0x40020428
 8006b6c:	40020440 	.word	0x40020440
 8006b70:	40020458 	.word	0x40020458
 8006b74:	40020470 	.word	0x40020470
 8006b78:	40020488 	.word	0x40020488
 8006b7c:	400204a0 	.word	0x400204a0
 8006b80:	400204b8 	.word	0x400204b8
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	687a      	ldr	r2, [r7, #4]
 8006b90:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	f003 0304 	and.w	r3, r3, #4
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d020      	beq.n	8006bde <I2C_ITSlaveCplt+0x336>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	f023 0304 	bic.w	r3, r3, #4
 8006ba2:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bae:	b2d2      	uxtb	r2, r2
 8006bb0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb6:	1c5a      	adds	r2, r3, #1
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d00c      	beq.n	8006bde <I2C_ITSlaveCplt+0x336>
    {
      hi2c->XferSize--;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bc8:	3b01      	subs	r3, #1
 8006bca:	b29a      	uxth	r2, r3
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bd4:	b29b      	uxth	r3, r3
 8006bd6:	3b01      	subs	r3, #1
 8006bd8:	b29a      	uxth	r2, r3
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d005      	beq.n	8006bf4 <I2C_ITSlaveCplt+0x34c>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bec:	f043 0204 	orr.w	r2, r3, #4
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	f003 0310 	and.w	r3, r3, #16
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d049      	beq.n	8006c92 <I2C_ITSlaveCplt+0x3ea>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d044      	beq.n	8006c92 <I2C_ITSlaveCplt+0x3ea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d128      	bne.n	8006c64 <I2C_ITSlaveCplt+0x3bc>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	2b28      	cmp	r3, #40	@ 0x28
 8006c1c:	d108      	bne.n	8006c30 <I2C_ITSlaveCplt+0x388>
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006c24:	d104      	bne.n	8006c30 <I2C_ITSlaveCplt+0x388>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006c26:	6979      	ldr	r1, [r7, #20]
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 f891 	bl	8006d50 <I2C_ITListenCplt>
 8006c2e:	e030      	b.n	8006c92 <I2C_ITSlaveCplt+0x3ea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	2b29      	cmp	r3, #41	@ 0x29
 8006c3a:	d10e      	bne.n	8006c5a <I2C_ITSlaveCplt+0x3b2>
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006c42:	d00a      	beq.n	8006c5a <I2C_ITSlaveCplt+0x3b2>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	2210      	movs	r2, #16
 8006c4a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 f9ea 	bl	8007026 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f7ff fd03 	bl	800665e <I2C_ITSlaveSeqCplt>
 8006c58:	e01b      	b.n	8006c92 <I2C_ITSlaveCplt+0x3ea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	2210      	movs	r2, #16
 8006c60:	61da      	str	r2, [r3, #28]
 8006c62:	e016      	b.n	8006c92 <I2C_ITSlaveCplt+0x3ea>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2210      	movs	r2, #16
 8006c6a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c70:	f043 0204 	orr.w	r2, r3, #4
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d003      	beq.n	8006c86 <I2C_ITSlaveCplt+0x3de>
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006c84:	d105      	bne.n	8006c92 <I2C_ITSlaveCplt+0x3ea>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 f8b3 	bl	8006df8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d010      	beq.n	8006cca <I2C_ITSlaveCplt+0x422>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cac:	4619      	mov	r1, r3
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	f000 f8a2 	bl	8006df8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	2b28      	cmp	r3, #40	@ 0x28
 8006cbe:	d141      	bne.n	8006d44 <I2C_ITSlaveCplt+0x49c>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006cc0:	6979      	ldr	r1, [r7, #20]
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f000 f844 	bl	8006d50 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006cc8:	e03c      	b.n	8006d44 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cce:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006cd2:	d014      	beq.n	8006cfe <I2C_ITSlaveCplt+0x456>
    I2C_ITSlaveSeqCplt(hi2c);
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f7ff fcc2 	bl	800665e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a1b      	ldr	r2, [pc, #108]	@ (8006d4c <I2C_ITSlaveCplt+0x4a4>)
 8006cde:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2220      	movs	r2, #32
 8006ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2200      	movs	r2, #0
 8006cec:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f7fe fda5 	bl	8005846 <HAL_I2C_ListenCpltCallback>
}
 8006cfc:	e022      	b.n	8006d44 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	2b22      	cmp	r3, #34	@ 0x22
 8006d08:	d10e      	bne.n	8006d28 <I2C_ITSlaveCplt+0x480>
    hi2c->State = HAL_I2C_STATE_READY;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2220      	movs	r2, #32
 8006d0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2200      	movs	r2, #0
 8006d16:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f7fe fd78 	bl	8005816 <HAL_I2C_SlaveRxCpltCallback>
}
 8006d26:	e00d      	b.n	8006d44 <I2C_ITSlaveCplt+0x49c>
    hi2c->State = HAL_I2C_STATE_READY;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2220      	movs	r2, #32
 8006d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2200      	movs	r2, #0
 8006d34:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f7fe fd5f 	bl	8005802 <HAL_I2C_SlaveTxCpltCallback>
}
 8006d44:	bf00      	nop
 8006d46:	3718      	adds	r7, #24
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}
 8006d4c:	ffff0000 	.word	0xffff0000

08006d50 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b082      	sub	sp, #8
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4a25      	ldr	r2, [pc, #148]	@ (8006df4 <I2C_ITListenCplt+0xa4>)
 8006d5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2220      	movs	r2, #32
 8006d6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2200      	movs	r2, #0
 8006d72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	f003 0304 	and.w	r3, r3, #4
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d022      	beq.n	8006dcc <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d90:	b2d2      	uxtb	r2, r2
 8006d92:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d98:	1c5a      	adds	r2, r3, #1
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d012      	beq.n	8006dcc <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006daa:	3b01      	subs	r3, #1
 8006dac:	b29a      	uxth	r2, r3
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006db6:	b29b      	uxth	r3, r3
 8006db8:	3b01      	subs	r3, #1
 8006dba:	b29a      	uxth	r2, r3
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dc4:	f043 0204 	orr.w	r2, r3, #4
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006dcc:	f248 0103 	movw	r1, #32771	@ 0x8003
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f000 fcdf 	bl	8007794 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	2210      	movs	r2, #16
 8006ddc:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f7fe fd2d 	bl	8005846 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006dec:	bf00      	nop
 8006dee:	3708      	adds	r7, #8
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}
 8006df4:	ffff0000 	.word	0xffff0000

08006df8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e08:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	4a6d      	ldr	r2, [pc, #436]	@ (8006fcc <I2C_ITError+0x1d4>)
 8006e16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	431a      	orrs	r2, r3
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8006e2a:	7bfb      	ldrb	r3, [r7, #15]
 8006e2c:	2b28      	cmp	r3, #40	@ 0x28
 8006e2e:	d005      	beq.n	8006e3c <I2C_ITError+0x44>
 8006e30:	7bfb      	ldrb	r3, [r7, #15]
 8006e32:	2b29      	cmp	r3, #41	@ 0x29
 8006e34:	d002      	beq.n	8006e3c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006e36:	7bfb      	ldrb	r3, [r7, #15]
 8006e38:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e3a:	d10b      	bne.n	8006e54 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006e3c:	2103      	movs	r1, #3
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f000 fca8 	bl	8007794 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2228      	movs	r2, #40	@ 0x28
 8006e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	4a60      	ldr	r2, [pc, #384]	@ (8006fd0 <I2C_ITError+0x1d8>)
 8006e50:	635a      	str	r2, [r3, #52]	@ 0x34
 8006e52:	e030      	b.n	8006eb6 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006e54:	f248 0103 	movw	r1, #32771	@ 0x8003
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f000 fc9b 	bl	8007794 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 f8e1 	bl	8007026 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	2b60      	cmp	r3, #96	@ 0x60
 8006e6e:	d01f      	beq.n	8006eb0 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2220      	movs	r2, #32
 8006e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	699b      	ldr	r3, [r3, #24]
 8006e7e:	f003 0320 	and.w	r3, r3, #32
 8006e82:	2b20      	cmp	r3, #32
 8006e84:	d114      	bne.n	8006eb0 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	699b      	ldr	r3, [r3, #24]
 8006e8c:	f003 0310 	and.w	r3, r3, #16
 8006e90:	2b10      	cmp	r3, #16
 8006e92:	d109      	bne.n	8006ea8 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	2210      	movs	r2, #16
 8006e9a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ea0:	f043 0204 	orr.w	r2, r3, #4
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	2220      	movs	r2, #32
 8006eae:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eba:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d039      	beq.n	8006f38 <I2C_ITError+0x140>
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	2b11      	cmp	r3, #17
 8006ec8:	d002      	beq.n	8006ed0 <I2C_ITError+0xd8>
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	2b21      	cmp	r3, #33	@ 0x21
 8006ece:	d133      	bne.n	8006f38 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006eda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ede:	d107      	bne.n	8006ef0 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	681a      	ldr	r2, [r3, #0]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006eee:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f7fd fa45 	bl	8004384 <HAL_DMA_GetState>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b01      	cmp	r3, #1
 8006efe:	d017      	beq.n	8006f30 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f04:	4a33      	ldr	r2, [pc, #204]	@ (8006fd4 <I2C_ITError+0x1dc>)
 8006f06:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f14:	4618      	mov	r0, r3
 8006f16:	f7fc f88d 	bl	8003034 <HAL_DMA_Abort_IT>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d04d      	beq.n	8006fbc <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f26:	687a      	ldr	r2, [r7, #4]
 8006f28:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006f2a:	4610      	mov	r0, r2
 8006f2c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006f2e:	e045      	b.n	8006fbc <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f000 f851 	bl	8006fd8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006f36:	e041      	b.n	8006fbc <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d039      	beq.n	8006fb4 <I2C_ITError+0x1bc>
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	2b12      	cmp	r3, #18
 8006f44:	d002      	beq.n	8006f4c <I2C_ITError+0x154>
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	2b22      	cmp	r3, #34	@ 0x22
 8006f4a:	d133      	bne.n	8006fb4 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f5a:	d107      	bne.n	8006f6c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	681a      	ldr	r2, [r3, #0]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006f6a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f70:	4618      	mov	r0, r3
 8006f72:	f7fd fa07 	bl	8004384 <HAL_DMA_GetState>
 8006f76:	4603      	mov	r3, r0
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d017      	beq.n	8006fac <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f80:	4a14      	ldr	r2, [pc, #80]	@ (8006fd4 <I2C_ITError+0x1dc>)
 8006f82:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f90:	4618      	mov	r0, r3
 8006f92:	f7fc f84f 	bl	8003034 <HAL_DMA_Abort_IT>
 8006f96:	4603      	mov	r3, r0
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d011      	beq.n	8006fc0 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fa2:	687a      	ldr	r2, [r7, #4]
 8006fa4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006fa6:	4610      	mov	r0, r2
 8006fa8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006faa:	e009      	b.n	8006fc0 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 f813 	bl	8006fd8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006fb2:	e005      	b.n	8006fc0 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f000 f80f 	bl	8006fd8 <I2C_TreatErrorCallback>
  }
}
 8006fba:	e002      	b.n	8006fc2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006fbc:	bf00      	nop
 8006fbe:	e000      	b.n	8006fc2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006fc0:	bf00      	nop
}
 8006fc2:	bf00      	nop
 8006fc4:	3710      	adds	r7, #16
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop
 8006fcc:	ffff0000 	.word	0xffff0000
 8006fd0:	08005b15 	.word	0x08005b15
 8006fd4:	08007379 	.word	0x08007379

08006fd8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	2b60      	cmp	r3, #96	@ 0x60
 8006fea:	d10e      	bne.n	800700a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2220      	movs	r2, #32
 8006ff0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f7fe fc47 	bl	8005896 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007008:	e009      	b.n	800701e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f7fe fc32 	bl	8005882 <HAL_I2C_ErrorCallback>
}
 800701e:	bf00      	nop
 8007020:	3708      	adds	r7, #8
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}

08007026 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007026:	b480      	push	{r7}
 8007028:	b083      	sub	sp, #12
 800702a:	af00      	add	r7, sp, #0
 800702c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	699b      	ldr	r3, [r3, #24]
 8007034:	f003 0302 	and.w	r3, r3, #2
 8007038:	2b02      	cmp	r3, #2
 800703a:	d103      	bne.n	8007044 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2200      	movs	r2, #0
 8007042:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	699b      	ldr	r3, [r3, #24]
 800704a:	f003 0301 	and.w	r3, r3, #1
 800704e:	2b01      	cmp	r3, #1
 8007050:	d007      	beq.n	8007062 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	699a      	ldr	r2, [r3, #24]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f042 0201 	orr.w	r2, r2, #1
 8007060:	619a      	str	r2, [r3, #24]
  }
}
 8007062:	bf00      	nop
 8007064:	370c      	adds	r7, #12
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr

0800706e <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800706e:	b580      	push	{r7, lr}
 8007070:	b084      	sub	sp, #16
 8007072:	af00      	add	r7, sp, #0
 8007074:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800707a:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800708a:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007090:	b29b      	uxth	r3, r3
 8007092:	2b00      	cmp	r3, #0
 8007094:	d104      	bne.n	80070a0 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007096:	2120      	movs	r1, #32
 8007098:	68f8      	ldr	r0, [r7, #12]
 800709a:	f000 faf7 	bl	800768c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800709e:	e02d      	b.n	80070fc <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070a4:	68fa      	ldr	r2, [r7, #12]
 80070a6:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80070a8:	441a      	add	r2, r3
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	2bff      	cmp	r3, #255	@ 0xff
 80070b6:	d903      	bls.n	80070c0 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	22ff      	movs	r2, #255	@ 0xff
 80070bc:	851a      	strh	r2, [r3, #40]	@ 0x28
 80070be:	e004      	b.n	80070ca <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070c4:	b29a      	uxth	r2, r3
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	3324      	adds	r3, #36	@ 0x24
 80070d4:	4619      	mov	r1, r3
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070da:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80070e0:	f7fb fd3e 	bl	8002b60 <HAL_DMA_Start_IT>
 80070e4:	4603      	mov	r3, r0
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d004      	beq.n	80070f4 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80070ea:	2110      	movs	r1, #16
 80070ec:	68f8      	ldr	r0, [r7, #12]
 80070ee:	f7ff fe83 	bl	8006df8 <I2C_ITError>
}
 80070f2:	e003      	b.n	80070fc <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80070f4:	2140      	movs	r1, #64	@ 0x40
 80070f6:	68f8      	ldr	r0, [r7, #12]
 80070f8:	f000 fac8 	bl	800768c <I2C_Enable_IRQ>
}
 80070fc:	bf00      	nop
 80070fe:	3710      	adds	r7, #16
 8007100:	46bd      	mov	sp, r7
 8007102:	bd80      	pop	{r7, pc}

08007104 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b084      	sub	sp, #16
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 800710c:	2300      	movs	r3, #0
 800710e:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007114:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800711a:	2b00      	cmp	r3, #0
 800711c:	d076      	beq.n	800720c <I2C_DMAError+0x108>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a71      	ldr	r2, [pc, #452]	@ (80072ec <I2C_DMAError+0x1e8>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d059      	beq.n	80071de <I2C_DMAError+0xda>
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a6f      	ldr	r2, [pc, #444]	@ (80072f0 <I2C_DMAError+0x1ec>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d053      	beq.n	80071de <I2C_DMAError+0xda>
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a6d      	ldr	r2, [pc, #436]	@ (80072f4 <I2C_DMAError+0x1f0>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d04d      	beq.n	80071de <I2C_DMAError+0xda>
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a6b      	ldr	r2, [pc, #428]	@ (80072f8 <I2C_DMAError+0x1f4>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d047      	beq.n	80071de <I2C_DMAError+0xda>
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a69      	ldr	r2, [pc, #420]	@ (80072fc <I2C_DMAError+0x1f8>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d041      	beq.n	80071de <I2C_DMAError+0xda>
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a67      	ldr	r2, [pc, #412]	@ (8007300 <I2C_DMAError+0x1fc>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d03b      	beq.n	80071de <I2C_DMAError+0xda>
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a65      	ldr	r2, [pc, #404]	@ (8007304 <I2C_DMAError+0x200>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d035      	beq.n	80071de <I2C_DMAError+0xda>
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a63      	ldr	r2, [pc, #396]	@ (8007308 <I2C_DMAError+0x204>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d02f      	beq.n	80071de <I2C_DMAError+0xda>
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a61      	ldr	r2, [pc, #388]	@ (800730c <I2C_DMAError+0x208>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d029      	beq.n	80071de <I2C_DMAError+0xda>
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a5f      	ldr	r2, [pc, #380]	@ (8007310 <I2C_DMAError+0x20c>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d023      	beq.n	80071de <I2C_DMAError+0xda>
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a5d      	ldr	r2, [pc, #372]	@ (8007314 <I2C_DMAError+0x210>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d01d      	beq.n	80071de <I2C_DMAError+0xda>
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a5b      	ldr	r2, [pc, #364]	@ (8007318 <I2C_DMAError+0x214>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d017      	beq.n	80071de <I2C_DMAError+0xda>
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a59      	ldr	r2, [pc, #356]	@ (800731c <I2C_DMAError+0x218>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d011      	beq.n	80071de <I2C_DMAError+0xda>
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4a57      	ldr	r2, [pc, #348]	@ (8007320 <I2C_DMAError+0x21c>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d00b      	beq.n	80071de <I2C_DMAError+0xda>
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a55      	ldr	r2, [pc, #340]	@ (8007324 <I2C_DMAError+0x220>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d005      	beq.n	80071de <I2C_DMAError+0xda>
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a53      	ldr	r2, [pc, #332]	@ (8007328 <I2C_DMAError+0x224>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d109      	bne.n	80071f2 <I2C_DMAError+0xee>
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	bf0c      	ite	eq
 80071ea:	2301      	moveq	r3, #1
 80071ec:	2300      	movne	r3, #0
 80071ee:	b2db      	uxtb	r3, r3
 80071f0:	e008      	b.n	8007204 <I2C_DMAError+0x100>
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	bf0c      	ite	eq
 80071fe:	2301      	moveq	r3, #1
 8007200:	2300      	movne	r3, #0
 8007202:	b2db      	uxtb	r3, r3
 8007204:	2b00      	cmp	r3, #0
 8007206:	d001      	beq.n	800720c <I2C_DMAError+0x108>
    {
      treatdmaerror = 1U;
 8007208:	2301      	movs	r3, #1
 800720a:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007210:	2b00      	cmp	r3, #0
 8007212:	f000 8098 	beq.w	8007346 <I2C_DMAError+0x242>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a33      	ldr	r2, [pc, #204]	@ (80072ec <I2C_DMAError+0x1e8>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d059      	beq.n	80072d6 <I2C_DMAError+0x1d2>
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a31      	ldr	r2, [pc, #196]	@ (80072f0 <I2C_DMAError+0x1ec>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d053      	beq.n	80072d6 <I2C_DMAError+0x1d2>
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4a2f      	ldr	r2, [pc, #188]	@ (80072f4 <I2C_DMAError+0x1f0>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d04d      	beq.n	80072d6 <I2C_DMAError+0x1d2>
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a2d      	ldr	r2, [pc, #180]	@ (80072f8 <I2C_DMAError+0x1f4>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d047      	beq.n	80072d6 <I2C_DMAError+0x1d2>
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a2b      	ldr	r2, [pc, #172]	@ (80072fc <I2C_DMAError+0x1f8>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d041      	beq.n	80072d6 <I2C_DMAError+0x1d2>
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a29      	ldr	r2, [pc, #164]	@ (8007300 <I2C_DMAError+0x1fc>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d03b      	beq.n	80072d6 <I2C_DMAError+0x1d2>
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a27      	ldr	r2, [pc, #156]	@ (8007304 <I2C_DMAError+0x200>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d035      	beq.n	80072d6 <I2C_DMAError+0x1d2>
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a25      	ldr	r2, [pc, #148]	@ (8007308 <I2C_DMAError+0x204>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d02f      	beq.n	80072d6 <I2C_DMAError+0x1d2>
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a23      	ldr	r2, [pc, #140]	@ (800730c <I2C_DMAError+0x208>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d029      	beq.n	80072d6 <I2C_DMAError+0x1d2>
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a21      	ldr	r2, [pc, #132]	@ (8007310 <I2C_DMAError+0x20c>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d023      	beq.n	80072d6 <I2C_DMAError+0x1d2>
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a1f      	ldr	r2, [pc, #124]	@ (8007314 <I2C_DMAError+0x210>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d01d      	beq.n	80072d6 <I2C_DMAError+0x1d2>
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a1d      	ldr	r2, [pc, #116]	@ (8007318 <I2C_DMAError+0x214>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d017      	beq.n	80072d6 <I2C_DMAError+0x1d2>
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a1b      	ldr	r2, [pc, #108]	@ (800731c <I2C_DMAError+0x218>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d011      	beq.n	80072d6 <I2C_DMAError+0x1d2>
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a19      	ldr	r2, [pc, #100]	@ (8007320 <I2C_DMAError+0x21c>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d00b      	beq.n	80072d6 <I2C_DMAError+0x1d2>
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a17      	ldr	r2, [pc, #92]	@ (8007324 <I2C_DMAError+0x220>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d005      	beq.n	80072d6 <I2C_DMAError+0x1d2>
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a15      	ldr	r2, [pc, #84]	@ (8007328 <I2C_DMAError+0x224>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d12a      	bne.n	800732c <I2C_DMAError+0x228>
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	bf0c      	ite	eq
 80072e2:	2301      	moveq	r3, #1
 80072e4:	2300      	movne	r3, #0
 80072e6:	b2db      	uxtb	r3, r3
 80072e8:	e029      	b.n	800733e <I2C_DMAError+0x23a>
 80072ea:	bf00      	nop
 80072ec:	40020010 	.word	0x40020010
 80072f0:	40020028 	.word	0x40020028
 80072f4:	40020040 	.word	0x40020040
 80072f8:	40020058 	.word	0x40020058
 80072fc:	40020070 	.word	0x40020070
 8007300:	40020088 	.word	0x40020088
 8007304:	400200a0 	.word	0x400200a0
 8007308:	400200b8 	.word	0x400200b8
 800730c:	40020410 	.word	0x40020410
 8007310:	40020428 	.word	0x40020428
 8007314:	40020440 	.word	0x40020440
 8007318:	40020458 	.word	0x40020458
 800731c:	40020470 	.word	0x40020470
 8007320:	40020488 	.word	0x40020488
 8007324:	400204a0 	.word	0x400204a0
 8007328:	400204b8 	.word	0x400204b8
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	2b00      	cmp	r3, #0
 8007336:	bf0c      	ite	eq
 8007338:	2301      	moveq	r3, #1
 800733a:	2300      	movne	r3, #0
 800733c:	b2db      	uxtb	r3, r3
 800733e:	2b00      	cmp	r3, #0
 8007340:	d001      	beq.n	8007346 <I2C_DMAError+0x242>
    {
      treatdmaerror = 1U;
 8007342:	2301      	movs	r3, #1
 8007344:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f7fd f82a 	bl	80043a0 <HAL_DMA_GetError>
 800734c:	4603      	mov	r3, r0
 800734e:	2b02      	cmp	r3, #2
 8007350:	d00e      	beq.n	8007370 <I2C_DMAError+0x26c>
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d00b      	beq.n	8007370 <I2C_DMAError+0x26c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	685a      	ldr	r2, [r3, #4]
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007366:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8007368:	2110      	movs	r1, #16
 800736a:	68b8      	ldr	r0, [r7, #8]
 800736c:	f7ff fd44 	bl	8006df8 <I2C_ITError>
  }
}
 8007370:	bf00      	nop
 8007372:	3710      	adds	r7, #16
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007384:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800738a:	2b00      	cmp	r3, #0
 800738c:	d003      	beq.n	8007396 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007392:	2200      	movs	r2, #0
 8007394:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800739a:	2b00      	cmp	r3, #0
 800739c:	d003      	beq.n	80073a6 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073a2:	2200      	movs	r2, #0
 80073a4:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 80073a6:	68f8      	ldr	r0, [r7, #12]
 80073a8:	f7ff fe16 	bl	8006fd8 <I2C_TreatErrorCallback>
}
 80073ac:	bf00      	nop
 80073ae:	3710      	adds	r7, #16
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}

080073b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b084      	sub	sp, #16
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	60f8      	str	r0, [r7, #12]
 80073bc:	60b9      	str	r1, [r7, #8]
 80073be:	603b      	str	r3, [r7, #0]
 80073c0:	4613      	mov	r3, r2
 80073c2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073c4:	e03b      	b.n	800743e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80073c6:	69ba      	ldr	r2, [r7, #24]
 80073c8:	6839      	ldr	r1, [r7, #0]
 80073ca:	68f8      	ldr	r0, [r7, #12]
 80073cc:	f000 f84c 	bl	8007468 <I2C_IsErrorOccurred>
 80073d0:	4603      	mov	r3, r0
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d001      	beq.n	80073da <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80073d6:	2301      	movs	r3, #1
 80073d8:	e041      	b.n	800745e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e0:	d02d      	beq.n	800743e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073e2:	f7fa fc85 	bl	8001cf0 <HAL_GetTick>
 80073e6:	4602      	mov	r2, r0
 80073e8:	69bb      	ldr	r3, [r7, #24]
 80073ea:	1ad3      	subs	r3, r2, r3
 80073ec:	683a      	ldr	r2, [r7, #0]
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d302      	bcc.n	80073f8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d122      	bne.n	800743e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	699a      	ldr	r2, [r3, #24]
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	4013      	ands	r3, r2
 8007402:	68ba      	ldr	r2, [r7, #8]
 8007404:	429a      	cmp	r2, r3
 8007406:	bf0c      	ite	eq
 8007408:	2301      	moveq	r3, #1
 800740a:	2300      	movne	r3, #0
 800740c:	b2db      	uxtb	r3, r3
 800740e:	461a      	mov	r2, r3
 8007410:	79fb      	ldrb	r3, [r7, #7]
 8007412:	429a      	cmp	r2, r3
 8007414:	d113      	bne.n	800743e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800741a:	f043 0220 	orr.w	r2, r3, #32
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2220      	movs	r2, #32
 8007426:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2200      	movs	r2, #0
 800742e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2200      	movs	r2, #0
 8007436:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	e00f      	b.n	800745e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	699a      	ldr	r2, [r3, #24]
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	4013      	ands	r3, r2
 8007448:	68ba      	ldr	r2, [r7, #8]
 800744a:	429a      	cmp	r2, r3
 800744c:	bf0c      	ite	eq
 800744e:	2301      	moveq	r3, #1
 8007450:	2300      	movne	r3, #0
 8007452:	b2db      	uxtb	r3, r3
 8007454:	461a      	mov	r2, r3
 8007456:	79fb      	ldrb	r3, [r7, #7]
 8007458:	429a      	cmp	r2, r3
 800745a:	d0b4      	beq.n	80073c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800745c:	2300      	movs	r3, #0
}
 800745e:	4618      	mov	r0, r3
 8007460:	3710      	adds	r7, #16
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
	...

08007468 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b08a      	sub	sp, #40	@ 0x28
 800746c:	af00      	add	r7, sp, #0
 800746e:	60f8      	str	r0, [r7, #12]
 8007470:	60b9      	str	r1, [r7, #8]
 8007472:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007474:	2300      	movs	r3, #0
 8007476:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	699b      	ldr	r3, [r3, #24]
 8007480:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007482:	2300      	movs	r3, #0
 8007484:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800748a:	69bb      	ldr	r3, [r7, #24]
 800748c:	f003 0310 	and.w	r3, r3, #16
 8007490:	2b00      	cmp	r3, #0
 8007492:	d068      	beq.n	8007566 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	2210      	movs	r2, #16
 800749a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800749c:	e049      	b.n	8007532 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074a4:	d045      	beq.n	8007532 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80074a6:	f7fa fc23 	bl	8001cf0 <HAL_GetTick>
 80074aa:	4602      	mov	r2, r0
 80074ac:	69fb      	ldr	r3, [r7, #28]
 80074ae:	1ad3      	subs	r3, r2, r3
 80074b0:	68ba      	ldr	r2, [r7, #8]
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d302      	bcc.n	80074bc <I2C_IsErrorOccurred+0x54>
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d13a      	bne.n	8007532 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80074c6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80074ce:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	699b      	ldr	r3, [r3, #24]
 80074d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80074da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074de:	d121      	bne.n	8007524 <I2C_IsErrorOccurred+0xbc>
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074e6:	d01d      	beq.n	8007524 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80074e8:	7cfb      	ldrb	r3, [r7, #19]
 80074ea:	2b20      	cmp	r3, #32
 80074ec:	d01a      	beq.n	8007524 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	685a      	ldr	r2, [r3, #4]
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80074fc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80074fe:	f7fa fbf7 	bl	8001cf0 <HAL_GetTick>
 8007502:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007504:	e00e      	b.n	8007524 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007506:	f7fa fbf3 	bl	8001cf0 <HAL_GetTick>
 800750a:	4602      	mov	r2, r0
 800750c:	69fb      	ldr	r3, [r7, #28]
 800750e:	1ad3      	subs	r3, r2, r3
 8007510:	2b19      	cmp	r3, #25
 8007512:	d907      	bls.n	8007524 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007514:	6a3b      	ldr	r3, [r7, #32]
 8007516:	f043 0320 	orr.w	r3, r3, #32
 800751a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007522:	e006      	b.n	8007532 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	699b      	ldr	r3, [r3, #24]
 800752a:	f003 0320 	and.w	r3, r3, #32
 800752e:	2b20      	cmp	r3, #32
 8007530:	d1e9      	bne.n	8007506 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	699b      	ldr	r3, [r3, #24]
 8007538:	f003 0320 	and.w	r3, r3, #32
 800753c:	2b20      	cmp	r3, #32
 800753e:	d003      	beq.n	8007548 <I2C_IsErrorOccurred+0xe0>
 8007540:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007544:	2b00      	cmp	r3, #0
 8007546:	d0aa      	beq.n	800749e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007548:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800754c:	2b00      	cmp	r3, #0
 800754e:	d103      	bne.n	8007558 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	2220      	movs	r2, #32
 8007556:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007558:	6a3b      	ldr	r3, [r7, #32]
 800755a:	f043 0304 	orr.w	r3, r3, #4
 800755e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007560:	2301      	movs	r3, #1
 8007562:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	699b      	ldr	r3, [r3, #24]
 800756c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800756e:	69bb      	ldr	r3, [r7, #24]
 8007570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007574:	2b00      	cmp	r3, #0
 8007576:	d00b      	beq.n	8007590 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007578:	6a3b      	ldr	r3, [r7, #32]
 800757a:	f043 0301 	orr.w	r3, r3, #1
 800757e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007588:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800758a:	2301      	movs	r3, #1
 800758c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007590:	69bb      	ldr	r3, [r7, #24]
 8007592:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007596:	2b00      	cmp	r3, #0
 8007598:	d00b      	beq.n	80075b2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800759a:	6a3b      	ldr	r3, [r7, #32]
 800759c:	f043 0308 	orr.w	r3, r3, #8
 80075a0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80075aa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80075b2:	69bb      	ldr	r3, [r7, #24]
 80075b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d00b      	beq.n	80075d4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80075bc:	6a3b      	ldr	r3, [r7, #32]
 80075be:	f043 0302 	orr.w	r3, r3, #2
 80075c2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80075cc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80075ce:	2301      	movs	r3, #1
 80075d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80075d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d01c      	beq.n	8007616 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80075dc:	68f8      	ldr	r0, [r7, #12]
 80075de:	f7ff fd22 	bl	8007026 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	6859      	ldr	r1, [r3, #4]
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	4b0d      	ldr	r3, [pc, #52]	@ (8007624 <I2C_IsErrorOccurred+0x1bc>)
 80075ee:	400b      	ands	r3, r1
 80075f0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075f6:	6a3b      	ldr	r3, [r7, #32]
 80075f8:	431a      	orrs	r2, r3
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2220      	movs	r2, #32
 8007602:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	2200      	movs	r2, #0
 800760a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2200      	movs	r2, #0
 8007612:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007616:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800761a:	4618      	mov	r0, r3
 800761c:	3728      	adds	r7, #40	@ 0x28
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}
 8007622:	bf00      	nop
 8007624:	fe00e800 	.word	0xfe00e800

08007628 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007628:	b480      	push	{r7}
 800762a:	b087      	sub	sp, #28
 800762c:	af00      	add	r7, sp, #0
 800762e:	60f8      	str	r0, [r7, #12]
 8007630:	607b      	str	r3, [r7, #4]
 8007632:	460b      	mov	r3, r1
 8007634:	817b      	strh	r3, [r7, #10]
 8007636:	4613      	mov	r3, r2
 8007638:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800763a:	897b      	ldrh	r3, [r7, #10]
 800763c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007640:	7a7b      	ldrb	r3, [r7, #9]
 8007642:	041b      	lsls	r3, r3, #16
 8007644:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007648:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800764e:	6a3b      	ldr	r3, [r7, #32]
 8007650:	4313      	orrs	r3, r2
 8007652:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007656:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	685a      	ldr	r2, [r3, #4]
 800765e:	6a3b      	ldr	r3, [r7, #32]
 8007660:	0d5b      	lsrs	r3, r3, #21
 8007662:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007666:	4b08      	ldr	r3, [pc, #32]	@ (8007688 <I2C_TransferConfig+0x60>)
 8007668:	430b      	orrs	r3, r1
 800766a:	43db      	mvns	r3, r3
 800766c:	ea02 0103 	and.w	r1, r2, r3
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	697a      	ldr	r2, [r7, #20]
 8007676:	430a      	orrs	r2, r1
 8007678:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800767a:	bf00      	nop
 800767c:	371c      	adds	r7, #28
 800767e:	46bd      	mov	sp, r7
 8007680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007684:	4770      	bx	lr
 8007686:	bf00      	nop
 8007688:	03ff63ff 	.word	0x03ff63ff

0800768c <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800768c:	b480      	push	{r7}
 800768e:	b085      	sub	sp, #20
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
 8007694:	460b      	mov	r3, r1
 8007696:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007698:	2300      	movs	r3, #0
 800769a:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076a0:	4a39      	ldr	r2, [pc, #228]	@ (8007788 <I2C_Enable_IRQ+0xfc>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d032      	beq.n	800770c <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80076aa:	4a38      	ldr	r2, [pc, #224]	@ (800778c <I2C_Enable_IRQ+0x100>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d02d      	beq.n	800770c <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80076b4:	4a36      	ldr	r2, [pc, #216]	@ (8007790 <I2C_Enable_IRQ+0x104>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d028      	beq.n	800770c <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80076ba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	da03      	bge.n	80076ca <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80076c8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80076ca:	887b      	ldrh	r3, [r7, #2]
 80076cc:	f003 0301 	and.w	r3, r3, #1
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d003      	beq.n	80076dc <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 80076da:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80076dc:	887b      	ldrh	r3, [r7, #2]
 80076de:	f003 0302 	and.w	r3, r3, #2
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d003      	beq.n	80076ee <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80076ec:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80076ee:	887b      	ldrh	r3, [r7, #2]
 80076f0:	2b10      	cmp	r3, #16
 80076f2:	d103      	bne.n	80076fc <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80076fa:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80076fc:	887b      	ldrh	r3, [r7, #2]
 80076fe:	2b20      	cmp	r3, #32
 8007700:	d133      	bne.n	800776a <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	f043 0320 	orr.w	r3, r3, #32
 8007708:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800770a:	e02e      	b.n	800776a <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800770c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007710:	2b00      	cmp	r3, #0
 8007712:	da03      	bge.n	800771c <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800771a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800771c:	887b      	ldrh	r3, [r7, #2]
 800771e:	f003 0301 	and.w	r3, r3, #1
 8007722:	2b00      	cmp	r3, #0
 8007724:	d003      	beq.n	800772e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800772c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800772e:	887b      	ldrh	r3, [r7, #2]
 8007730:	f003 0302 	and.w	r3, r3, #2
 8007734:	2b00      	cmp	r3, #0
 8007736:	d003      	beq.n	8007740 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800773e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007740:	887b      	ldrh	r3, [r7, #2]
 8007742:	2b10      	cmp	r3, #16
 8007744:	d103      	bne.n	800774e <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800774c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800774e:	887b      	ldrh	r3, [r7, #2]
 8007750:	2b20      	cmp	r3, #32
 8007752:	d103      	bne.n	800775c <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800775a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800775c:	887b      	ldrh	r3, [r7, #2]
 800775e:	2b40      	cmp	r3, #64	@ 0x40
 8007760:	d103      	bne.n	800776a <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007768:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	6819      	ldr	r1, [r3, #0]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	68fa      	ldr	r2, [r7, #12]
 8007776:	430a      	orrs	r2, r1
 8007778:	601a      	str	r2, [r3, #0]
}
 800777a:	bf00      	nop
 800777c:	3714      	adds	r7, #20
 800777e:	46bd      	mov	sp, r7
 8007780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007784:	4770      	bx	lr
 8007786:	bf00      	nop
 8007788:	08005d07 	.word	0x08005d07
 800778c:	08006129 	.word	0x08006129
 8007790:	08005edd 	.word	0x08005edd

08007794 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007794:	b480      	push	{r7}
 8007796:	b085      	sub	sp, #20
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	460b      	mov	r3, r1
 800779e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80077a0:	2300      	movs	r3, #0
 80077a2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80077a4:	887b      	ldrh	r3, [r7, #2]
 80077a6:	f003 0301 	and.w	r3, r3, #1
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d00f      	beq.n	80077ce <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 80077b4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077bc:	b2db      	uxtb	r3, r3
 80077be:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80077c2:	2b28      	cmp	r3, #40	@ 0x28
 80077c4:	d003      	beq.n	80077ce <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80077cc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80077ce:	887b      	ldrh	r3, [r7, #2]
 80077d0:	f003 0302 	and.w	r3, r3, #2
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d00f      	beq.n	80077f8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 80077de:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077e6:	b2db      	uxtb	r3, r3
 80077e8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80077ec:	2b28      	cmp	r3, #40	@ 0x28
 80077ee:	d003      	beq.n	80077f8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80077f6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80077f8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	da03      	bge.n	8007808 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007806:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007808:	887b      	ldrh	r3, [r7, #2]
 800780a:	2b10      	cmp	r3, #16
 800780c:	d103      	bne.n	8007816 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007814:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007816:	887b      	ldrh	r3, [r7, #2]
 8007818:	2b20      	cmp	r3, #32
 800781a:	d103      	bne.n	8007824 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f043 0320 	orr.w	r3, r3, #32
 8007822:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007824:	887b      	ldrh	r3, [r7, #2]
 8007826:	2b40      	cmp	r3, #64	@ 0x40
 8007828:	d103      	bne.n	8007832 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007830:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	6819      	ldr	r1, [r3, #0]
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	43da      	mvns	r2, r3
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	400a      	ands	r2, r1
 8007842:	601a      	str	r2, [r3, #0]
}
 8007844:	bf00      	nop
 8007846:	3714      	adds	r7, #20
 8007848:	46bd      	mov	sp, r7
 800784a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784e:	4770      	bx	lr

08007850 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007850:	b480      	push	{r7}
 8007852:	b083      	sub	sp, #12
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
 8007858:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007860:	b2db      	uxtb	r3, r3
 8007862:	2b20      	cmp	r3, #32
 8007864:	d138      	bne.n	80078d8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800786c:	2b01      	cmp	r3, #1
 800786e:	d101      	bne.n	8007874 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007870:	2302      	movs	r3, #2
 8007872:	e032      	b.n	80078da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2224      	movs	r2, #36	@ 0x24
 8007880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	681a      	ldr	r2, [r3, #0]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f022 0201 	bic.w	r2, r2, #1
 8007892:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80078a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	6819      	ldr	r1, [r3, #0]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	683a      	ldr	r2, [r7, #0]
 80078b0:	430a      	orrs	r2, r1
 80078b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f042 0201 	orr.w	r2, r2, #1
 80078c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2220      	movs	r2, #32
 80078c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2200      	movs	r2, #0
 80078d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80078d4:	2300      	movs	r3, #0
 80078d6:	e000      	b.n	80078da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80078d8:	2302      	movs	r3, #2
  }
}
 80078da:	4618      	mov	r0, r3
 80078dc:	370c      	adds	r7, #12
 80078de:	46bd      	mov	sp, r7
 80078e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e4:	4770      	bx	lr

080078e6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80078e6:	b480      	push	{r7}
 80078e8:	b085      	sub	sp, #20
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	6078      	str	r0, [r7, #4]
 80078ee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078f6:	b2db      	uxtb	r3, r3
 80078f8:	2b20      	cmp	r3, #32
 80078fa:	d139      	bne.n	8007970 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007902:	2b01      	cmp	r3, #1
 8007904:	d101      	bne.n	800790a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007906:	2302      	movs	r3, #2
 8007908:	e033      	b.n	8007972 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2201      	movs	r2, #1
 800790e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2224      	movs	r2, #36	@ 0x24
 8007916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f022 0201 	bic.w	r2, r2, #1
 8007928:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007938:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	021b      	lsls	r3, r3, #8
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	4313      	orrs	r3, r2
 8007942:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	68fa      	ldr	r2, [r7, #12]
 800794a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f042 0201 	orr.w	r2, r2, #1
 800795a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2220      	movs	r2, #32
 8007960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2200      	movs	r2, #0
 8007968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800796c:	2300      	movs	r3, #0
 800796e:	e000      	b.n	8007972 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007970:	2302      	movs	r3, #2
  }
}
 8007972:	4618      	mov	r0, r3
 8007974:	3714      	adds	r7, #20
 8007976:	46bd      	mov	sp, r7
 8007978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797c:	4770      	bx	lr
	...

08007980 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b084      	sub	sp, #16
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007988:	4b19      	ldr	r3, [pc, #100]	@ (80079f0 <HAL_PWREx_ConfigSupply+0x70>)
 800798a:	68db      	ldr	r3, [r3, #12]
 800798c:	f003 0304 	and.w	r3, r3, #4
 8007990:	2b04      	cmp	r3, #4
 8007992:	d00a      	beq.n	80079aa <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007994:	4b16      	ldr	r3, [pc, #88]	@ (80079f0 <HAL_PWREx_ConfigSupply+0x70>)
 8007996:	68db      	ldr	r3, [r3, #12]
 8007998:	f003 0307 	and.w	r3, r3, #7
 800799c:	687a      	ldr	r2, [r7, #4]
 800799e:	429a      	cmp	r2, r3
 80079a0:	d001      	beq.n	80079a6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e01f      	b.n	80079e6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80079a6:	2300      	movs	r3, #0
 80079a8:	e01d      	b.n	80079e6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80079aa:	4b11      	ldr	r3, [pc, #68]	@ (80079f0 <HAL_PWREx_ConfigSupply+0x70>)
 80079ac:	68db      	ldr	r3, [r3, #12]
 80079ae:	f023 0207 	bic.w	r2, r3, #7
 80079b2:	490f      	ldr	r1, [pc, #60]	@ (80079f0 <HAL_PWREx_ConfigSupply+0x70>)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	4313      	orrs	r3, r2
 80079b8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80079ba:	f7fa f999 	bl	8001cf0 <HAL_GetTick>
 80079be:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80079c0:	e009      	b.n	80079d6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80079c2:	f7fa f995 	bl	8001cf0 <HAL_GetTick>
 80079c6:	4602      	mov	r2, r0
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	1ad3      	subs	r3, r2, r3
 80079cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80079d0:	d901      	bls.n	80079d6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80079d2:	2301      	movs	r3, #1
 80079d4:	e007      	b.n	80079e6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80079d6:	4b06      	ldr	r3, [pc, #24]	@ (80079f0 <HAL_PWREx_ConfigSupply+0x70>)
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80079de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80079e2:	d1ee      	bne.n	80079c2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80079e4:	2300      	movs	r3, #0
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3710      	adds	r7, #16
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}
 80079ee:	bf00      	nop
 80079f0:	58024800 	.word	0x58024800

080079f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b08c      	sub	sp, #48	@ 0x30
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d102      	bne.n	8007a08 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007a02:	2301      	movs	r3, #1
 8007a04:	f000 bc1f 	b.w	8008246 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f003 0301 	and.w	r3, r3, #1
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	f000 80b3 	beq.w	8007b7c <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a16:	4b95      	ldr	r3, [pc, #596]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007a18:	691b      	ldr	r3, [r3, #16]
 8007a1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007a20:	4b92      	ldr	r3, [pc, #584]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a24:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a28:	2b10      	cmp	r3, #16
 8007a2a:	d007      	beq.n	8007a3c <HAL_RCC_OscConfig+0x48>
 8007a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a2e:	2b18      	cmp	r3, #24
 8007a30:	d112      	bne.n	8007a58 <HAL_RCC_OscConfig+0x64>
 8007a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a34:	f003 0303 	and.w	r3, r3, #3
 8007a38:	2b02      	cmp	r3, #2
 8007a3a:	d10d      	bne.n	8007a58 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a3c:	4b8b      	ldr	r3, [pc, #556]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	f000 8098 	beq.w	8007b7a <HAL_RCC_OscConfig+0x186>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	f040 8093 	bne.w	8007b7a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007a54:	2301      	movs	r3, #1
 8007a56:	e3f6      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a60:	d106      	bne.n	8007a70 <HAL_RCC_OscConfig+0x7c>
 8007a62:	4b82      	ldr	r3, [pc, #520]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a81      	ldr	r2, [pc, #516]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007a68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a6c:	6013      	str	r3, [r2, #0]
 8007a6e:	e058      	b.n	8007b22 <HAL_RCC_OscConfig+0x12e>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d112      	bne.n	8007a9e <HAL_RCC_OscConfig+0xaa>
 8007a78:	4b7c      	ldr	r3, [pc, #496]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4a7b      	ldr	r2, [pc, #492]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007a7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007a82:	6013      	str	r3, [r2, #0]
 8007a84:	4b79      	ldr	r3, [pc, #484]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a78      	ldr	r2, [pc, #480]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007a8a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007a8e:	6013      	str	r3, [r2, #0]
 8007a90:	4b76      	ldr	r3, [pc, #472]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4a75      	ldr	r2, [pc, #468]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007a96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007a9a:	6013      	str	r3, [r2, #0]
 8007a9c:	e041      	b.n	8007b22 <HAL_RCC_OscConfig+0x12e>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007aa6:	d112      	bne.n	8007ace <HAL_RCC_OscConfig+0xda>
 8007aa8:	4b70      	ldr	r3, [pc, #448]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	4a6f      	ldr	r2, [pc, #444]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007aae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007ab2:	6013      	str	r3, [r2, #0]
 8007ab4:	4b6d      	ldr	r3, [pc, #436]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a6c      	ldr	r2, [pc, #432]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007aba:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007abe:	6013      	str	r3, [r2, #0]
 8007ac0:	4b6a      	ldr	r3, [pc, #424]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a69      	ldr	r2, [pc, #420]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007ac6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007aca:	6013      	str	r3, [r2, #0]
 8007acc:	e029      	b.n	8007b22 <HAL_RCC_OscConfig+0x12e>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8007ad6:	d112      	bne.n	8007afe <HAL_RCC_OscConfig+0x10a>
 8007ad8:	4b64      	ldr	r3, [pc, #400]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a63      	ldr	r2, [pc, #396]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007ade:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007ae2:	6013      	str	r3, [r2, #0]
 8007ae4:	4b61      	ldr	r3, [pc, #388]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a60      	ldr	r2, [pc, #384]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007aea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007aee:	6013      	str	r3, [r2, #0]
 8007af0:	4b5e      	ldr	r3, [pc, #376]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a5d      	ldr	r2, [pc, #372]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007af6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007afa:	6013      	str	r3, [r2, #0]
 8007afc:	e011      	b.n	8007b22 <HAL_RCC_OscConfig+0x12e>
 8007afe:	4b5b      	ldr	r3, [pc, #364]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a5a      	ldr	r2, [pc, #360]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007b04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b08:	6013      	str	r3, [r2, #0]
 8007b0a:	4b58      	ldr	r3, [pc, #352]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a57      	ldr	r2, [pc, #348]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007b10:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007b14:	6013      	str	r3, [r2, #0]
 8007b16:	4b55      	ldr	r3, [pc, #340]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4a54      	ldr	r2, [pc, #336]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007b1c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007b20:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d013      	beq.n	8007b52 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b2a:	f7fa f8e1 	bl	8001cf0 <HAL_GetTick>
 8007b2e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007b30:	e008      	b.n	8007b44 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b32:	f7fa f8dd 	bl	8001cf0 <HAL_GetTick>
 8007b36:	4602      	mov	r2, r0
 8007b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b3a:	1ad3      	subs	r3, r2, r3
 8007b3c:	2b64      	cmp	r3, #100	@ 0x64
 8007b3e:	d901      	bls.n	8007b44 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8007b40:	2303      	movs	r3, #3
 8007b42:	e380      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007b44:	4b49      	ldr	r3, [pc, #292]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d0f0      	beq.n	8007b32 <HAL_RCC_OscConfig+0x13e>
 8007b50:	e014      	b.n	8007b7c <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b52:	f7fa f8cd 	bl	8001cf0 <HAL_GetTick>
 8007b56:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007b58:	e008      	b.n	8007b6c <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b5a:	f7fa f8c9 	bl	8001cf0 <HAL_GetTick>
 8007b5e:	4602      	mov	r2, r0
 8007b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b62:	1ad3      	subs	r3, r2, r3
 8007b64:	2b64      	cmp	r3, #100	@ 0x64
 8007b66:	d901      	bls.n	8007b6c <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8007b68:	2303      	movs	r3, #3
 8007b6a:	e36c      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007b6c:	4b3f      	ldr	r3, [pc, #252]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d1f0      	bne.n	8007b5a <HAL_RCC_OscConfig+0x166>
 8007b78:	e000      	b.n	8007b7c <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b7a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f003 0302 	and.w	r3, r3, #2
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	f000 808c 	beq.w	8007ca2 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007b8a:	4b38      	ldr	r3, [pc, #224]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007b92:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007b94:	4b35      	ldr	r3, [pc, #212]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b98:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007b9a:	6a3b      	ldr	r3, [r7, #32]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d007      	beq.n	8007bb0 <HAL_RCC_OscConfig+0x1bc>
 8007ba0:	6a3b      	ldr	r3, [r7, #32]
 8007ba2:	2b18      	cmp	r3, #24
 8007ba4:	d137      	bne.n	8007c16 <HAL_RCC_OscConfig+0x222>
 8007ba6:	69fb      	ldr	r3, [r7, #28]
 8007ba8:	f003 0303 	and.w	r3, r3, #3
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d132      	bne.n	8007c16 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007bb0:	4b2e      	ldr	r3, [pc, #184]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f003 0304 	and.w	r3, r3, #4
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d005      	beq.n	8007bc8 <HAL_RCC_OscConfig+0x1d4>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	68db      	ldr	r3, [r3, #12]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d101      	bne.n	8007bc8 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	e33e      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007bc8:	4b28      	ldr	r3, [pc, #160]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f023 0219 	bic.w	r2, r3, #25
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	68db      	ldr	r3, [r3, #12]
 8007bd4:	4925      	ldr	r1, [pc, #148]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bda:	f7fa f889 	bl	8001cf0 <HAL_GetTick>
 8007bde:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007be0:	e008      	b.n	8007bf4 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007be2:	f7fa f885 	bl	8001cf0 <HAL_GetTick>
 8007be6:	4602      	mov	r2, r0
 8007be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bea:	1ad3      	subs	r3, r2, r3
 8007bec:	2b02      	cmp	r3, #2
 8007bee:	d901      	bls.n	8007bf4 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8007bf0:	2303      	movs	r3, #3
 8007bf2:	e328      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f003 0304 	and.w	r3, r3, #4
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d0f0      	beq.n	8007be2 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c00:	4b1a      	ldr	r3, [pc, #104]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007c02:	685b      	ldr	r3, [r3, #4]
 8007c04:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	691b      	ldr	r3, [r3, #16]
 8007c0c:	061b      	lsls	r3, r3, #24
 8007c0e:	4917      	ldr	r1, [pc, #92]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007c10:	4313      	orrs	r3, r2
 8007c12:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007c14:	e045      	b.n	8007ca2 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	68db      	ldr	r3, [r3, #12]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d028      	beq.n	8007c70 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007c1e:	4b13      	ldr	r3, [pc, #76]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f023 0219 	bic.w	r2, r3, #25
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	68db      	ldr	r3, [r3, #12]
 8007c2a:	4910      	ldr	r1, [pc, #64]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c30:	f7fa f85e 	bl	8001cf0 <HAL_GetTick>
 8007c34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007c36:	e008      	b.n	8007c4a <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c38:	f7fa f85a 	bl	8001cf0 <HAL_GetTick>
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c40:	1ad3      	subs	r3, r2, r3
 8007c42:	2b02      	cmp	r3, #2
 8007c44:	d901      	bls.n	8007c4a <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8007c46:	2303      	movs	r3, #3
 8007c48:	e2fd      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007c4a:	4b08      	ldr	r3, [pc, #32]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f003 0304 	and.w	r3, r3, #4
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d0f0      	beq.n	8007c38 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c56:	4b05      	ldr	r3, [pc, #20]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	061b      	lsls	r3, r3, #24
 8007c64:	4901      	ldr	r1, [pc, #4]	@ (8007c6c <HAL_RCC_OscConfig+0x278>)
 8007c66:	4313      	orrs	r3, r2
 8007c68:	604b      	str	r3, [r1, #4]
 8007c6a:	e01a      	b.n	8007ca2 <HAL_RCC_OscConfig+0x2ae>
 8007c6c:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007c70:	4b97      	ldr	r3, [pc, #604]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a96      	ldr	r2, [pc, #600]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007c76:	f023 0301 	bic.w	r3, r3, #1
 8007c7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c7c:	f7fa f838 	bl	8001cf0 <HAL_GetTick>
 8007c80:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007c82:	e008      	b.n	8007c96 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c84:	f7fa f834 	bl	8001cf0 <HAL_GetTick>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c8c:	1ad3      	subs	r3, r2, r3
 8007c8e:	2b02      	cmp	r3, #2
 8007c90:	d901      	bls.n	8007c96 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8007c92:	2303      	movs	r3, #3
 8007c94:	e2d7      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007c96:	4b8e      	ldr	r3, [pc, #568]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f003 0304 	and.w	r3, r3, #4
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1f0      	bne.n	8007c84 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f003 0310 	and.w	r3, r3, #16
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d06a      	beq.n	8007d84 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007cae:	4b88      	ldr	r3, [pc, #544]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007cb0:	691b      	ldr	r3, [r3, #16]
 8007cb2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007cb6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007cb8:	4b85      	ldr	r3, [pc, #532]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cbc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007cbe:	69bb      	ldr	r3, [r7, #24]
 8007cc0:	2b08      	cmp	r3, #8
 8007cc2:	d007      	beq.n	8007cd4 <HAL_RCC_OscConfig+0x2e0>
 8007cc4:	69bb      	ldr	r3, [r7, #24]
 8007cc6:	2b18      	cmp	r3, #24
 8007cc8:	d11b      	bne.n	8007d02 <HAL_RCC_OscConfig+0x30e>
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	f003 0303 	and.w	r3, r3, #3
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d116      	bne.n	8007d02 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007cd4:	4b7e      	ldr	r3, [pc, #504]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d005      	beq.n	8007cec <HAL_RCC_OscConfig+0x2f8>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	69db      	ldr	r3, [r3, #28]
 8007ce4:	2b80      	cmp	r3, #128	@ 0x80
 8007ce6:	d001      	beq.n	8007cec <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	e2ac      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007cec:	4b78      	ldr	r3, [pc, #480]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6a1b      	ldr	r3, [r3, #32]
 8007cf8:	061b      	lsls	r3, r3, #24
 8007cfa:	4975      	ldr	r1, [pc, #468]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007d00:	e040      	b.n	8007d84 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	69db      	ldr	r3, [r3, #28]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d023      	beq.n	8007d52 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007d0a:	4b71      	ldr	r3, [pc, #452]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a70      	ldr	r2, [pc, #448]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007d10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d16:	f7f9 ffeb 	bl	8001cf0 <HAL_GetTick>
 8007d1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007d1c:	e008      	b.n	8007d30 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007d1e:	f7f9 ffe7 	bl	8001cf0 <HAL_GetTick>
 8007d22:	4602      	mov	r2, r0
 8007d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d26:	1ad3      	subs	r3, r2, r3
 8007d28:	2b02      	cmp	r3, #2
 8007d2a:	d901      	bls.n	8007d30 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8007d2c:	2303      	movs	r3, #3
 8007d2e:	e28a      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007d30:	4b67      	ldr	r3, [pc, #412]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d0f0      	beq.n	8007d1e <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007d3c:	4b64      	ldr	r3, [pc, #400]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007d3e:	68db      	ldr	r3, [r3, #12]
 8007d40:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6a1b      	ldr	r3, [r3, #32]
 8007d48:	061b      	lsls	r3, r3, #24
 8007d4a:	4961      	ldr	r1, [pc, #388]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	60cb      	str	r3, [r1, #12]
 8007d50:	e018      	b.n	8007d84 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007d52:	4b5f      	ldr	r3, [pc, #380]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4a5e      	ldr	r2, [pc, #376]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007d58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d5e:	f7f9 ffc7 	bl	8001cf0 <HAL_GetTick>
 8007d62:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007d64:	e008      	b.n	8007d78 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007d66:	f7f9 ffc3 	bl	8001cf0 <HAL_GetTick>
 8007d6a:	4602      	mov	r2, r0
 8007d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d6e:	1ad3      	subs	r3, r2, r3
 8007d70:	2b02      	cmp	r3, #2
 8007d72:	d901      	bls.n	8007d78 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8007d74:	2303      	movs	r3, #3
 8007d76:	e266      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007d78:	4b55      	ldr	r3, [pc, #340]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d1f0      	bne.n	8007d66 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f003 0308 	and.w	r3, r3, #8
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d036      	beq.n	8007dfe <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	695b      	ldr	r3, [r3, #20]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d019      	beq.n	8007dcc <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007d98:	4b4d      	ldr	r3, [pc, #308]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007d9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d9c:	4a4c      	ldr	r2, [pc, #304]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007d9e:	f043 0301 	orr.w	r3, r3, #1
 8007da2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007da4:	f7f9 ffa4 	bl	8001cf0 <HAL_GetTick>
 8007da8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007daa:	e008      	b.n	8007dbe <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007dac:	f7f9 ffa0 	bl	8001cf0 <HAL_GetTick>
 8007db0:	4602      	mov	r2, r0
 8007db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db4:	1ad3      	subs	r3, r2, r3
 8007db6:	2b02      	cmp	r3, #2
 8007db8:	d901      	bls.n	8007dbe <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8007dba:	2303      	movs	r3, #3
 8007dbc:	e243      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007dbe:	4b44      	ldr	r3, [pc, #272]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007dc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007dc2:	f003 0302 	and.w	r3, r3, #2
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d0f0      	beq.n	8007dac <HAL_RCC_OscConfig+0x3b8>
 8007dca:	e018      	b.n	8007dfe <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007dcc:	4b40      	ldr	r3, [pc, #256]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007dce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007dd0:	4a3f      	ldr	r2, [pc, #252]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007dd2:	f023 0301 	bic.w	r3, r3, #1
 8007dd6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dd8:	f7f9 ff8a 	bl	8001cf0 <HAL_GetTick>
 8007ddc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007dde:	e008      	b.n	8007df2 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007de0:	f7f9 ff86 	bl	8001cf0 <HAL_GetTick>
 8007de4:	4602      	mov	r2, r0
 8007de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de8:	1ad3      	subs	r3, r2, r3
 8007dea:	2b02      	cmp	r3, #2
 8007dec:	d901      	bls.n	8007df2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007dee:	2303      	movs	r3, #3
 8007df0:	e229      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007df2:	4b37      	ldr	r3, [pc, #220]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007df4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007df6:	f003 0302 	and.w	r3, r3, #2
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d1f0      	bne.n	8007de0 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f003 0320 	and.w	r3, r3, #32
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d036      	beq.n	8007e78 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	699b      	ldr	r3, [r3, #24]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d019      	beq.n	8007e46 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007e12:	4b2f      	ldr	r3, [pc, #188]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a2e      	ldr	r2, [pc, #184]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007e18:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007e1c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007e1e:	f7f9 ff67 	bl	8001cf0 <HAL_GetTick>
 8007e22:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007e24:	e008      	b.n	8007e38 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007e26:	f7f9 ff63 	bl	8001cf0 <HAL_GetTick>
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e2e:	1ad3      	subs	r3, r2, r3
 8007e30:	2b02      	cmp	r3, #2
 8007e32:	d901      	bls.n	8007e38 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8007e34:	2303      	movs	r3, #3
 8007e36:	e206      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007e38:	4b25      	ldr	r3, [pc, #148]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d0f0      	beq.n	8007e26 <HAL_RCC_OscConfig+0x432>
 8007e44:	e018      	b.n	8007e78 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007e46:	4b22      	ldr	r3, [pc, #136]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a21      	ldr	r2, [pc, #132]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007e4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e50:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007e52:	f7f9 ff4d 	bl	8001cf0 <HAL_GetTick>
 8007e56:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007e58:	e008      	b.n	8007e6c <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007e5a:	f7f9 ff49 	bl	8001cf0 <HAL_GetTick>
 8007e5e:	4602      	mov	r2, r0
 8007e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e62:	1ad3      	subs	r3, r2, r3
 8007e64:	2b02      	cmp	r3, #2
 8007e66:	d901      	bls.n	8007e6c <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8007e68:	2303      	movs	r3, #3
 8007e6a:	e1ec      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007e6c:	4b18      	ldr	r3, [pc, #96]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d1f0      	bne.n	8007e5a <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f003 0304 	and.w	r3, r3, #4
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	f000 80af 	beq.w	8007fe4 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007e86:	4b13      	ldr	r3, [pc, #76]	@ (8007ed4 <HAL_RCC_OscConfig+0x4e0>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a12      	ldr	r2, [pc, #72]	@ (8007ed4 <HAL_RCC_OscConfig+0x4e0>)
 8007e8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007e90:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007e92:	f7f9 ff2d 	bl	8001cf0 <HAL_GetTick>
 8007e96:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007e98:	e008      	b.n	8007eac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e9a:	f7f9 ff29 	bl	8001cf0 <HAL_GetTick>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea2:	1ad3      	subs	r3, r2, r3
 8007ea4:	2b64      	cmp	r3, #100	@ 0x64
 8007ea6:	d901      	bls.n	8007eac <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8007ea8:	2303      	movs	r3, #3
 8007eaa:	e1cc      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007eac:	4b09      	ldr	r3, [pc, #36]	@ (8007ed4 <HAL_RCC_OscConfig+0x4e0>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d0f0      	beq.n	8007e9a <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	689b      	ldr	r3, [r3, #8]
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	d10b      	bne.n	8007ed8 <HAL_RCC_OscConfig+0x4e4>
 8007ec0:	4b03      	ldr	r3, [pc, #12]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007ec2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ec4:	4a02      	ldr	r2, [pc, #8]	@ (8007ed0 <HAL_RCC_OscConfig+0x4dc>)
 8007ec6:	f043 0301 	orr.w	r3, r3, #1
 8007eca:	6713      	str	r3, [r2, #112]	@ 0x70
 8007ecc:	e05b      	b.n	8007f86 <HAL_RCC_OscConfig+0x592>
 8007ece:	bf00      	nop
 8007ed0:	58024400 	.word	0x58024400
 8007ed4:	58024800 	.word	0x58024800
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	689b      	ldr	r3, [r3, #8]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d112      	bne.n	8007f06 <HAL_RCC_OscConfig+0x512>
 8007ee0:	4b9d      	ldr	r3, [pc, #628]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007ee2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ee4:	4a9c      	ldr	r2, [pc, #624]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007ee6:	f023 0301 	bic.w	r3, r3, #1
 8007eea:	6713      	str	r3, [r2, #112]	@ 0x70
 8007eec:	4b9a      	ldr	r3, [pc, #616]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007eee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ef0:	4a99      	ldr	r2, [pc, #612]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007ef2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ef6:	6713      	str	r3, [r2, #112]	@ 0x70
 8007ef8:	4b97      	ldr	r3, [pc, #604]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007efa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007efc:	4a96      	ldr	r2, [pc, #600]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007efe:	f023 0304 	bic.w	r3, r3, #4
 8007f02:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f04:	e03f      	b.n	8007f86 <HAL_RCC_OscConfig+0x592>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	689b      	ldr	r3, [r3, #8]
 8007f0a:	2b05      	cmp	r3, #5
 8007f0c:	d112      	bne.n	8007f34 <HAL_RCC_OscConfig+0x540>
 8007f0e:	4b92      	ldr	r3, [pc, #584]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f12:	4a91      	ldr	r2, [pc, #580]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f14:	f043 0304 	orr.w	r3, r3, #4
 8007f18:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f1a:	4b8f      	ldr	r3, [pc, #572]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f1e:	4a8e      	ldr	r2, [pc, #568]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f20:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f24:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f26:	4b8c      	ldr	r3, [pc, #560]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f2a:	4a8b      	ldr	r2, [pc, #556]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f2c:	f043 0301 	orr.w	r3, r3, #1
 8007f30:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f32:	e028      	b.n	8007f86 <HAL_RCC_OscConfig+0x592>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	2b85      	cmp	r3, #133	@ 0x85
 8007f3a:	d112      	bne.n	8007f62 <HAL_RCC_OscConfig+0x56e>
 8007f3c:	4b86      	ldr	r3, [pc, #536]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f40:	4a85      	ldr	r2, [pc, #532]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f42:	f043 0304 	orr.w	r3, r3, #4
 8007f46:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f48:	4b83      	ldr	r3, [pc, #524]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f4c:	4a82      	ldr	r2, [pc, #520]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f52:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f54:	4b80      	ldr	r3, [pc, #512]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f58:	4a7f      	ldr	r2, [pc, #508]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f5a:	f043 0301 	orr.w	r3, r3, #1
 8007f5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f60:	e011      	b.n	8007f86 <HAL_RCC_OscConfig+0x592>
 8007f62:	4b7d      	ldr	r3, [pc, #500]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f66:	4a7c      	ldr	r2, [pc, #496]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f68:	f023 0301 	bic.w	r3, r3, #1
 8007f6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f6e:	4b7a      	ldr	r3, [pc, #488]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f72:	4a79      	ldr	r2, [pc, #484]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f74:	f023 0304 	bic.w	r3, r3, #4
 8007f78:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f7a:	4b77      	ldr	r3, [pc, #476]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f7e:	4a76      	ldr	r2, [pc, #472]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007f80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f84:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	689b      	ldr	r3, [r3, #8]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d015      	beq.n	8007fba <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f8e:	f7f9 feaf 	bl	8001cf0 <HAL_GetTick>
 8007f92:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007f94:	e00a      	b.n	8007fac <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f96:	f7f9 feab 	bl	8001cf0 <HAL_GetTick>
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f9e:	1ad3      	subs	r3, r2, r3
 8007fa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d901      	bls.n	8007fac <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8007fa8:	2303      	movs	r3, #3
 8007faa:	e14c      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007fac:	4b6a      	ldr	r3, [pc, #424]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007fae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fb0:	f003 0302 	and.w	r3, r3, #2
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d0ee      	beq.n	8007f96 <HAL_RCC_OscConfig+0x5a2>
 8007fb8:	e014      	b.n	8007fe4 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fba:	f7f9 fe99 	bl	8001cf0 <HAL_GetTick>
 8007fbe:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007fc0:	e00a      	b.n	8007fd8 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007fc2:	f7f9 fe95 	bl	8001cf0 <HAL_GetTick>
 8007fc6:	4602      	mov	r2, r0
 8007fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fca:	1ad3      	subs	r3, r2, r3
 8007fcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d901      	bls.n	8007fd8 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8007fd4:	2303      	movs	r3, #3
 8007fd6:	e136      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007fd8:	4b5f      	ldr	r3, [pc, #380]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fdc:	f003 0302 	and.w	r3, r3, #2
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d1ee      	bne.n	8007fc2 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	f000 812b 	beq.w	8008244 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007fee:	4b5a      	ldr	r3, [pc, #360]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8007ff0:	691b      	ldr	r3, [r3, #16]
 8007ff2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007ff6:	2b18      	cmp	r3, #24
 8007ff8:	f000 80bb 	beq.w	8008172 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008000:	2b02      	cmp	r3, #2
 8008002:	f040 8095 	bne.w	8008130 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008006:	4b54      	ldr	r3, [pc, #336]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a53      	ldr	r2, [pc, #332]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 800800c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008010:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008012:	f7f9 fe6d 	bl	8001cf0 <HAL_GetTick>
 8008016:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008018:	e008      	b.n	800802c <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800801a:	f7f9 fe69 	bl	8001cf0 <HAL_GetTick>
 800801e:	4602      	mov	r2, r0
 8008020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008022:	1ad3      	subs	r3, r2, r3
 8008024:	2b02      	cmp	r3, #2
 8008026:	d901      	bls.n	800802c <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8008028:	2303      	movs	r3, #3
 800802a:	e10c      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800802c:	4b4a      	ldr	r3, [pc, #296]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008034:	2b00      	cmp	r3, #0
 8008036:	d1f0      	bne.n	800801a <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008038:	4b47      	ldr	r3, [pc, #284]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 800803a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800803c:	4b47      	ldr	r3, [pc, #284]	@ (800815c <HAL_RCC_OscConfig+0x768>)
 800803e:	4013      	ands	r3, r2
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008048:	0112      	lsls	r2, r2, #4
 800804a:	430a      	orrs	r2, r1
 800804c:	4942      	ldr	r1, [pc, #264]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 800804e:	4313      	orrs	r3, r2
 8008050:	628b      	str	r3, [r1, #40]	@ 0x28
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008056:	3b01      	subs	r3, #1
 8008058:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008060:	3b01      	subs	r3, #1
 8008062:	025b      	lsls	r3, r3, #9
 8008064:	b29b      	uxth	r3, r3
 8008066:	431a      	orrs	r2, r3
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800806c:	3b01      	subs	r3, #1
 800806e:	041b      	lsls	r3, r3, #16
 8008070:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008074:	431a      	orrs	r2, r3
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800807a:	3b01      	subs	r3, #1
 800807c:	061b      	lsls	r3, r3, #24
 800807e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008082:	4935      	ldr	r1, [pc, #212]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8008084:	4313      	orrs	r3, r2
 8008086:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8008088:	4b33      	ldr	r3, [pc, #204]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 800808a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800808c:	4a32      	ldr	r2, [pc, #200]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 800808e:	f023 0301 	bic.w	r3, r3, #1
 8008092:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008094:	4b30      	ldr	r3, [pc, #192]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8008096:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008098:	4b31      	ldr	r3, [pc, #196]	@ (8008160 <HAL_RCC_OscConfig+0x76c>)
 800809a:	4013      	ands	r3, r2
 800809c:	687a      	ldr	r2, [r7, #4]
 800809e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80080a0:	00d2      	lsls	r2, r2, #3
 80080a2:	492d      	ldr	r1, [pc, #180]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 80080a4:	4313      	orrs	r3, r2
 80080a6:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80080a8:	4b2b      	ldr	r3, [pc, #172]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 80080aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080ac:	f023 020c 	bic.w	r2, r3, #12
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080b4:	4928      	ldr	r1, [pc, #160]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 80080b6:	4313      	orrs	r3, r2
 80080b8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80080ba:	4b27      	ldr	r3, [pc, #156]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 80080bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080be:	f023 0202 	bic.w	r2, r3, #2
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080c6:	4924      	ldr	r1, [pc, #144]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 80080c8:	4313      	orrs	r3, r2
 80080ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80080cc:	4b22      	ldr	r3, [pc, #136]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 80080ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080d0:	4a21      	ldr	r2, [pc, #132]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 80080d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80080d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080d8:	4b1f      	ldr	r3, [pc, #124]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 80080da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080dc:	4a1e      	ldr	r2, [pc, #120]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 80080de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80080e4:	4b1c      	ldr	r3, [pc, #112]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 80080e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e8:	4a1b      	ldr	r2, [pc, #108]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 80080ea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80080ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80080f0:	4b19      	ldr	r3, [pc, #100]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 80080f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080f4:	4a18      	ldr	r2, [pc, #96]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 80080f6:	f043 0301 	orr.w	r3, r3, #1
 80080fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80080fc:	4b16      	ldr	r3, [pc, #88]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a15      	ldr	r2, [pc, #84]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8008102:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008106:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008108:	f7f9 fdf2 	bl	8001cf0 <HAL_GetTick>
 800810c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800810e:	e008      	b.n	8008122 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008110:	f7f9 fdee 	bl	8001cf0 <HAL_GetTick>
 8008114:	4602      	mov	r2, r0
 8008116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008118:	1ad3      	subs	r3, r2, r3
 800811a:	2b02      	cmp	r3, #2
 800811c:	d901      	bls.n	8008122 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 800811e:	2303      	movs	r3, #3
 8008120:	e091      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008122:	4b0d      	ldr	r3, [pc, #52]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800812a:	2b00      	cmp	r3, #0
 800812c:	d0f0      	beq.n	8008110 <HAL_RCC_OscConfig+0x71c>
 800812e:	e089      	b.n	8008244 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008130:	4b09      	ldr	r3, [pc, #36]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4a08      	ldr	r2, [pc, #32]	@ (8008158 <HAL_RCC_OscConfig+0x764>)
 8008136:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800813a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800813c:	f7f9 fdd8 	bl	8001cf0 <HAL_GetTick>
 8008140:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008142:	e00f      	b.n	8008164 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008144:	f7f9 fdd4 	bl	8001cf0 <HAL_GetTick>
 8008148:	4602      	mov	r2, r0
 800814a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800814c:	1ad3      	subs	r3, r2, r3
 800814e:	2b02      	cmp	r3, #2
 8008150:	d908      	bls.n	8008164 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8008152:	2303      	movs	r3, #3
 8008154:	e077      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
 8008156:	bf00      	nop
 8008158:	58024400 	.word	0x58024400
 800815c:	fffffc0c 	.word	0xfffffc0c
 8008160:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008164:	4b3a      	ldr	r3, [pc, #232]	@ (8008250 <HAL_RCC_OscConfig+0x85c>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800816c:	2b00      	cmp	r3, #0
 800816e:	d1e9      	bne.n	8008144 <HAL_RCC_OscConfig+0x750>
 8008170:	e068      	b.n	8008244 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008172:	4b37      	ldr	r3, [pc, #220]	@ (8008250 <HAL_RCC_OscConfig+0x85c>)
 8008174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008176:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008178:	4b35      	ldr	r3, [pc, #212]	@ (8008250 <HAL_RCC_OscConfig+0x85c>)
 800817a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800817c:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008182:	2b01      	cmp	r3, #1
 8008184:	d031      	beq.n	80081ea <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008186:	693b      	ldr	r3, [r7, #16]
 8008188:	f003 0203 	and.w	r2, r3, #3
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008190:	429a      	cmp	r2, r3
 8008192:	d12a      	bne.n	80081ea <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	091b      	lsrs	r3, r3, #4
 8008198:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d122      	bne.n	80081ea <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081ae:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80081b0:	429a      	cmp	r2, r3
 80081b2:	d11a      	bne.n	80081ea <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	0a5b      	lsrs	r3, r3, #9
 80081b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081c0:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80081c2:	429a      	cmp	r2, r3
 80081c4:	d111      	bne.n	80081ea <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	0c1b      	lsrs	r3, r3, #16
 80081ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081d2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d108      	bne.n	80081ea <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	0e1b      	lsrs	r3, r3, #24
 80081dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081e4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80081e6:	429a      	cmp	r2, r3
 80081e8:	d001      	beq.n	80081ee <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 80081ea:	2301      	movs	r3, #1
 80081ec:	e02b      	b.n	8008246 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80081ee:	4b18      	ldr	r3, [pc, #96]	@ (8008250 <HAL_RCC_OscConfig+0x85c>)
 80081f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081f2:	08db      	lsrs	r3, r3, #3
 80081f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80081f8:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081fe:	693a      	ldr	r2, [r7, #16]
 8008200:	429a      	cmp	r2, r3
 8008202:	d01f      	beq.n	8008244 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008204:	4b12      	ldr	r3, [pc, #72]	@ (8008250 <HAL_RCC_OscConfig+0x85c>)
 8008206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008208:	4a11      	ldr	r2, [pc, #68]	@ (8008250 <HAL_RCC_OscConfig+0x85c>)
 800820a:	f023 0301 	bic.w	r3, r3, #1
 800820e:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008210:	f7f9 fd6e 	bl	8001cf0 <HAL_GetTick>
 8008214:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008216:	bf00      	nop
 8008218:	f7f9 fd6a 	bl	8001cf0 <HAL_GetTick>
 800821c:	4602      	mov	r2, r0
 800821e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008220:	4293      	cmp	r3, r2
 8008222:	d0f9      	beq.n	8008218 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008224:	4b0a      	ldr	r3, [pc, #40]	@ (8008250 <HAL_RCC_OscConfig+0x85c>)
 8008226:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008228:	4b0a      	ldr	r3, [pc, #40]	@ (8008254 <HAL_RCC_OscConfig+0x860>)
 800822a:	4013      	ands	r3, r2
 800822c:	687a      	ldr	r2, [r7, #4]
 800822e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008230:	00d2      	lsls	r2, r2, #3
 8008232:	4907      	ldr	r1, [pc, #28]	@ (8008250 <HAL_RCC_OscConfig+0x85c>)
 8008234:	4313      	orrs	r3, r2
 8008236:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008238:	4b05      	ldr	r3, [pc, #20]	@ (8008250 <HAL_RCC_OscConfig+0x85c>)
 800823a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800823c:	4a04      	ldr	r2, [pc, #16]	@ (8008250 <HAL_RCC_OscConfig+0x85c>)
 800823e:	f043 0301 	orr.w	r3, r3, #1
 8008242:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008244:	2300      	movs	r3, #0
}
 8008246:	4618      	mov	r0, r3
 8008248:	3730      	adds	r7, #48	@ 0x30
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}
 800824e:	bf00      	nop
 8008250:	58024400 	.word	0x58024400
 8008254:	ffff0007 	.word	0xffff0007

08008258 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b086      	sub	sp, #24
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
 8008260:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d101      	bne.n	800826c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008268:	2301      	movs	r3, #1
 800826a:	e19c      	b.n	80085a6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800826c:	4b8a      	ldr	r3, [pc, #552]	@ (8008498 <HAL_RCC_ClockConfig+0x240>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f003 030f 	and.w	r3, r3, #15
 8008274:	683a      	ldr	r2, [r7, #0]
 8008276:	429a      	cmp	r2, r3
 8008278:	d910      	bls.n	800829c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800827a:	4b87      	ldr	r3, [pc, #540]	@ (8008498 <HAL_RCC_ClockConfig+0x240>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f023 020f 	bic.w	r2, r3, #15
 8008282:	4985      	ldr	r1, [pc, #532]	@ (8008498 <HAL_RCC_ClockConfig+0x240>)
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	4313      	orrs	r3, r2
 8008288:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800828a:	4b83      	ldr	r3, [pc, #524]	@ (8008498 <HAL_RCC_ClockConfig+0x240>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f003 030f 	and.w	r3, r3, #15
 8008292:	683a      	ldr	r2, [r7, #0]
 8008294:	429a      	cmp	r2, r3
 8008296:	d001      	beq.n	800829c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008298:	2301      	movs	r3, #1
 800829a:	e184      	b.n	80085a6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f003 0304 	and.w	r3, r3, #4
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d010      	beq.n	80082ca <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	691a      	ldr	r2, [r3, #16]
 80082ac:	4b7b      	ldr	r3, [pc, #492]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 80082ae:	699b      	ldr	r3, [r3, #24]
 80082b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80082b4:	429a      	cmp	r2, r3
 80082b6:	d908      	bls.n	80082ca <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80082b8:	4b78      	ldr	r3, [pc, #480]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 80082ba:	699b      	ldr	r3, [r3, #24]
 80082bc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	691b      	ldr	r3, [r3, #16]
 80082c4:	4975      	ldr	r1, [pc, #468]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 80082c6:	4313      	orrs	r3, r2
 80082c8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f003 0308 	and.w	r3, r3, #8
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d010      	beq.n	80082f8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	695a      	ldr	r2, [r3, #20]
 80082da:	4b70      	ldr	r3, [pc, #448]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 80082dc:	69db      	ldr	r3, [r3, #28]
 80082de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d908      	bls.n	80082f8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80082e6:	4b6d      	ldr	r3, [pc, #436]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 80082e8:	69db      	ldr	r3, [r3, #28]
 80082ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	695b      	ldr	r3, [r3, #20]
 80082f2:	496a      	ldr	r1, [pc, #424]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 80082f4:	4313      	orrs	r3, r2
 80082f6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f003 0310 	and.w	r3, r3, #16
 8008300:	2b00      	cmp	r3, #0
 8008302:	d010      	beq.n	8008326 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	699a      	ldr	r2, [r3, #24]
 8008308:	4b64      	ldr	r3, [pc, #400]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 800830a:	69db      	ldr	r3, [r3, #28]
 800830c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008310:	429a      	cmp	r2, r3
 8008312:	d908      	bls.n	8008326 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008314:	4b61      	ldr	r3, [pc, #388]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 8008316:	69db      	ldr	r3, [r3, #28]
 8008318:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	699b      	ldr	r3, [r3, #24]
 8008320:	495e      	ldr	r1, [pc, #376]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 8008322:	4313      	orrs	r3, r2
 8008324:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f003 0320 	and.w	r3, r3, #32
 800832e:	2b00      	cmp	r3, #0
 8008330:	d010      	beq.n	8008354 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	69da      	ldr	r2, [r3, #28]
 8008336:	4b59      	ldr	r3, [pc, #356]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 8008338:	6a1b      	ldr	r3, [r3, #32]
 800833a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800833e:	429a      	cmp	r2, r3
 8008340:	d908      	bls.n	8008354 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008342:	4b56      	ldr	r3, [pc, #344]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 8008344:	6a1b      	ldr	r3, [r3, #32]
 8008346:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	69db      	ldr	r3, [r3, #28]
 800834e:	4953      	ldr	r1, [pc, #332]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 8008350:	4313      	orrs	r3, r2
 8008352:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f003 0302 	and.w	r3, r3, #2
 800835c:	2b00      	cmp	r3, #0
 800835e:	d010      	beq.n	8008382 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	68da      	ldr	r2, [r3, #12]
 8008364:	4b4d      	ldr	r3, [pc, #308]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 8008366:	699b      	ldr	r3, [r3, #24]
 8008368:	f003 030f 	and.w	r3, r3, #15
 800836c:	429a      	cmp	r2, r3
 800836e:	d908      	bls.n	8008382 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008370:	4b4a      	ldr	r3, [pc, #296]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 8008372:	699b      	ldr	r3, [r3, #24]
 8008374:	f023 020f 	bic.w	r2, r3, #15
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	68db      	ldr	r3, [r3, #12]
 800837c:	4947      	ldr	r1, [pc, #284]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 800837e:	4313      	orrs	r3, r2
 8008380:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f003 0301 	and.w	r3, r3, #1
 800838a:	2b00      	cmp	r3, #0
 800838c:	d055      	beq.n	800843a <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800838e:	4b43      	ldr	r3, [pc, #268]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 8008390:	699b      	ldr	r3, [r3, #24]
 8008392:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	689b      	ldr	r3, [r3, #8]
 800839a:	4940      	ldr	r1, [pc, #256]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 800839c:	4313      	orrs	r3, r2
 800839e:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	2b02      	cmp	r3, #2
 80083a6:	d107      	bne.n	80083b8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80083a8:	4b3c      	ldr	r3, [pc, #240]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d121      	bne.n	80083f8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80083b4:	2301      	movs	r3, #1
 80083b6:	e0f6      	b.n	80085a6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	685b      	ldr	r3, [r3, #4]
 80083bc:	2b03      	cmp	r3, #3
 80083be:	d107      	bne.n	80083d0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80083c0:	4b36      	ldr	r3, [pc, #216]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d115      	bne.n	80083f8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80083cc:	2301      	movs	r3, #1
 80083ce:	e0ea      	b.n	80085a6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	685b      	ldr	r3, [r3, #4]
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d107      	bne.n	80083e8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80083d8:	4b30      	ldr	r3, [pc, #192]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d109      	bne.n	80083f8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80083e4:	2301      	movs	r3, #1
 80083e6:	e0de      	b.n	80085a6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80083e8:	4b2c      	ldr	r3, [pc, #176]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f003 0304 	and.w	r3, r3, #4
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d101      	bne.n	80083f8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80083f4:	2301      	movs	r3, #1
 80083f6:	e0d6      	b.n	80085a6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80083f8:	4b28      	ldr	r3, [pc, #160]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 80083fa:	691b      	ldr	r3, [r3, #16]
 80083fc:	f023 0207 	bic.w	r2, r3, #7
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	685b      	ldr	r3, [r3, #4]
 8008404:	4925      	ldr	r1, [pc, #148]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 8008406:	4313      	orrs	r3, r2
 8008408:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800840a:	f7f9 fc71 	bl	8001cf0 <HAL_GetTick>
 800840e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008410:	e00a      	b.n	8008428 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008412:	f7f9 fc6d 	bl	8001cf0 <HAL_GetTick>
 8008416:	4602      	mov	r2, r0
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	1ad3      	subs	r3, r2, r3
 800841c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008420:	4293      	cmp	r3, r2
 8008422:	d901      	bls.n	8008428 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8008424:	2303      	movs	r3, #3
 8008426:	e0be      	b.n	80085a6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008428:	4b1c      	ldr	r3, [pc, #112]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 800842a:	691b      	ldr	r3, [r3, #16]
 800842c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	00db      	lsls	r3, r3, #3
 8008436:	429a      	cmp	r2, r3
 8008438:	d1eb      	bne.n	8008412 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f003 0302 	and.w	r3, r3, #2
 8008442:	2b00      	cmp	r3, #0
 8008444:	d010      	beq.n	8008468 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	68da      	ldr	r2, [r3, #12]
 800844a:	4b14      	ldr	r3, [pc, #80]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 800844c:	699b      	ldr	r3, [r3, #24]
 800844e:	f003 030f 	and.w	r3, r3, #15
 8008452:	429a      	cmp	r2, r3
 8008454:	d208      	bcs.n	8008468 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008456:	4b11      	ldr	r3, [pc, #68]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 8008458:	699b      	ldr	r3, [r3, #24]
 800845a:	f023 020f 	bic.w	r2, r3, #15
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	490e      	ldr	r1, [pc, #56]	@ (800849c <HAL_RCC_ClockConfig+0x244>)
 8008464:	4313      	orrs	r3, r2
 8008466:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008468:	4b0b      	ldr	r3, [pc, #44]	@ (8008498 <HAL_RCC_ClockConfig+0x240>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f003 030f 	and.w	r3, r3, #15
 8008470:	683a      	ldr	r2, [r7, #0]
 8008472:	429a      	cmp	r2, r3
 8008474:	d214      	bcs.n	80084a0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008476:	4b08      	ldr	r3, [pc, #32]	@ (8008498 <HAL_RCC_ClockConfig+0x240>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f023 020f 	bic.w	r2, r3, #15
 800847e:	4906      	ldr	r1, [pc, #24]	@ (8008498 <HAL_RCC_ClockConfig+0x240>)
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	4313      	orrs	r3, r2
 8008484:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008486:	4b04      	ldr	r3, [pc, #16]	@ (8008498 <HAL_RCC_ClockConfig+0x240>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f003 030f 	and.w	r3, r3, #15
 800848e:	683a      	ldr	r2, [r7, #0]
 8008490:	429a      	cmp	r2, r3
 8008492:	d005      	beq.n	80084a0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008494:	2301      	movs	r3, #1
 8008496:	e086      	b.n	80085a6 <HAL_RCC_ClockConfig+0x34e>
 8008498:	52002000 	.word	0x52002000
 800849c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f003 0304 	and.w	r3, r3, #4
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d010      	beq.n	80084ce <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	691a      	ldr	r2, [r3, #16]
 80084b0:	4b3f      	ldr	r3, [pc, #252]	@ (80085b0 <HAL_RCC_ClockConfig+0x358>)
 80084b2:	699b      	ldr	r3, [r3, #24]
 80084b4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80084b8:	429a      	cmp	r2, r3
 80084ba:	d208      	bcs.n	80084ce <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80084bc:	4b3c      	ldr	r3, [pc, #240]	@ (80085b0 <HAL_RCC_ClockConfig+0x358>)
 80084be:	699b      	ldr	r3, [r3, #24]
 80084c0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	691b      	ldr	r3, [r3, #16]
 80084c8:	4939      	ldr	r1, [pc, #228]	@ (80085b0 <HAL_RCC_ClockConfig+0x358>)
 80084ca:	4313      	orrs	r3, r2
 80084cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f003 0308 	and.w	r3, r3, #8
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d010      	beq.n	80084fc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	695a      	ldr	r2, [r3, #20]
 80084de:	4b34      	ldr	r3, [pc, #208]	@ (80085b0 <HAL_RCC_ClockConfig+0x358>)
 80084e0:	69db      	ldr	r3, [r3, #28]
 80084e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80084e6:	429a      	cmp	r2, r3
 80084e8:	d208      	bcs.n	80084fc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80084ea:	4b31      	ldr	r3, [pc, #196]	@ (80085b0 <HAL_RCC_ClockConfig+0x358>)
 80084ec:	69db      	ldr	r3, [r3, #28]
 80084ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	695b      	ldr	r3, [r3, #20]
 80084f6:	492e      	ldr	r1, [pc, #184]	@ (80085b0 <HAL_RCC_ClockConfig+0x358>)
 80084f8:	4313      	orrs	r3, r2
 80084fa:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f003 0310 	and.w	r3, r3, #16
 8008504:	2b00      	cmp	r3, #0
 8008506:	d010      	beq.n	800852a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	699a      	ldr	r2, [r3, #24]
 800850c:	4b28      	ldr	r3, [pc, #160]	@ (80085b0 <HAL_RCC_ClockConfig+0x358>)
 800850e:	69db      	ldr	r3, [r3, #28]
 8008510:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008514:	429a      	cmp	r2, r3
 8008516:	d208      	bcs.n	800852a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008518:	4b25      	ldr	r3, [pc, #148]	@ (80085b0 <HAL_RCC_ClockConfig+0x358>)
 800851a:	69db      	ldr	r3, [r3, #28]
 800851c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	699b      	ldr	r3, [r3, #24]
 8008524:	4922      	ldr	r1, [pc, #136]	@ (80085b0 <HAL_RCC_ClockConfig+0x358>)
 8008526:	4313      	orrs	r3, r2
 8008528:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f003 0320 	and.w	r3, r3, #32
 8008532:	2b00      	cmp	r3, #0
 8008534:	d010      	beq.n	8008558 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	69da      	ldr	r2, [r3, #28]
 800853a:	4b1d      	ldr	r3, [pc, #116]	@ (80085b0 <HAL_RCC_ClockConfig+0x358>)
 800853c:	6a1b      	ldr	r3, [r3, #32]
 800853e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008542:	429a      	cmp	r2, r3
 8008544:	d208      	bcs.n	8008558 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008546:	4b1a      	ldr	r3, [pc, #104]	@ (80085b0 <HAL_RCC_ClockConfig+0x358>)
 8008548:	6a1b      	ldr	r3, [r3, #32]
 800854a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	69db      	ldr	r3, [r3, #28]
 8008552:	4917      	ldr	r1, [pc, #92]	@ (80085b0 <HAL_RCC_ClockConfig+0x358>)
 8008554:	4313      	orrs	r3, r2
 8008556:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8008558:	f000 f834 	bl	80085c4 <HAL_RCC_GetSysClockFreq>
 800855c:	4602      	mov	r2, r0
 800855e:	4b14      	ldr	r3, [pc, #80]	@ (80085b0 <HAL_RCC_ClockConfig+0x358>)
 8008560:	699b      	ldr	r3, [r3, #24]
 8008562:	0a1b      	lsrs	r3, r3, #8
 8008564:	f003 030f 	and.w	r3, r3, #15
 8008568:	4912      	ldr	r1, [pc, #72]	@ (80085b4 <HAL_RCC_ClockConfig+0x35c>)
 800856a:	5ccb      	ldrb	r3, [r1, r3]
 800856c:	f003 031f 	and.w	r3, r3, #31
 8008570:	fa22 f303 	lsr.w	r3, r2, r3
 8008574:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8008576:	4b0e      	ldr	r3, [pc, #56]	@ (80085b0 <HAL_RCC_ClockConfig+0x358>)
 8008578:	699b      	ldr	r3, [r3, #24]
 800857a:	f003 030f 	and.w	r3, r3, #15
 800857e:	4a0d      	ldr	r2, [pc, #52]	@ (80085b4 <HAL_RCC_ClockConfig+0x35c>)
 8008580:	5cd3      	ldrb	r3, [r2, r3]
 8008582:	f003 031f 	and.w	r3, r3, #31
 8008586:	693a      	ldr	r2, [r7, #16]
 8008588:	fa22 f303 	lsr.w	r3, r2, r3
 800858c:	4a0a      	ldr	r2, [pc, #40]	@ (80085b8 <HAL_RCC_ClockConfig+0x360>)
 800858e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008590:	4a0a      	ldr	r2, [pc, #40]	@ (80085bc <HAL_RCC_ClockConfig+0x364>)
 8008592:	693b      	ldr	r3, [r7, #16]
 8008594:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008596:	4b0a      	ldr	r3, [pc, #40]	@ (80085c0 <HAL_RCC_ClockConfig+0x368>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4618      	mov	r0, r3
 800859c:	f7f8 ff58 	bl	8001450 <HAL_InitTick>
 80085a0:	4603      	mov	r3, r0
 80085a2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80085a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80085a6:	4618      	mov	r0, r3
 80085a8:	3718      	adds	r7, #24
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}
 80085ae:	bf00      	nop
 80085b0:	58024400 	.word	0x58024400
 80085b4:	08014034 	.word	0x08014034
 80085b8:	24000004 	.word	0x24000004
 80085bc:	24000000 	.word	0x24000000
 80085c0:	24000008 	.word	0x24000008

080085c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b089      	sub	sp, #36	@ 0x24
 80085c8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80085ca:	4bb3      	ldr	r3, [pc, #716]	@ (8008898 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80085cc:	691b      	ldr	r3, [r3, #16]
 80085ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80085d2:	2b18      	cmp	r3, #24
 80085d4:	f200 8155 	bhi.w	8008882 <HAL_RCC_GetSysClockFreq+0x2be>
 80085d8:	a201      	add	r2, pc, #4	@ (adr r2, 80085e0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80085da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085de:	bf00      	nop
 80085e0:	08008645 	.word	0x08008645
 80085e4:	08008883 	.word	0x08008883
 80085e8:	08008883 	.word	0x08008883
 80085ec:	08008883 	.word	0x08008883
 80085f0:	08008883 	.word	0x08008883
 80085f4:	08008883 	.word	0x08008883
 80085f8:	08008883 	.word	0x08008883
 80085fc:	08008883 	.word	0x08008883
 8008600:	0800866b 	.word	0x0800866b
 8008604:	08008883 	.word	0x08008883
 8008608:	08008883 	.word	0x08008883
 800860c:	08008883 	.word	0x08008883
 8008610:	08008883 	.word	0x08008883
 8008614:	08008883 	.word	0x08008883
 8008618:	08008883 	.word	0x08008883
 800861c:	08008883 	.word	0x08008883
 8008620:	08008671 	.word	0x08008671
 8008624:	08008883 	.word	0x08008883
 8008628:	08008883 	.word	0x08008883
 800862c:	08008883 	.word	0x08008883
 8008630:	08008883 	.word	0x08008883
 8008634:	08008883 	.word	0x08008883
 8008638:	08008883 	.word	0x08008883
 800863c:	08008883 	.word	0x08008883
 8008640:	08008677 	.word	0x08008677
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008644:	4b94      	ldr	r3, [pc, #592]	@ (8008898 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f003 0320 	and.w	r3, r3, #32
 800864c:	2b00      	cmp	r3, #0
 800864e:	d009      	beq.n	8008664 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008650:	4b91      	ldr	r3, [pc, #580]	@ (8008898 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	08db      	lsrs	r3, r3, #3
 8008656:	f003 0303 	and.w	r3, r3, #3
 800865a:	4a90      	ldr	r2, [pc, #576]	@ (800889c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800865c:	fa22 f303 	lsr.w	r3, r2, r3
 8008660:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008662:	e111      	b.n	8008888 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008664:	4b8d      	ldr	r3, [pc, #564]	@ (800889c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008666:	61bb      	str	r3, [r7, #24]
      break;
 8008668:	e10e      	b.n	8008888 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800866a:	4b8d      	ldr	r3, [pc, #564]	@ (80088a0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800866c:	61bb      	str	r3, [r7, #24]
      break;
 800866e:	e10b      	b.n	8008888 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008670:	4b8c      	ldr	r3, [pc, #560]	@ (80088a4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008672:	61bb      	str	r3, [r7, #24]
      break;
 8008674:	e108      	b.n	8008888 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008676:	4b88      	ldr	r3, [pc, #544]	@ (8008898 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800867a:	f003 0303 	and.w	r3, r3, #3
 800867e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008680:	4b85      	ldr	r3, [pc, #532]	@ (8008898 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008684:	091b      	lsrs	r3, r3, #4
 8008686:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800868a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800868c:	4b82      	ldr	r3, [pc, #520]	@ (8008898 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800868e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008690:	f003 0301 	and.w	r3, r3, #1
 8008694:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008696:	4b80      	ldr	r3, [pc, #512]	@ (8008898 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008698:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800869a:	08db      	lsrs	r3, r3, #3
 800869c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80086a0:	68fa      	ldr	r2, [r7, #12]
 80086a2:	fb02 f303 	mul.w	r3, r2, r3
 80086a6:	ee07 3a90 	vmov	s15, r3
 80086aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086ae:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	f000 80e1 	beq.w	800887c <HAL_RCC_GetSysClockFreq+0x2b8>
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	2b02      	cmp	r3, #2
 80086be:	f000 8083 	beq.w	80087c8 <HAL_RCC_GetSysClockFreq+0x204>
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	2b02      	cmp	r3, #2
 80086c6:	f200 80a1 	bhi.w	800880c <HAL_RCC_GetSysClockFreq+0x248>
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d003      	beq.n	80086d8 <HAL_RCC_GetSysClockFreq+0x114>
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	2b01      	cmp	r3, #1
 80086d4:	d056      	beq.n	8008784 <HAL_RCC_GetSysClockFreq+0x1c0>
 80086d6:	e099      	b.n	800880c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80086d8:	4b6f      	ldr	r3, [pc, #444]	@ (8008898 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f003 0320 	and.w	r3, r3, #32
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d02d      	beq.n	8008740 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80086e4:	4b6c      	ldr	r3, [pc, #432]	@ (8008898 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	08db      	lsrs	r3, r3, #3
 80086ea:	f003 0303 	and.w	r3, r3, #3
 80086ee:	4a6b      	ldr	r2, [pc, #428]	@ (800889c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80086f0:	fa22 f303 	lsr.w	r3, r2, r3
 80086f4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	ee07 3a90 	vmov	s15, r3
 80086fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008700:	693b      	ldr	r3, [r7, #16]
 8008702:	ee07 3a90 	vmov	s15, r3
 8008706:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800870a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800870e:	4b62      	ldr	r3, [pc, #392]	@ (8008898 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008712:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008716:	ee07 3a90 	vmov	s15, r3
 800871a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800871e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008722:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80088a8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008726:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800872a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800872e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008732:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008736:	ee67 7a27 	vmul.f32	s15, s14, s15
 800873a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800873e:	e087      	b.n	8008850 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	ee07 3a90 	vmov	s15, r3
 8008746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800874a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80088ac <HAL_RCC_GetSysClockFreq+0x2e8>
 800874e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008752:	4b51      	ldr	r3, [pc, #324]	@ (8008898 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008756:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800875a:	ee07 3a90 	vmov	s15, r3
 800875e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008762:	ed97 6a02 	vldr	s12, [r7, #8]
 8008766:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80088a8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800876a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800876e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008772:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008776:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800877a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800877e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008782:	e065      	b.n	8008850 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	ee07 3a90 	vmov	s15, r3
 800878a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800878e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80088b0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008792:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008796:	4b40      	ldr	r3, [pc, #256]	@ (8008898 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800879a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800879e:	ee07 3a90 	vmov	s15, r3
 80087a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80087aa:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80088a8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80087ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80087c6:	e043      	b.n	8008850 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80087c8:	693b      	ldr	r3, [r7, #16]
 80087ca:	ee07 3a90 	vmov	s15, r3
 80087ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087d2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80088b4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80087d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087da:	4b2f      	ldr	r3, [pc, #188]	@ (8008898 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80087dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087e2:	ee07 3a90 	vmov	s15, r3
 80087e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80087ee:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80088a8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80087f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008802:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008806:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800880a:	e021      	b.n	8008850 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	ee07 3a90 	vmov	s15, r3
 8008812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008816:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80088b0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800881a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800881e:	4b1e      	ldr	r3, [pc, #120]	@ (8008898 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008822:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008826:	ee07 3a90 	vmov	s15, r3
 800882a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800882e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008832:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80088a8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008836:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800883a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800883e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008842:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800884a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800884e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008850:	4b11      	ldr	r3, [pc, #68]	@ (8008898 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008854:	0a5b      	lsrs	r3, r3, #9
 8008856:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800885a:	3301      	adds	r3, #1
 800885c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	ee07 3a90 	vmov	s15, r3
 8008864:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008868:	edd7 6a07 	vldr	s13, [r7, #28]
 800886c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008870:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008874:	ee17 3a90 	vmov	r3, s15
 8008878:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800887a:	e005      	b.n	8008888 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800887c:	2300      	movs	r3, #0
 800887e:	61bb      	str	r3, [r7, #24]
      break;
 8008880:	e002      	b.n	8008888 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008882:	4b07      	ldr	r3, [pc, #28]	@ (80088a0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008884:	61bb      	str	r3, [r7, #24]
      break;
 8008886:	bf00      	nop
  }

  return sysclockfreq;
 8008888:	69bb      	ldr	r3, [r7, #24]
}
 800888a:	4618      	mov	r0, r3
 800888c:	3724      	adds	r7, #36	@ 0x24
 800888e:	46bd      	mov	sp, r7
 8008890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008894:	4770      	bx	lr
 8008896:	bf00      	nop
 8008898:	58024400 	.word	0x58024400
 800889c:	03d09000 	.word	0x03d09000
 80088a0:	003d0900 	.word	0x003d0900
 80088a4:	016e3600 	.word	0x016e3600
 80088a8:	46000000 	.word	0x46000000
 80088ac:	4c742400 	.word	0x4c742400
 80088b0:	4a742400 	.word	0x4a742400
 80088b4:	4bb71b00 	.word	0x4bb71b00

080088b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b082      	sub	sp, #8
 80088bc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 80088be:	f7ff fe81 	bl	80085c4 <HAL_RCC_GetSysClockFreq>
 80088c2:	4602      	mov	r2, r0
 80088c4:	4b10      	ldr	r3, [pc, #64]	@ (8008908 <HAL_RCC_GetHCLKFreq+0x50>)
 80088c6:	699b      	ldr	r3, [r3, #24]
 80088c8:	0a1b      	lsrs	r3, r3, #8
 80088ca:	f003 030f 	and.w	r3, r3, #15
 80088ce:	490f      	ldr	r1, [pc, #60]	@ (800890c <HAL_RCC_GetHCLKFreq+0x54>)
 80088d0:	5ccb      	ldrb	r3, [r1, r3]
 80088d2:	f003 031f 	and.w	r3, r3, #31
 80088d6:	fa22 f303 	lsr.w	r3, r2, r3
 80088da:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80088dc:	4b0a      	ldr	r3, [pc, #40]	@ (8008908 <HAL_RCC_GetHCLKFreq+0x50>)
 80088de:	699b      	ldr	r3, [r3, #24]
 80088e0:	f003 030f 	and.w	r3, r3, #15
 80088e4:	4a09      	ldr	r2, [pc, #36]	@ (800890c <HAL_RCC_GetHCLKFreq+0x54>)
 80088e6:	5cd3      	ldrb	r3, [r2, r3]
 80088e8:	f003 031f 	and.w	r3, r3, #31
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	fa22 f303 	lsr.w	r3, r2, r3
 80088f2:	4a07      	ldr	r2, [pc, #28]	@ (8008910 <HAL_RCC_GetHCLKFreq+0x58>)
 80088f4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80088f6:	4a07      	ldr	r2, [pc, #28]	@ (8008914 <HAL_RCC_GetHCLKFreq+0x5c>)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80088fc:	4b04      	ldr	r3, [pc, #16]	@ (8008910 <HAL_RCC_GetHCLKFreq+0x58>)
 80088fe:	681b      	ldr	r3, [r3, #0]
}
 8008900:	4618      	mov	r0, r3
 8008902:	3708      	adds	r7, #8
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}
 8008908:	58024400 	.word	0x58024400
 800890c:	08014034 	.word	0x08014034
 8008910:	24000004 	.word	0x24000004
 8008914:	24000000 	.word	0x24000000

08008918 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 800891c:	f7ff ffcc 	bl	80088b8 <HAL_RCC_GetHCLKFreq>
 8008920:	4602      	mov	r2, r0
 8008922:	4b06      	ldr	r3, [pc, #24]	@ (800893c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008924:	69db      	ldr	r3, [r3, #28]
 8008926:	091b      	lsrs	r3, r3, #4
 8008928:	f003 0307 	and.w	r3, r3, #7
 800892c:	4904      	ldr	r1, [pc, #16]	@ (8008940 <HAL_RCC_GetPCLK1Freq+0x28>)
 800892e:	5ccb      	ldrb	r3, [r1, r3]
 8008930:	f003 031f 	and.w	r3, r3, #31
 8008934:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8008938:	4618      	mov	r0, r3
 800893a:	bd80      	pop	{r7, pc}
 800893c:	58024400 	.word	0x58024400
 8008940:	08014034 	.word	0x08014034

08008944 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008944:	b580      	push	{r7, lr}
 8008946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8008948:	f7ff ffb6 	bl	80088b8 <HAL_RCC_GetHCLKFreq>
 800894c:	4602      	mov	r2, r0
 800894e:	4b06      	ldr	r3, [pc, #24]	@ (8008968 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008950:	69db      	ldr	r3, [r3, #28]
 8008952:	0a1b      	lsrs	r3, r3, #8
 8008954:	f003 0307 	and.w	r3, r3, #7
 8008958:	4904      	ldr	r1, [pc, #16]	@ (800896c <HAL_RCC_GetPCLK2Freq+0x28>)
 800895a:	5ccb      	ldrb	r3, [r1, r3]
 800895c:	f003 031f 	and.w	r3, r3, #31
 8008960:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8008964:	4618      	mov	r0, r3
 8008966:	bd80      	pop	{r7, pc}
 8008968:	58024400 	.word	0x58024400
 800896c:	08014034 	.word	0x08014034

08008970 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008970:	b480      	push	{r7}
 8008972:	b083      	sub	sp, #12
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	223f      	movs	r2, #63	@ 0x3f
 800897e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008980:	4b1a      	ldr	r3, [pc, #104]	@ (80089ec <HAL_RCC_GetClockConfig+0x7c>)
 8008982:	691b      	ldr	r3, [r3, #16]
 8008984:	f003 0207 	and.w	r2, r3, #7
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	605a      	str	r2, [r3, #4]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
#else
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
 800898c:	4b17      	ldr	r3, [pc, #92]	@ (80089ec <HAL_RCC_GetClockConfig+0x7c>)
 800898e:	699b      	ldr	r3, [r3, #24]
 8008990:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
 8008998:	4b14      	ldr	r3, [pc, #80]	@ (80089ec <HAL_RCC_GetClockConfig+0x7c>)
 800899a:	699b      	ldr	r3, [r3, #24]
 800899c:	f003 020f 	and.w	r2, r3, #15
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
 80089a4:	4b11      	ldr	r3, [pc, #68]	@ (80089ec <HAL_RCC_GetClockConfig+0x7c>)
 80089a6:	699b      	ldr	r3, [r3, #24]
 80089a8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
 80089b0:	4b0e      	ldr	r3, [pc, #56]	@ (80089ec <HAL_RCC_GetClockConfig+0x7c>)
 80089b2:	69db      	ldr	r3, [r3, #28]
 80089b4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
 80089bc:	4b0b      	ldr	r3, [pc, #44]	@ (80089ec <HAL_RCC_GetClockConfig+0x7c>)
 80089be:	69db      	ldr	r3, [r3, #28]
 80089c0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
 80089c8:	4b08      	ldr	r3, [pc, #32]	@ (80089ec <HAL_RCC_GetClockConfig+0x7c>)
 80089ca:	6a1b      	ldr	r3, [r3, #32]
 80089cc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	61da      	str	r2, [r3, #28]
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80089d4:	4b06      	ldr	r3, [pc, #24]	@ (80089f0 <HAL_RCC_GetClockConfig+0x80>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f003 020f 	and.w	r2, r3, #15
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	601a      	str	r2, [r3, #0]
}
 80089e0:	bf00      	nop
 80089e2:	370c      	adds	r7, #12
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr
 80089ec:	58024400 	.word	0x58024400
 80089f0:	52002000 	.word	0x52002000

080089f4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80089f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80089f8:	b0c8      	sub	sp, #288	@ 0x120
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008a00:	2300      	movs	r3, #0
 8008a02:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008a06:	2300      	movs	r3, #0
 8008a08:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008a0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a14:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008a18:	2500      	movs	r5, #0
 8008a1a:	ea54 0305 	orrs.w	r3, r4, r5
 8008a1e:	d049      	beq.n	8008ab4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008a20:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008a24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a26:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008a2a:	d02f      	beq.n	8008a8c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008a2c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008a30:	d828      	bhi.n	8008a84 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008a32:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008a36:	d01a      	beq.n	8008a6e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008a38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008a3c:	d822      	bhi.n	8008a84 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d003      	beq.n	8008a4a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008a42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a46:	d007      	beq.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008a48:	e01c      	b.n	8008a84 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a4a:	4ba7      	ldr	r3, [pc, #668]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a4e:	4aa6      	ldr	r2, [pc, #664]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008a50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008a56:	e01a      	b.n	8008a8e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008a58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008a5c:	3308      	adds	r3, #8
 8008a5e:	2102      	movs	r1, #2
 8008a60:	4618      	mov	r0, r3
 8008a62:	f001 fc43 	bl	800a2ec <RCCEx_PLL2_Config>
 8008a66:	4603      	mov	r3, r0
 8008a68:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008a6c:	e00f      	b.n	8008a8e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008a6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008a72:	3328      	adds	r3, #40	@ 0x28
 8008a74:	2102      	movs	r1, #2
 8008a76:	4618      	mov	r0, r3
 8008a78:	f001 fcea 	bl	800a450 <RCCEx_PLL3_Config>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008a82:	e004      	b.n	8008a8e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008a84:	2301      	movs	r3, #1
 8008a86:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8008a8a:	e000      	b.n	8008a8e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008a8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a8e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d10a      	bne.n	8008aac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008a96:	4b94      	ldr	r3, [pc, #592]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008a98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a9a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008a9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008aa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008aa4:	4a90      	ldr	r2, [pc, #576]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008aa6:	430b      	orrs	r3, r1
 8008aa8:	6513      	str	r3, [r2, #80]	@ 0x50
 8008aaa:	e003      	b.n	8008ab4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008aac:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008ab0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008ab4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008abc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8008ac0:	f04f 0900 	mov.w	r9, #0
 8008ac4:	ea58 0309 	orrs.w	r3, r8, r9
 8008ac8:	d047      	beq.n	8008b5a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008aca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ad0:	2b04      	cmp	r3, #4
 8008ad2:	d82a      	bhi.n	8008b2a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008ad4:	a201      	add	r2, pc, #4	@ (adr r2, 8008adc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ada:	bf00      	nop
 8008adc:	08008af1 	.word	0x08008af1
 8008ae0:	08008aff 	.word	0x08008aff
 8008ae4:	08008b15 	.word	0x08008b15
 8008ae8:	08008b33 	.word	0x08008b33
 8008aec:	08008b33 	.word	0x08008b33
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008af0:	4b7d      	ldr	r3, [pc, #500]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008af4:	4a7c      	ldr	r2, [pc, #496]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008af6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008afa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008afc:	e01a      	b.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008afe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008b02:	3308      	adds	r3, #8
 8008b04:	2100      	movs	r1, #0
 8008b06:	4618      	mov	r0, r3
 8008b08:	f001 fbf0 	bl	800a2ec <RCCEx_PLL2_Config>
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008b12:	e00f      	b.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008b14:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008b18:	3328      	adds	r3, #40	@ 0x28
 8008b1a:	2100      	movs	r1, #0
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	f001 fc97 	bl	800a450 <RCCEx_PLL3_Config>
 8008b22:	4603      	mov	r3, r0
 8008b24:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008b28:	e004      	b.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8008b30:	e000      	b.n	8008b34 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8008b32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b34:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d10a      	bne.n	8008b52 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008b3c:	4b6a      	ldr	r3, [pc, #424]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008b3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b40:	f023 0107 	bic.w	r1, r3, #7
 8008b44:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b4a:	4a67      	ldr	r2, [pc, #412]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008b4c:	430b      	orrs	r3, r1
 8008b4e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008b50:	e003      	b.n	8008b5a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b52:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008b56:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8008b5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b62:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8008b66:	f04f 0b00 	mov.w	fp, #0
 8008b6a:	ea5a 030b 	orrs.w	r3, sl, fp
 8008b6e:	d054      	beq.n	8008c1a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 8008b70:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008b74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b76:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8008b7a:	d036      	beq.n	8008bea <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8008b7c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8008b80:	d82f      	bhi.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008b82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b86:	d032      	beq.n	8008bee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8008b88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b8c:	d829      	bhi.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008b8e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008b90:	d02f      	beq.n	8008bf2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8008b92:	2bc0      	cmp	r3, #192	@ 0xc0
 8008b94:	d825      	bhi.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008b96:	2b80      	cmp	r3, #128	@ 0x80
 8008b98:	d018      	beq.n	8008bcc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8008b9a:	2b80      	cmp	r3, #128	@ 0x80
 8008b9c:	d821      	bhi.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d002      	beq.n	8008ba8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8008ba2:	2b40      	cmp	r3, #64	@ 0x40
 8008ba4:	d007      	beq.n	8008bb6 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8008ba6:	e01c      	b.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ba8:	4b4f      	ldr	r3, [pc, #316]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bac:	4a4e      	ldr	r2, [pc, #312]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008bae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008bb2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8008bb4:	e01e      	b.n	8008bf4 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008bb6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008bba:	3308      	adds	r3, #8
 8008bbc:	2100      	movs	r1, #0
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	f001 fb94 	bl	800a2ec <RCCEx_PLL2_Config>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8008bca:	e013      	b.n	8008bf4 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008bcc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008bd0:	3328      	adds	r3, #40	@ 0x28
 8008bd2:	2100      	movs	r1, #0
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f001 fc3b 	bl	800a450 <RCCEx_PLL3_Config>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8008be0:	e008      	b.n	8008bf4 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008be2:	2301      	movs	r3, #1
 8008be4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8008be8:	e004      	b.n	8008bf4 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8008bea:	bf00      	nop
 8008bec:	e002      	b.n	8008bf4 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8008bee:	bf00      	nop
 8008bf0:	e000      	b.n	8008bf4 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8008bf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008bf4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d10a      	bne.n	8008c12 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8008bfc:	4b3a      	ldr	r3, [pc, #232]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008bfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c00:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8008c04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008c08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c0a:	4a37      	ldr	r2, [pc, #220]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008c0c:	430b      	orrs	r3, r1
 8008c0e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008c10:	e003      	b.n	8008c1a <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c12:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008c16:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8008c1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c22:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008c26:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8008c30:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8008c34:	460b      	mov	r3, r1
 8008c36:	4313      	orrs	r3, r2
 8008c38:	d05c      	beq.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8008c3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008c3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c40:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008c44:	d03b      	beq.n	8008cbe <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8008c46:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008c4a:	d834      	bhi.n	8008cb6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8008c4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008c50:	d037      	beq.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8008c52:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008c56:	d82e      	bhi.n	8008cb6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8008c58:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008c5c:	d033      	beq.n	8008cc6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008c5e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008c62:	d828      	bhi.n	8008cb6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8008c64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c68:	d01a      	beq.n	8008ca0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8008c6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c6e:	d822      	bhi.n	8008cb6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d003      	beq.n	8008c7c <HAL_RCCEx_PeriphCLKConfig+0x288>
 8008c74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c78:	d007      	beq.n	8008c8a <HAL_RCCEx_PeriphCLKConfig+0x296>
 8008c7a:	e01c      	b.n	8008cb6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c80:	4a19      	ldr	r2, [pc, #100]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008c82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008c86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8008c88:	e01e      	b.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008c8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008c8e:	3308      	adds	r3, #8
 8008c90:	2100      	movs	r1, #0
 8008c92:	4618      	mov	r0, r3
 8008c94:	f001 fb2a 	bl	800a2ec <RCCEx_PLL2_Config>
 8008c98:	4603      	mov	r3, r0
 8008c9a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8008c9e:	e013      	b.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008ca0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008ca4:	3328      	adds	r3, #40	@ 0x28
 8008ca6:	2100      	movs	r1, #0
 8008ca8:	4618      	mov	r0, r3
 8008caa:	f001 fbd1 	bl	800a450 <RCCEx_PLL3_Config>
 8008cae:	4603      	mov	r3, r0
 8008cb0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8008cb4:	e008      	b.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8008cbc:	e004      	b.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8008cbe:	bf00      	nop
 8008cc0:	e002      	b.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8008cc2:	bf00      	nop
 8008cc4:	e000      	b.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8008cc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008cc8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d10d      	bne.n	8008cec <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8008cd0:	4b05      	ldr	r3, [pc, #20]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008cd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cd4:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8008cd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008cde:	4a02      	ldr	r2, [pc, #8]	@ (8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008ce0:	430b      	orrs	r3, r1
 8008ce2:	6513      	str	r3, [r2, #80]	@ 0x50
 8008ce4:	e006      	b.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8008ce6:	bf00      	nop
 8008ce8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cec:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008cf0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008cf4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008d00:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008d04:	2300      	movs	r3, #0
 8008d06:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008d0a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8008d0e:	460b      	mov	r3, r1
 8008d10:	4313      	orrs	r3, r2
 8008d12:	d03a      	beq.n	8008d8a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8008d14:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d1a:	2b30      	cmp	r3, #48	@ 0x30
 8008d1c:	d01f      	beq.n	8008d5e <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8008d1e:	2b30      	cmp	r3, #48	@ 0x30
 8008d20:	d819      	bhi.n	8008d56 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8008d22:	2b20      	cmp	r3, #32
 8008d24:	d00c      	beq.n	8008d40 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8008d26:	2b20      	cmp	r3, #32
 8008d28:	d815      	bhi.n	8008d56 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d019      	beq.n	8008d62 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8008d2e:	2b10      	cmp	r3, #16
 8008d30:	d111      	bne.n	8008d56 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d32:	4bae      	ldr	r3, [pc, #696]	@ (8008fec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d36:	4aad      	ldr	r2, [pc, #692]	@ (8008fec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008d38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8008d3e:	e011      	b.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008d40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008d44:	3308      	adds	r3, #8
 8008d46:	2102      	movs	r1, #2
 8008d48:	4618      	mov	r0, r3
 8008d4a:	f001 facf 	bl	800a2ec <RCCEx_PLL2_Config>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8008d54:	e006      	b.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008d56:	2301      	movs	r3, #1
 8008d58:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8008d5c:	e002      	b.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8008d5e:	bf00      	nop
 8008d60:	e000      	b.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8008d62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d64:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d10a      	bne.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8008d6c:	4b9f      	ldr	r3, [pc, #636]	@ (8008fec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008d6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d70:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008d74:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008d78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d7a:	4a9c      	ldr	r2, [pc, #624]	@ (8008fec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008d7c:	430b      	orrs	r3, r1
 8008d7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008d80:	e003      	b.n	8008d8a <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d82:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008d86:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008d8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d92:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8008d96:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008da0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8008da4:	460b      	mov	r3, r1
 8008da6:	4313      	orrs	r3, r2
 8008da8:	d051      	beq.n	8008e4e <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8008daa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008dae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008db0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008db4:	d035      	beq.n	8008e22 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8008db6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008dba:	d82e      	bhi.n	8008e1a <HAL_RCCEx_PeriphCLKConfig+0x426>
 8008dbc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008dc0:	d031      	beq.n	8008e26 <HAL_RCCEx_PeriphCLKConfig+0x432>
 8008dc2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008dc6:	d828      	bhi.n	8008e1a <HAL_RCCEx_PeriphCLKConfig+0x426>
 8008dc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008dcc:	d01a      	beq.n	8008e04 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8008dce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008dd2:	d822      	bhi.n	8008e1a <HAL_RCCEx_PeriphCLKConfig+0x426>
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d003      	beq.n	8008de0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8008dd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ddc:	d007      	beq.n	8008dee <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8008dde:	e01c      	b.n	8008e1a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008de0:	4b82      	ldr	r3, [pc, #520]	@ (8008fec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008de4:	4a81      	ldr	r2, [pc, #516]	@ (8008fec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008de6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008dea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008dec:	e01c      	b.n	8008e28 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008dee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008df2:	3308      	adds	r3, #8
 8008df4:	2100      	movs	r1, #0
 8008df6:	4618      	mov	r0, r3
 8008df8:	f001 fa78 	bl	800a2ec <RCCEx_PLL2_Config>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008e02:	e011      	b.n	8008e28 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008e04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008e08:	3328      	adds	r3, #40	@ 0x28
 8008e0a:	2100      	movs	r1, #0
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f001 fb1f 	bl	800a450 <RCCEx_PLL3_Config>
 8008e12:	4603      	mov	r3, r0
 8008e14:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008e18:	e006      	b.n	8008e28 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8008e20:	e002      	b.n	8008e28 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8008e22:	bf00      	nop
 8008e24:	e000      	b.n	8008e28 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8008e26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e28:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d10a      	bne.n	8008e46 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008e30:	4b6e      	ldr	r3, [pc, #440]	@ (8008fec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008e32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e34:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008e38:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008e3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e3e:	4a6b      	ldr	r2, [pc, #428]	@ (8008fec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008e40:	430b      	orrs	r3, r1
 8008e42:	6513      	str	r3, [r2, #80]	@ 0x50
 8008e44:	e003      	b.n	8008e4e <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e46:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008e4a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008e4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e56:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008e5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008e5e:	2300      	movs	r3, #0
 8008e60:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008e64:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008e68:	460b      	mov	r3, r1
 8008e6a:	4313      	orrs	r3, r2
 8008e6c:	d053      	beq.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8008e6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008e72:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008e74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008e78:	d033      	beq.n	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8008e7a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008e7e:	d82c      	bhi.n	8008eda <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8008e80:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008e84:	d02f      	beq.n	8008ee6 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8008e86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008e8a:	d826      	bhi.n	8008eda <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8008e8c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008e90:	d02b      	beq.n	8008eea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008e92:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008e96:	d820      	bhi.n	8008eda <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8008e98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e9c:	d012      	beq.n	8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8008e9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ea2:	d81a      	bhi.n	8008eda <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d022      	beq.n	8008eee <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8008ea8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008eac:	d115      	bne.n	8008eda <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008eae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008eb2:	3308      	adds	r3, #8
 8008eb4:	2101      	movs	r1, #1
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f001 fa18 	bl	800a2ec <RCCEx_PLL2_Config>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008ec2:	e015      	b.n	8008ef0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008ec4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008ec8:	3328      	adds	r3, #40	@ 0x28
 8008eca:	2101      	movs	r1, #1
 8008ecc:	4618      	mov	r0, r3
 8008ece:	f001 fabf 	bl	800a450 <RCCEx_PLL3_Config>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008ed8:	e00a      	b.n	8008ef0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008eda:	2301      	movs	r3, #1
 8008edc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8008ee0:	e006      	b.n	8008ef0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8008ee2:	bf00      	nop
 8008ee4:	e004      	b.n	8008ef0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8008ee6:	bf00      	nop
 8008ee8:	e002      	b.n	8008ef0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8008eea:	bf00      	nop
 8008eec:	e000      	b.n	8008ef0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8008eee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ef0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d10a      	bne.n	8008f0e <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008ef8:	4b3c      	ldr	r3, [pc, #240]	@ (8008fec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008efa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008efc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008f00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008f04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008f06:	4a39      	ldr	r2, [pc, #228]	@ (8008fec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008f08:	430b      	orrs	r3, r1
 8008f0a:	6513      	str	r3, [r2, #80]	@ 0x50
 8008f0c:	e003      	b.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f0e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008f12:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008f16:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f1e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8008f22:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008f26:	2300      	movs	r3, #0
 8008f28:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008f2c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8008f30:	460b      	mov	r3, r1
 8008f32:	4313      	orrs	r3, r2
 8008f34:	d060      	beq.n	8008ff8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008f36:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008f3a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008f3e:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8008f42:	d039      	beq.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8008f44:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8008f48:	d832      	bhi.n	8008fb0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8008f4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008f4e:	d035      	beq.n	8008fbc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8008f50:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008f54:	d82c      	bhi.n	8008fb0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8008f56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f5a:	d031      	beq.n	8008fc0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8008f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f60:	d826      	bhi.n	8008fb0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8008f62:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008f66:	d02d      	beq.n	8008fc4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8008f68:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008f6c:	d820      	bhi.n	8008fb0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8008f6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f72:	d012      	beq.n	8008f9a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8008f74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f78:	d81a      	bhi.n	8008fb0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d024      	beq.n	8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8008f7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f82:	d115      	bne.n	8008fb0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008f84:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008f88:	3308      	adds	r3, #8
 8008f8a:	2101      	movs	r1, #1
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f001 f9ad 	bl	800a2ec <RCCEx_PLL2_Config>
 8008f92:	4603      	mov	r3, r0
 8008f94:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008f98:	e017      	b.n	8008fca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008f9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008f9e:	3328      	adds	r3, #40	@ 0x28
 8008fa0:	2101      	movs	r1, #1
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f001 fa54 	bl	800a450 <RCCEx_PLL3_Config>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008fae:	e00c      	b.n	8008fca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8008fb6:	e008      	b.n	8008fca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008fb8:	bf00      	nop
 8008fba:	e006      	b.n	8008fca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008fbc:	bf00      	nop
 8008fbe:	e004      	b.n	8008fca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008fc0:	bf00      	nop
 8008fc2:	e002      	b.n	8008fca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008fc4:	bf00      	nop
 8008fc6:	e000      	b.n	8008fca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008fc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008fca:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d10e      	bne.n	8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008fd2:	4b06      	ldr	r3, [pc, #24]	@ (8008fec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008fd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fd6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008fda:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008fde:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008fe2:	4a02      	ldr	r2, [pc, #8]	@ (8008fec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008fe4:	430b      	orrs	r3, r1
 8008fe6:	6593      	str	r3, [r2, #88]	@ 0x58
 8008fe8:	e006      	b.n	8008ff8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8008fea:	bf00      	nop
 8008fec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ff0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8008ff4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008ff8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009000:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009004:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009008:	2300      	movs	r3, #0
 800900a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800900e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009012:	460b      	mov	r3, r1
 8009014:	4313      	orrs	r3, r2
 8009016:	d037      	beq.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8009018:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800901c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800901e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009022:	d00e      	beq.n	8009042 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8009024:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009028:	d816      	bhi.n	8009058 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800902a:	2b00      	cmp	r3, #0
 800902c:	d018      	beq.n	8009060 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800902e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009032:	d111      	bne.n	8009058 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009034:	4bc4      	ldr	r3, [pc, #784]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009038:	4ac3      	ldr	r2, [pc, #780]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800903a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800903e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009040:	e00f      	b.n	8009062 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009042:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009046:	3308      	adds	r3, #8
 8009048:	2101      	movs	r1, #1
 800904a:	4618      	mov	r0, r3
 800904c:	f001 f94e 	bl	800a2ec <RCCEx_PLL2_Config>
 8009050:	4603      	mov	r3, r0
 8009052:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009056:	e004      	b.n	8009062 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009058:	2301      	movs	r3, #1
 800905a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800905e:	e000      	b.n	8009062 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8009060:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009062:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009066:	2b00      	cmp	r3, #0
 8009068:	d10a      	bne.n	8009080 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800906a:	4bb7      	ldr	r3, [pc, #732]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800906c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800906e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009072:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009076:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009078:	4ab3      	ldr	r2, [pc, #716]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800907a:	430b      	orrs	r3, r1
 800907c:	6513      	str	r3, [r2, #80]	@ 0x50
 800907e:	e003      	b.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009080:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009084:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009088:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800908c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009090:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009094:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009098:	2300      	movs	r3, #0
 800909a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800909e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80090a2:	460b      	mov	r3, r1
 80090a4:	4313      	orrs	r3, r2
 80090a6:	d039      	beq.n	800911c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80090a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80090ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80090ae:	2b03      	cmp	r3, #3
 80090b0:	d81c      	bhi.n	80090ec <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80090b2:	a201      	add	r2, pc, #4	@ (adr r2, 80090b8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80090b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090b8:	080090f5 	.word	0x080090f5
 80090bc:	080090c9 	.word	0x080090c9
 80090c0:	080090d7 	.word	0x080090d7
 80090c4:	080090f5 	.word	0x080090f5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090c8:	4b9f      	ldr	r3, [pc, #636]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80090ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090cc:	4a9e      	ldr	r2, [pc, #632]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80090ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80090d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80090d4:	e00f      	b.n	80090f6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80090d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80090da:	3308      	adds	r3, #8
 80090dc:	2102      	movs	r1, #2
 80090de:	4618      	mov	r0, r3
 80090e0:	f001 f904 	bl	800a2ec <RCCEx_PLL2_Config>
 80090e4:	4603      	mov	r3, r0
 80090e6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 80090ea:	e004      	b.n	80090f6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80090ec:	2301      	movs	r3, #1
 80090ee:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80090f2:	e000      	b.n	80090f6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80090f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80090f6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d10a      	bne.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80090fe:	4b92      	ldr	r3, [pc, #584]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009102:	f023 0103 	bic.w	r1, r3, #3
 8009106:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800910a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800910c:	4a8e      	ldr	r2, [pc, #568]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800910e:	430b      	orrs	r3, r1
 8009110:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009112:	e003      	b.n	800911c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009114:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009118:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800911c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009124:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009128:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800912c:	2300      	movs	r3, #0
 800912e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009132:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009136:	460b      	mov	r3, r1
 8009138:	4313      	orrs	r3, r2
 800913a:	f000 8099 	beq.w	8009270 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800913e:	4b83      	ldr	r3, [pc, #524]	@ (800934c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	4a82      	ldr	r2, [pc, #520]	@ (800934c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009148:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800914a:	f7f8 fdd1 	bl	8001cf0 <HAL_GetTick>
 800914e:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009152:	e00b      	b.n	800916c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009154:	f7f8 fdcc 	bl	8001cf0 <HAL_GetTick>
 8009158:	4602      	mov	r2, r0
 800915a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800915e:	1ad3      	subs	r3, r2, r3
 8009160:	2b64      	cmp	r3, #100	@ 0x64
 8009162:	d903      	bls.n	800916c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8009164:	2303      	movs	r3, #3
 8009166:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800916a:	e005      	b.n	8009178 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800916c:	4b77      	ldr	r3, [pc, #476]	@ (800934c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009174:	2b00      	cmp	r3, #0
 8009176:	d0ed      	beq.n	8009154 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8009178:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800917c:	2b00      	cmp	r3, #0
 800917e:	d173      	bne.n	8009268 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009180:	4b71      	ldr	r3, [pc, #452]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009182:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009184:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009188:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800918c:	4053      	eors	r3, r2
 800918e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009192:	2b00      	cmp	r3, #0
 8009194:	d015      	beq.n	80091c2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009196:	4b6c      	ldr	r3, [pc, #432]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009198:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800919a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800919e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80091a2:	4b69      	ldr	r3, [pc, #420]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80091a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80091a6:	4a68      	ldr	r2, [pc, #416]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80091a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80091ac:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80091ae:	4b66      	ldr	r3, [pc, #408]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80091b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80091b2:	4a65      	ldr	r2, [pc, #404]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80091b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80091b8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80091ba:	4a63      	ldr	r2, [pc, #396]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80091bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091c0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80091c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80091c6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80091ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80091ce:	d118      	bne.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091d0:	f7f8 fd8e 	bl	8001cf0 <HAL_GetTick>
 80091d4:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80091d8:	e00d      	b.n	80091f6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80091da:	f7f8 fd89 	bl	8001cf0 <HAL_GetTick>
 80091de:	4602      	mov	r2, r0
 80091e0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80091e4:	1ad2      	subs	r2, r2, r3
 80091e6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d903      	bls.n	80091f6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80091ee:	2303      	movs	r3, #3
 80091f0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 80091f4:	e005      	b.n	8009202 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80091f6:	4b54      	ldr	r3, [pc, #336]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80091f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80091fa:	f003 0302 	and.w	r3, r3, #2
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d0eb      	beq.n	80091da <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8009202:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009206:	2b00      	cmp	r3, #0
 8009208:	d129      	bne.n	800925e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800920a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800920e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009212:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009216:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800921a:	d10e      	bne.n	800923a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800921c:	4b4a      	ldr	r3, [pc, #296]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800921e:	691b      	ldr	r3, [r3, #16]
 8009220:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009224:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009228:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800922c:	091a      	lsrs	r2, r3, #4
 800922e:	4b48      	ldr	r3, [pc, #288]	@ (8009350 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8009230:	4013      	ands	r3, r2
 8009232:	4a45      	ldr	r2, [pc, #276]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009234:	430b      	orrs	r3, r1
 8009236:	6113      	str	r3, [r2, #16]
 8009238:	e005      	b.n	8009246 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800923a:	4b43      	ldr	r3, [pc, #268]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	4a42      	ldr	r2, [pc, #264]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009240:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009244:	6113      	str	r3, [r2, #16]
 8009246:	4b40      	ldr	r3, [pc, #256]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009248:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800924a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800924e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009252:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009256:	4a3c      	ldr	r2, [pc, #240]	@ (8009348 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009258:	430b      	orrs	r3, r1
 800925a:	6713      	str	r3, [r2, #112]	@ 0x70
 800925c:	e008      	b.n	8009270 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800925e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009262:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8009266:	e003      	b.n	8009270 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009268:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800926c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009270:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009278:	f002 0301 	and.w	r3, r2, #1
 800927c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009280:	2300      	movs	r3, #0
 8009282:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009286:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800928a:	460b      	mov	r3, r1
 800928c:	4313      	orrs	r3, r2
 800928e:	f000 8090 	beq.w	80093b2 <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009292:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009296:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800929a:	2b28      	cmp	r3, #40	@ 0x28
 800929c:	d870      	bhi.n	8009380 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800929e:	a201      	add	r2, pc, #4	@ (adr r2, 80092a4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80092a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092a4:	08009389 	.word	0x08009389
 80092a8:	08009381 	.word	0x08009381
 80092ac:	08009381 	.word	0x08009381
 80092b0:	08009381 	.word	0x08009381
 80092b4:	08009381 	.word	0x08009381
 80092b8:	08009381 	.word	0x08009381
 80092bc:	08009381 	.word	0x08009381
 80092c0:	08009381 	.word	0x08009381
 80092c4:	08009355 	.word	0x08009355
 80092c8:	08009381 	.word	0x08009381
 80092cc:	08009381 	.word	0x08009381
 80092d0:	08009381 	.word	0x08009381
 80092d4:	08009381 	.word	0x08009381
 80092d8:	08009381 	.word	0x08009381
 80092dc:	08009381 	.word	0x08009381
 80092e0:	08009381 	.word	0x08009381
 80092e4:	0800936b 	.word	0x0800936b
 80092e8:	08009381 	.word	0x08009381
 80092ec:	08009381 	.word	0x08009381
 80092f0:	08009381 	.word	0x08009381
 80092f4:	08009381 	.word	0x08009381
 80092f8:	08009381 	.word	0x08009381
 80092fc:	08009381 	.word	0x08009381
 8009300:	08009381 	.word	0x08009381
 8009304:	08009389 	.word	0x08009389
 8009308:	08009381 	.word	0x08009381
 800930c:	08009381 	.word	0x08009381
 8009310:	08009381 	.word	0x08009381
 8009314:	08009381 	.word	0x08009381
 8009318:	08009381 	.word	0x08009381
 800931c:	08009381 	.word	0x08009381
 8009320:	08009381 	.word	0x08009381
 8009324:	08009389 	.word	0x08009389
 8009328:	08009381 	.word	0x08009381
 800932c:	08009381 	.word	0x08009381
 8009330:	08009381 	.word	0x08009381
 8009334:	08009381 	.word	0x08009381
 8009338:	08009381 	.word	0x08009381
 800933c:	08009381 	.word	0x08009381
 8009340:	08009381 	.word	0x08009381
 8009344:	08009389 	.word	0x08009389
 8009348:	58024400 	.word	0x58024400
 800934c:	58024800 	.word	0x58024800
 8009350:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009354:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009358:	3308      	adds	r3, #8
 800935a:	2101      	movs	r1, #1
 800935c:	4618      	mov	r0, r3
 800935e:	f000 ffc5 	bl	800a2ec <RCCEx_PLL2_Config>
 8009362:	4603      	mov	r3, r0
 8009364:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009368:	e00f      	b.n	800938a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800936a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800936e:	3328      	adds	r3, #40	@ 0x28
 8009370:	2101      	movs	r1, #1
 8009372:	4618      	mov	r0, r3
 8009374:	f001 f86c 	bl	800a450 <RCCEx_PLL3_Config>
 8009378:	4603      	mov	r3, r0
 800937a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800937e:	e004      	b.n	800938a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009380:	2301      	movs	r3, #1
 8009382:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009386:	e000      	b.n	800938a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8009388:	bf00      	nop
    }

    if (ret == HAL_OK)
 800938a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800938e:	2b00      	cmp	r3, #0
 8009390:	d10b      	bne.n	80093aa <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009392:	4bc0      	ldr	r3, [pc, #768]	@ (8009694 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8009394:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009396:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800939a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800939e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80093a2:	4abc      	ldr	r2, [pc, #752]	@ (8009694 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80093a4:	430b      	orrs	r3, r1
 80093a6:	6553      	str	r3, [r2, #84]	@ 0x54
 80093a8:	e003      	b.n	80093b2 <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093aa:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80093ae:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80093b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80093b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ba:	f002 0302 	and.w	r3, r2, #2
 80093be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80093c2:	2300      	movs	r3, #0
 80093c4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80093c8:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80093cc:	460b      	mov	r3, r1
 80093ce:	4313      	orrs	r3, r2
 80093d0:	d043      	beq.n	800945a <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80093d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80093d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093da:	2b05      	cmp	r3, #5
 80093dc:	d824      	bhi.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 80093de:	a201      	add	r2, pc, #4	@ (adr r2, 80093e4 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 80093e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093e4:	08009431 	.word	0x08009431
 80093e8:	080093fd 	.word	0x080093fd
 80093ec:	08009413 	.word	0x08009413
 80093f0:	08009431 	.word	0x08009431
 80093f4:	08009431 	.word	0x08009431
 80093f8:	08009431 	.word	0x08009431
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80093fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009400:	3308      	adds	r3, #8
 8009402:	2101      	movs	r1, #1
 8009404:	4618      	mov	r0, r3
 8009406:	f000 ff71 	bl	800a2ec <RCCEx_PLL2_Config>
 800940a:	4603      	mov	r3, r0
 800940c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009410:	e00f      	b.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009412:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009416:	3328      	adds	r3, #40	@ 0x28
 8009418:	2101      	movs	r1, #1
 800941a:	4618      	mov	r0, r3
 800941c:	f001 f818 	bl	800a450 <RCCEx_PLL3_Config>
 8009420:	4603      	mov	r3, r0
 8009422:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009426:	e004      	b.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009428:	2301      	movs	r3, #1
 800942a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800942e:	e000      	b.n	8009432 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 8009430:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009432:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009436:	2b00      	cmp	r3, #0
 8009438:	d10b      	bne.n	8009452 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800943a:	4b96      	ldr	r3, [pc, #600]	@ (8009694 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800943c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800943e:	f023 0107 	bic.w	r1, r3, #7
 8009442:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009446:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800944a:	4a92      	ldr	r2, [pc, #584]	@ (8009694 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800944c:	430b      	orrs	r3, r1
 800944e:	6553      	str	r3, [r2, #84]	@ 0x54
 8009450:	e003      	b.n	800945a <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009452:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009456:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800945a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800945e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009462:	f002 0304 	and.w	r3, r2, #4
 8009466:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800946a:	2300      	movs	r3, #0
 800946c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009470:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009474:	460b      	mov	r3, r1
 8009476:	4313      	orrs	r3, r2
 8009478:	d043      	beq.n	8009502 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800947a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800947e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009482:	2b05      	cmp	r3, #5
 8009484:	d824      	bhi.n	80094d0 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8009486:	a201      	add	r2, pc, #4	@ (adr r2, 800948c <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 8009488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800948c:	080094d9 	.word	0x080094d9
 8009490:	080094a5 	.word	0x080094a5
 8009494:	080094bb 	.word	0x080094bb
 8009498:	080094d9 	.word	0x080094d9
 800949c:	080094d9 	.word	0x080094d9
 80094a0:	080094d9 	.word	0x080094d9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80094a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80094a8:	3308      	adds	r3, #8
 80094aa:	2101      	movs	r1, #1
 80094ac:	4618      	mov	r0, r3
 80094ae:	f000 ff1d 	bl	800a2ec <RCCEx_PLL2_Config>
 80094b2:	4603      	mov	r3, r0
 80094b4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80094b8:	e00f      	b.n	80094da <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80094ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80094be:	3328      	adds	r3, #40	@ 0x28
 80094c0:	2101      	movs	r1, #1
 80094c2:	4618      	mov	r0, r3
 80094c4:	f000 ffc4 	bl	800a450 <RCCEx_PLL3_Config>
 80094c8:	4603      	mov	r3, r0
 80094ca:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80094ce:	e004      	b.n	80094da <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80094d0:	2301      	movs	r3, #1
 80094d2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80094d6:	e000      	b.n	80094da <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 80094d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80094da:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d10b      	bne.n	80094fa <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80094e2:	4b6c      	ldr	r3, [pc, #432]	@ (8009694 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80094e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094e6:	f023 0107 	bic.w	r1, r3, #7
 80094ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80094ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80094f2:	4a68      	ldr	r2, [pc, #416]	@ (8009694 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80094f4:	430b      	orrs	r3, r1
 80094f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80094f8:	e003      	b.n	8009502 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094fa:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80094fe:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009502:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800950a:	f002 0320 	and.w	r3, r2, #32
 800950e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009512:	2300      	movs	r3, #0
 8009514:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009518:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800951c:	460b      	mov	r3, r1
 800951e:	4313      	orrs	r3, r2
 8009520:	d055      	beq.n	80095ce <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009522:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009526:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800952a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800952e:	d033      	beq.n	8009598 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8009530:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009534:	d82c      	bhi.n	8009590 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8009536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800953a:	d02f      	beq.n	800959c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800953c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009540:	d826      	bhi.n	8009590 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8009542:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009546:	d02b      	beq.n	80095a0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8009548:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800954c:	d820      	bhi.n	8009590 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800954e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009552:	d012      	beq.n	800957a <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8009554:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009558:	d81a      	bhi.n	8009590 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800955a:	2b00      	cmp	r3, #0
 800955c:	d022      	beq.n	80095a4 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 800955e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009562:	d115      	bne.n	8009590 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009564:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009568:	3308      	adds	r3, #8
 800956a:	2100      	movs	r1, #0
 800956c:	4618      	mov	r0, r3
 800956e:	f000 febd 	bl	800a2ec <RCCEx_PLL2_Config>
 8009572:	4603      	mov	r3, r0
 8009574:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009578:	e015      	b.n	80095a6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800957a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800957e:	3328      	adds	r3, #40	@ 0x28
 8009580:	2102      	movs	r1, #2
 8009582:	4618      	mov	r0, r3
 8009584:	f000 ff64 	bl	800a450 <RCCEx_PLL3_Config>
 8009588:	4603      	mov	r3, r0
 800958a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800958e:	e00a      	b.n	80095a6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009590:	2301      	movs	r3, #1
 8009592:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009596:	e006      	b.n	80095a6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8009598:	bf00      	nop
 800959a:	e004      	b.n	80095a6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800959c:	bf00      	nop
 800959e:	e002      	b.n	80095a6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80095a0:	bf00      	nop
 80095a2:	e000      	b.n	80095a6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80095a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80095a6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d10b      	bne.n	80095c6 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80095ae:	4b39      	ldr	r3, [pc, #228]	@ (8009694 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80095b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095b2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80095b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80095ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80095be:	4a35      	ldr	r2, [pc, #212]	@ (8009694 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80095c0:	430b      	orrs	r3, r1
 80095c2:	6553      	str	r3, [r2, #84]	@ 0x54
 80095c4:	e003      	b.n	80095ce <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095c6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80095ca:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80095ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80095d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80095da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80095de:	2300      	movs	r3, #0
 80095e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80095e4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80095e8:	460b      	mov	r3, r1
 80095ea:	4313      	orrs	r3, r2
 80095ec:	d058      	beq.n	80096a0 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80095ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80095f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80095f6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80095fa:	d033      	beq.n	8009664 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80095fc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009600:	d82c      	bhi.n	800965c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8009602:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009606:	d02f      	beq.n	8009668 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8009608:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800960c:	d826      	bhi.n	800965c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800960e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009612:	d02b      	beq.n	800966c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8009614:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009618:	d820      	bhi.n	800965c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800961a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800961e:	d012      	beq.n	8009646 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 8009620:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009624:	d81a      	bhi.n	800965c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8009626:	2b00      	cmp	r3, #0
 8009628:	d022      	beq.n	8009670 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 800962a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800962e:	d115      	bne.n	800965c <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009630:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009634:	3308      	adds	r3, #8
 8009636:	2100      	movs	r1, #0
 8009638:	4618      	mov	r0, r3
 800963a:	f000 fe57 	bl	800a2ec <RCCEx_PLL2_Config>
 800963e:	4603      	mov	r3, r0
 8009640:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009644:	e015      	b.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009646:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800964a:	3328      	adds	r3, #40	@ 0x28
 800964c:	2102      	movs	r1, #2
 800964e:	4618      	mov	r0, r3
 8009650:	f000 fefe 	bl	800a450 <RCCEx_PLL3_Config>
 8009654:	4603      	mov	r3, r0
 8009656:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800965a:	e00a      	b.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800965c:	2301      	movs	r3, #1
 800965e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009662:	e006      	b.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8009664:	bf00      	nop
 8009666:	e004      	b.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8009668:	bf00      	nop
 800966a:	e002      	b.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800966c:	bf00      	nop
 800966e:	e000      	b.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8009670:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009672:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009676:	2b00      	cmp	r3, #0
 8009678:	d10e      	bne.n	8009698 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800967a:	4b06      	ldr	r3, [pc, #24]	@ (8009694 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800967c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800967e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8009682:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009686:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800968a:	4a02      	ldr	r2, [pc, #8]	@ (8009694 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800968c:	430b      	orrs	r3, r1
 800968e:	6593      	str	r3, [r2, #88]	@ 0x58
 8009690:	e006      	b.n	80096a0 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 8009692:	bf00      	nop
 8009694:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009698:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800969c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80096a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80096a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096a8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80096ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80096b0:	2300      	movs	r3, #0
 80096b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80096b6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80096ba:	460b      	mov	r3, r1
 80096bc:	4313      	orrs	r3, r2
 80096be:	d055      	beq.n	800976c <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80096c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80096c4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80096c8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80096cc:	d033      	beq.n	8009736 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80096ce:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80096d2:	d82c      	bhi.n	800972e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80096d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096d8:	d02f      	beq.n	800973a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80096da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096de:	d826      	bhi.n	800972e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80096e0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80096e4:	d02b      	beq.n	800973e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80096e6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80096ea:	d820      	bhi.n	800972e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80096ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80096f0:	d012      	beq.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 80096f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80096f6:	d81a      	bhi.n	800972e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d022      	beq.n	8009742 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 80096fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009700:	d115      	bne.n	800972e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009702:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009706:	3308      	adds	r3, #8
 8009708:	2100      	movs	r1, #0
 800970a:	4618      	mov	r0, r3
 800970c:	f000 fdee 	bl	800a2ec <RCCEx_PLL2_Config>
 8009710:	4603      	mov	r3, r0
 8009712:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009716:	e015      	b.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009718:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800971c:	3328      	adds	r3, #40	@ 0x28
 800971e:	2102      	movs	r1, #2
 8009720:	4618      	mov	r0, r3
 8009722:	f000 fe95 	bl	800a450 <RCCEx_PLL3_Config>
 8009726:	4603      	mov	r3, r0
 8009728:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800972c:	e00a      	b.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800972e:	2301      	movs	r3, #1
 8009730:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009734:	e006      	b.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8009736:	bf00      	nop
 8009738:	e004      	b.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800973a:	bf00      	nop
 800973c:	e002      	b.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800973e:	bf00      	nop
 8009740:	e000      	b.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8009742:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009744:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009748:	2b00      	cmp	r3, #0
 800974a:	d10b      	bne.n	8009764 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800974c:	4ba1      	ldr	r3, [pc, #644]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800974e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009750:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009754:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009758:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800975c:	4a9d      	ldr	r2, [pc, #628]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800975e:	430b      	orrs	r3, r1
 8009760:	6593      	str	r3, [r2, #88]	@ 0x58
 8009762:	e003      	b.n	800976c <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009764:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009768:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800976c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009774:	f002 0308 	and.w	r3, r2, #8
 8009778:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800977c:	2300      	movs	r3, #0
 800977e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009782:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009786:	460b      	mov	r3, r1
 8009788:	4313      	orrs	r3, r2
 800978a:	d01e      	beq.n	80097ca <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800978c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009790:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009794:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009798:	d10c      	bne.n	80097b4 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800979a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800979e:	3328      	adds	r3, #40	@ 0x28
 80097a0:	2102      	movs	r1, #2
 80097a2:	4618      	mov	r0, r3
 80097a4:	f000 fe54 	bl	800a450 <RCCEx_PLL3_Config>
 80097a8:	4603      	mov	r3, r0
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d002      	beq.n	80097b4 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 80097ae:	2301      	movs	r3, #1
 80097b0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80097b4:	4b87      	ldr	r3, [pc, #540]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80097b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097b8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80097bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80097c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80097c4:	4a83      	ldr	r2, [pc, #524]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80097c6:	430b      	orrs	r3, r1
 80097c8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80097ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80097ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d2:	f002 0310 	and.w	r3, r2, #16
 80097d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80097da:	2300      	movs	r3, #0
 80097dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80097e0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80097e4:	460b      	mov	r3, r1
 80097e6:	4313      	orrs	r3, r2
 80097e8:	d01e      	beq.n	8009828 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80097ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80097ee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80097f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80097f6:	d10c      	bne.n	8009812 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80097f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80097fc:	3328      	adds	r3, #40	@ 0x28
 80097fe:	2102      	movs	r1, #2
 8009800:	4618      	mov	r0, r3
 8009802:	f000 fe25 	bl	800a450 <RCCEx_PLL3_Config>
 8009806:	4603      	mov	r3, r0
 8009808:	2b00      	cmp	r3, #0
 800980a:	d002      	beq.n	8009812 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 800980c:	2301      	movs	r3, #1
 800980e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009812:	4b70      	ldr	r3, [pc, #448]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009816:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800981a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800981e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009822:	4a6c      	ldr	r2, [pc, #432]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009824:	430b      	orrs	r3, r1
 8009826:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009828:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800982c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009830:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009834:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009838:	2300      	movs	r3, #0
 800983a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800983e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009842:	460b      	mov	r3, r1
 8009844:	4313      	orrs	r3, r2
 8009846:	d03e      	beq.n	80098c6 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009848:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800984c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009850:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009854:	d022      	beq.n	800989c <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8009856:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800985a:	d81b      	bhi.n	8009894 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800985c:	2b00      	cmp	r3, #0
 800985e:	d003      	beq.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8009860:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009864:	d00b      	beq.n	800987e <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 8009866:	e015      	b.n	8009894 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009868:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800986c:	3308      	adds	r3, #8
 800986e:	2100      	movs	r1, #0
 8009870:	4618      	mov	r0, r3
 8009872:	f000 fd3b 	bl	800a2ec <RCCEx_PLL2_Config>
 8009876:	4603      	mov	r3, r0
 8009878:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800987c:	e00f      	b.n	800989e <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800987e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009882:	3328      	adds	r3, #40	@ 0x28
 8009884:	2102      	movs	r1, #2
 8009886:	4618      	mov	r0, r3
 8009888:	f000 fde2 	bl	800a450 <RCCEx_PLL3_Config>
 800988c:	4603      	mov	r3, r0
 800988e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009892:	e004      	b.n	800989e <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009894:	2301      	movs	r3, #1
 8009896:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800989a:	e000      	b.n	800989e <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 800989c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800989e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d10b      	bne.n	80098be <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80098a6:	4b4b      	ldr	r3, [pc, #300]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80098a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098aa:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80098ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80098b2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80098b6:	4a47      	ldr	r2, [pc, #284]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80098b8:	430b      	orrs	r3, r1
 80098ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80098bc:	e003      	b.n	80098c6 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098be:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80098c2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80098c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80098ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ce:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80098d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80098d4:	2300      	movs	r3, #0
 80098d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80098d8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80098dc:	460b      	mov	r3, r1
 80098de:	4313      	orrs	r3, r2
 80098e0:	d03b      	beq.n	800995a <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80098e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80098e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80098ee:	d01f      	beq.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 80098f0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80098f4:	d818      	bhi.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80098f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80098fa:	d003      	beq.n	8009904 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 80098fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009900:	d007      	beq.n	8009912 <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 8009902:	e011      	b.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009904:	4b33      	ldr	r3, [pc, #204]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8009906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009908:	4a32      	ldr	r2, [pc, #200]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800990a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800990e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009910:	e00f      	b.n	8009932 <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009912:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009916:	3328      	adds	r3, #40	@ 0x28
 8009918:	2101      	movs	r1, #1
 800991a:	4618      	mov	r0, r3
 800991c:	f000 fd98 	bl	800a450 <RCCEx_PLL3_Config>
 8009920:	4603      	mov	r3, r0
 8009922:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 8009926:	e004      	b.n	8009932 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009928:	2301      	movs	r3, #1
 800992a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800992e:	e000      	b.n	8009932 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8009930:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009932:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009936:	2b00      	cmp	r3, #0
 8009938:	d10b      	bne.n	8009952 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800993a:	4b26      	ldr	r3, [pc, #152]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800993c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800993e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009942:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800994a:	4a22      	ldr	r2, [pc, #136]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800994c:	430b      	orrs	r3, r1
 800994e:	6553      	str	r3, [r2, #84]	@ 0x54
 8009950:	e003      	b.n	800995a <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009952:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009956:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800995a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800995e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009962:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009966:	673b      	str	r3, [r7, #112]	@ 0x70
 8009968:	2300      	movs	r3, #0
 800996a:	677b      	str	r3, [r7, #116]	@ 0x74
 800996c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009970:	460b      	mov	r3, r1
 8009972:	4313      	orrs	r3, r2
 8009974:	d034      	beq.n	80099e0 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009976:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800997a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800997c:	2b00      	cmp	r3, #0
 800997e:	d003      	beq.n	8009988 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8009980:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009984:	d007      	beq.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8009986:	e011      	b.n	80099ac <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009988:	4b12      	ldr	r3, [pc, #72]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800998a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800998c:	4a11      	ldr	r2, [pc, #68]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800998e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009992:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009994:	e00e      	b.n	80099b4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009996:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800999a:	3308      	adds	r3, #8
 800999c:	2102      	movs	r1, #2
 800999e:	4618      	mov	r0, r3
 80099a0:	f000 fca4 	bl	800a2ec <RCCEx_PLL2_Config>
 80099a4:	4603      	mov	r3, r0
 80099a6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80099aa:	e003      	b.n	80099b4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 80099ac:	2301      	movs	r3, #1
 80099ae:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80099b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099b4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d10d      	bne.n	80099d8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80099bc:	4b05      	ldr	r3, [pc, #20]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80099be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099c0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80099c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80099c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099ca:	4a02      	ldr	r2, [pc, #8]	@ (80099d4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80099cc:	430b      	orrs	r3, r1
 80099ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80099d0:	e006      	b.n	80099e0 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 80099d2:	bf00      	nop
 80099d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099d8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80099dc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80099e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80099e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80099ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80099ee:	2300      	movs	r3, #0
 80099f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80099f2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80099f6:	460b      	mov	r3, r1
 80099f8:	4313      	orrs	r3, r2
 80099fa:	d00c      	beq.n	8009a16 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80099fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a00:	3328      	adds	r3, #40	@ 0x28
 8009a02:	2102      	movs	r1, #2
 8009a04:	4618      	mov	r0, r3
 8009a06:	f000 fd23 	bl	800a450 <RCCEx_PLL3_Config>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d002      	beq.n	8009a16 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8009a10:	2301      	movs	r3, #1
 8009a12:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009a16:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009a22:	663b      	str	r3, [r7, #96]	@ 0x60
 8009a24:	2300      	movs	r3, #0
 8009a26:	667b      	str	r3, [r7, #100]	@ 0x64
 8009a28:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009a2c:	460b      	mov	r3, r1
 8009a2e:	4313      	orrs	r3, r2
 8009a30:	d038      	beq.n	8009aa4 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009a32:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009a3e:	d018      	beq.n	8009a72 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8009a40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009a44:	d811      	bhi.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8009a46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a4a:	d014      	beq.n	8009a76 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8009a4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a50:	d80b      	bhi.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d011      	beq.n	8009a7a <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8009a56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a5a:	d106      	bne.n	8009a6a <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009a5c:	4bc3      	ldr	r3, [pc, #780]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a60:	4ac2      	ldr	r2, [pc, #776]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009a62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009a66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009a68:	e008      	b.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8009a70:	e004      	b.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8009a72:	bf00      	nop
 8009a74:	e002      	b.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8009a76:	bf00      	nop
 8009a78:	e000      	b.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8009a7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a7c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d10b      	bne.n	8009a9c <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009a84:	4bb9      	ldr	r3, [pc, #740]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a88:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009a8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a94:	4ab5      	ldr	r2, [pc, #724]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009a96:	430b      	orrs	r3, r1
 8009a98:	6553      	str	r3, [r2, #84]	@ 0x54
 8009a9a:	e003      	b.n	8009aa4 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a9c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009aa0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009aa4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aac:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009ab0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009ab6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8009aba:	460b      	mov	r3, r1
 8009abc:	4313      	orrs	r3, r2
 8009abe:	d009      	beq.n	8009ad4 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009ac0:	4baa      	ldr	r3, [pc, #680]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009ac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ac4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009ac8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009acc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009ace:	4aa7      	ldr	r2, [pc, #668]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009ad0:	430b      	orrs	r3, r1
 8009ad2:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009ad4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009adc:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009ae0:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	657b      	str	r3, [r7, #84]	@ 0x54
 8009ae6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8009aea:	460b      	mov	r3, r1
 8009aec:	4313      	orrs	r3, r2
 8009aee:	d009      	beq.n	8009b04 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009af0:	4b9e      	ldr	r3, [pc, #632]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009af2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009af4:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8009af8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009afe:	4a9b      	ldr	r2, [pc, #620]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009b00:	430b      	orrs	r3, r1
 8009b02:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8009b04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b0c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8009b10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b12:	2300      	movs	r3, #0
 8009b14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b16:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009b1a:	460b      	mov	r3, r1
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	d009      	beq.n	8009b34 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8009b20:	4b92      	ldr	r3, [pc, #584]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b24:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 8009b28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b2e:	4a8f      	ldr	r2, [pc, #572]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009b30:	430b      	orrs	r3, r1
 8009b32:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009b34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b3c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8009b40:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b42:	2300      	movs	r3, #0
 8009b44:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b46:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009b4a:	460b      	mov	r3, r1
 8009b4c:	4313      	orrs	r3, r2
 8009b4e:	d00e      	beq.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009b50:	4b86      	ldr	r3, [pc, #536]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009b52:	691b      	ldr	r3, [r3, #16]
 8009b54:	4a85      	ldr	r2, [pc, #532]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009b56:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009b5a:	6113      	str	r3, [r2, #16]
 8009b5c:	4b83      	ldr	r3, [pc, #524]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009b5e:	6919      	ldr	r1, [r3, #16]
 8009b60:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b64:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009b68:	4a80      	ldr	r2, [pc, #512]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009b6a:	430b      	orrs	r3, r1
 8009b6c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009b6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b76:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009b7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b80:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009b84:	460b      	mov	r3, r1
 8009b86:	4313      	orrs	r3, r2
 8009b88:	d009      	beq.n	8009b9e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009b8a:	4b78      	ldr	r3, [pc, #480]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b8e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009b92:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009b96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b98:	4a74      	ldr	r2, [pc, #464]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009b9a:	430b      	orrs	r3, r1
 8009b9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009b9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba6:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8009baa:	633b      	str	r3, [r7, #48]	@ 0x30
 8009bac:	2300      	movs	r3, #0
 8009bae:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bb0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009bb4:	460b      	mov	r3, r1
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	d00a      	beq.n	8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009bba:	4b6c      	ldr	r3, [pc, #432]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bbe:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8009bc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009bc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009bca:	4a68      	ldr	r2, [pc, #416]	@ (8009d6c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8009bcc:	430b      	orrs	r3, r1
 8009bce:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009bd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd8:	2100      	movs	r1, #0
 8009bda:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009bdc:	f003 0301 	and.w	r3, r3, #1
 8009be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009be2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009be6:	460b      	mov	r3, r1
 8009be8:	4313      	orrs	r3, r2
 8009bea:	d011      	beq.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009bec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009bf0:	3308      	adds	r3, #8
 8009bf2:	2100      	movs	r1, #0
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	f000 fb79 	bl	800a2ec <RCCEx_PLL2_Config>
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8009c00:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d003      	beq.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c08:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009c0c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8009c10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c18:	2100      	movs	r1, #0
 8009c1a:	6239      	str	r1, [r7, #32]
 8009c1c:	f003 0302 	and.w	r3, r3, #2
 8009c20:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c22:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009c26:	460b      	mov	r3, r1
 8009c28:	4313      	orrs	r3, r2
 8009c2a:	d011      	beq.n	8009c50 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009c2c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009c30:	3308      	adds	r3, #8
 8009c32:	2101      	movs	r1, #1
 8009c34:	4618      	mov	r0, r3
 8009c36:	f000 fb59 	bl	800a2ec <RCCEx_PLL2_Config>
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8009c40:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d003      	beq.n	8009c50 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c48:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009c4c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8009c50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c58:	2100      	movs	r1, #0
 8009c5a:	61b9      	str	r1, [r7, #24]
 8009c5c:	f003 0304 	and.w	r3, r3, #4
 8009c60:	61fb      	str	r3, [r7, #28]
 8009c62:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009c66:	460b      	mov	r3, r1
 8009c68:	4313      	orrs	r3, r2
 8009c6a:	d011      	beq.n	8009c90 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009c6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009c70:	3308      	adds	r3, #8
 8009c72:	2102      	movs	r1, #2
 8009c74:	4618      	mov	r0, r3
 8009c76:	f000 fb39 	bl	800a2ec <RCCEx_PLL2_Config>
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8009c80:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d003      	beq.n	8009c90 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c88:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009c8c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009c90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c98:	2100      	movs	r1, #0
 8009c9a:	6139      	str	r1, [r7, #16]
 8009c9c:	f003 0308 	and.w	r3, r3, #8
 8009ca0:	617b      	str	r3, [r7, #20]
 8009ca2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009ca6:	460b      	mov	r3, r1
 8009ca8:	4313      	orrs	r3, r2
 8009caa:	d011      	beq.n	8009cd0 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009cac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009cb0:	3328      	adds	r3, #40	@ 0x28
 8009cb2:	2100      	movs	r1, #0
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	f000 fbcb 	bl	800a450 <RCCEx_PLL3_Config>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 8009cc0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d003      	beq.n	8009cd0 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009cc8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009ccc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009cd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd8:	2100      	movs	r1, #0
 8009cda:	60b9      	str	r1, [r7, #8]
 8009cdc:	f003 0310 	and.w	r3, r3, #16
 8009ce0:	60fb      	str	r3, [r7, #12]
 8009ce2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009ce6:	460b      	mov	r3, r1
 8009ce8:	4313      	orrs	r3, r2
 8009cea:	d011      	beq.n	8009d10 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009cec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009cf0:	3328      	adds	r3, #40	@ 0x28
 8009cf2:	2101      	movs	r1, #1
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f000 fbab 	bl	800a450 <RCCEx_PLL3_Config>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8009d00:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d003      	beq.n	8009d10 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d08:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009d0c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8009d10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d18:	2100      	movs	r1, #0
 8009d1a:	6039      	str	r1, [r7, #0]
 8009d1c:	f003 0320 	and.w	r3, r3, #32
 8009d20:	607b      	str	r3, [r7, #4]
 8009d22:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009d26:	460b      	mov	r3, r1
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	d011      	beq.n	8009d50 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009d2c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009d30:	3328      	adds	r3, #40	@ 0x28
 8009d32:	2102      	movs	r1, #2
 8009d34:	4618      	mov	r0, r3
 8009d36:	f000 fb8b 	bl	800a450 <RCCEx_PLL3_Config>
 8009d3a:	4603      	mov	r3, r0
 8009d3c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8009d40:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d003      	beq.n	8009d50 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d48:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8009d4c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 8009d50:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d101      	bne.n	8009d5c <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	e000      	b.n	8009d5e <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8009d5c:	2301      	movs	r3, #1
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8009d64:	46bd      	mov	sp, r7
 8009d66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009d6a:	bf00      	nop
 8009d6c:	58024400 	.word	0x58024400

08009d70 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8009d74:	f7fe fda0 	bl	80088b8 <HAL_RCC_GetHCLKFreq>
 8009d78:	4602      	mov	r2, r0
 8009d7a:	4b06      	ldr	r3, [pc, #24]	@ (8009d94 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009d7c:	6a1b      	ldr	r3, [r3, #32]
 8009d7e:	091b      	lsrs	r3, r3, #4
 8009d80:	f003 0307 	and.w	r3, r3, #7
 8009d84:	4904      	ldr	r1, [pc, #16]	@ (8009d98 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009d86:	5ccb      	ldrb	r3, [r1, r3]
 8009d88:	f003 031f 	and.w	r3, r3, #31
 8009d8c:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	bd80      	pop	{r7, pc}
 8009d94:	58024400 	.word	0x58024400
 8009d98:	08014034 	.word	0x08014034

08009d9c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b089      	sub	sp, #36	@ 0x24
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009da4:	4ba1      	ldr	r3, [pc, #644]	@ (800a02c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009da8:	f003 0303 	and.w	r3, r3, #3
 8009dac:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8009dae:	4b9f      	ldr	r3, [pc, #636]	@ (800a02c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009db2:	0b1b      	lsrs	r3, r3, #12
 8009db4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009db8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009dba:	4b9c      	ldr	r3, [pc, #624]	@ (800a02c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dbe:	091b      	lsrs	r3, r3, #4
 8009dc0:	f003 0301 	and.w	r3, r3, #1
 8009dc4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8009dc6:	4b99      	ldr	r3, [pc, #612]	@ (800a02c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dca:	08db      	lsrs	r3, r3, #3
 8009dcc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009dd0:	693a      	ldr	r2, [r7, #16]
 8009dd2:	fb02 f303 	mul.w	r3, r2, r3
 8009dd6:	ee07 3a90 	vmov	s15, r3
 8009dda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009dde:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009de2:	697b      	ldr	r3, [r7, #20]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	f000 8111 	beq.w	800a00c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009dea:	69bb      	ldr	r3, [r7, #24]
 8009dec:	2b02      	cmp	r3, #2
 8009dee:	f000 8083 	beq.w	8009ef8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009df2:	69bb      	ldr	r3, [r7, #24]
 8009df4:	2b02      	cmp	r3, #2
 8009df6:	f200 80a1 	bhi.w	8009f3c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009dfa:	69bb      	ldr	r3, [r7, #24]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d003      	beq.n	8009e08 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009e00:	69bb      	ldr	r3, [r7, #24]
 8009e02:	2b01      	cmp	r3, #1
 8009e04:	d056      	beq.n	8009eb4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009e06:	e099      	b.n	8009f3c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009e08:	4b88      	ldr	r3, [pc, #544]	@ (800a02c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f003 0320 	and.w	r3, r3, #32
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d02d      	beq.n	8009e70 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009e14:	4b85      	ldr	r3, [pc, #532]	@ (800a02c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	08db      	lsrs	r3, r3, #3
 8009e1a:	f003 0303 	and.w	r3, r3, #3
 8009e1e:	4a84      	ldr	r2, [pc, #528]	@ (800a030 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009e20:	fa22 f303 	lsr.w	r3, r2, r3
 8009e24:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009e26:	68bb      	ldr	r3, [r7, #8]
 8009e28:	ee07 3a90 	vmov	s15, r3
 8009e2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	ee07 3a90 	vmov	s15, r3
 8009e36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e3e:	4b7b      	ldr	r3, [pc, #492]	@ (800a02c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009e40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e46:	ee07 3a90 	vmov	s15, r3
 8009e4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e4e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e52:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a034 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009e56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e6a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009e6e:	e087      	b.n	8009f80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	ee07 3a90 	vmov	s15, r3
 8009e76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e7a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a038 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009e7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e82:	4b6a      	ldr	r3, [pc, #424]	@ (800a02c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e8a:	ee07 3a90 	vmov	s15, r3
 8009e8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e92:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e96:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a034 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009e9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ea2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009ea6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009eaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009eae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009eb2:	e065      	b.n	8009f80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009eb4:	697b      	ldr	r3, [r7, #20]
 8009eb6:	ee07 3a90 	vmov	s15, r3
 8009eba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ebe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a03c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009ec2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ec6:	4b59      	ldr	r3, [pc, #356]	@ (800a02c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ece:	ee07 3a90 	vmov	s15, r3
 8009ed2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ed6:	ed97 6a03 	vldr	s12, [r7, #12]
 8009eda:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a034 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009ede:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ee2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ee6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009eea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009eee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ef2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009ef6:	e043      	b.n	8009f80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	ee07 3a90 	vmov	s15, r3
 8009efe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f02:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a040 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009f06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f0a:	4b48      	ldr	r3, [pc, #288]	@ (800a02c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f12:	ee07 3a90 	vmov	s15, r3
 8009f16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f1e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a034 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009f22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009f3a:	e021      	b.n	8009f80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	ee07 3a90 	vmov	s15, r3
 8009f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f46:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a03c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009f4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f4e:	4b37      	ldr	r3, [pc, #220]	@ (800a02c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f56:	ee07 3a90 	vmov	s15, r3
 8009f5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f62:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a034 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009f66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009f7e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009f80:	4b2a      	ldr	r3, [pc, #168]	@ (800a02c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f84:	0a5b      	lsrs	r3, r3, #9
 8009f86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f8a:	ee07 3a90 	vmov	s15, r3
 8009f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f96:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f9a:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009fa2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009fa6:	ee17 2a90 	vmov	r2, s15
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009fae:	4b1f      	ldr	r3, [pc, #124]	@ (800a02c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fb2:	0c1b      	lsrs	r3, r3, #16
 8009fb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009fb8:	ee07 3a90 	vmov	s15, r3
 8009fbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fc0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009fc4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009fc8:	edd7 6a07 	vldr	s13, [r7, #28]
 8009fcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009fd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009fd4:	ee17 2a90 	vmov	r2, s15
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009fdc:	4b13      	ldr	r3, [pc, #76]	@ (800a02c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fe0:	0e1b      	lsrs	r3, r3, #24
 8009fe2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009fe6:	ee07 3a90 	vmov	s15, r3
 8009fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009ff2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009ff6:	edd7 6a07 	vldr	s13, [r7, #28]
 8009ffa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ffe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a002:	ee17 2a90 	vmov	r2, s15
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800a00a:	e008      	b.n	800a01e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2200      	movs	r2, #0
 800a010:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2200      	movs	r2, #0
 800a016:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2200      	movs	r2, #0
 800a01c:	609a      	str	r2, [r3, #8]
}
 800a01e:	bf00      	nop
 800a020:	3724      	adds	r7, #36	@ 0x24
 800a022:	46bd      	mov	sp, r7
 800a024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a028:	4770      	bx	lr
 800a02a:	bf00      	nop
 800a02c:	58024400 	.word	0x58024400
 800a030:	03d09000 	.word	0x03d09000
 800a034:	46000000 	.word	0x46000000
 800a038:	4c742400 	.word	0x4c742400
 800a03c:	4a742400 	.word	0x4a742400
 800a040:	4bb71b00 	.word	0x4bb71b00

0800a044 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800a044:	b480      	push	{r7}
 800a046:	b089      	sub	sp, #36	@ 0x24
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a04c:	4ba1      	ldr	r3, [pc, #644]	@ (800a2d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a04e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a050:	f003 0303 	and.w	r3, r3, #3
 800a054:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a056:	4b9f      	ldr	r3, [pc, #636]	@ (800a2d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a05a:	0d1b      	lsrs	r3, r3, #20
 800a05c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a060:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a062:	4b9c      	ldr	r3, [pc, #624]	@ (800a2d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a066:	0a1b      	lsrs	r3, r3, #8
 800a068:	f003 0301 	and.w	r3, r3, #1
 800a06c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a06e:	4b99      	ldr	r3, [pc, #612]	@ (800a2d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a072:	08db      	lsrs	r3, r3, #3
 800a074:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a078:	693a      	ldr	r2, [r7, #16]
 800a07a:	fb02 f303 	mul.w	r3, r2, r3
 800a07e:	ee07 3a90 	vmov	s15, r3
 800a082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a086:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800a08a:	697b      	ldr	r3, [r7, #20]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	f000 8111 	beq.w	800a2b4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800a092:	69bb      	ldr	r3, [r7, #24]
 800a094:	2b02      	cmp	r3, #2
 800a096:	f000 8083 	beq.w	800a1a0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800a09a:	69bb      	ldr	r3, [r7, #24]
 800a09c:	2b02      	cmp	r3, #2
 800a09e:	f200 80a1 	bhi.w	800a1e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800a0a2:	69bb      	ldr	r3, [r7, #24]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d003      	beq.n	800a0b0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800a0a8:	69bb      	ldr	r3, [r7, #24]
 800a0aa:	2b01      	cmp	r3, #1
 800a0ac:	d056      	beq.n	800a15c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800a0ae:	e099      	b.n	800a1e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a0b0:	4b88      	ldr	r3, [pc, #544]	@ (800a2d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	f003 0320 	and.w	r3, r3, #32
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d02d      	beq.n	800a118 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a0bc:	4b85      	ldr	r3, [pc, #532]	@ (800a2d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	08db      	lsrs	r3, r3, #3
 800a0c2:	f003 0303 	and.w	r3, r3, #3
 800a0c6:	4a84      	ldr	r2, [pc, #528]	@ (800a2d8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800a0c8:	fa22 f303 	lsr.w	r3, r2, r3
 800a0cc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	ee07 3a90 	vmov	s15, r3
 800a0d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	ee07 3a90 	vmov	s15, r3
 800a0de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0e6:	4b7b      	ldr	r3, [pc, #492]	@ (800a2d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a0e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0ee:	ee07 3a90 	vmov	s15, r3
 800a0f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0f6:	ed97 6a03 	vldr	s12, [r7, #12]
 800a0fa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a2dc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a0fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a102:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a106:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a10a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a10e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a112:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a116:	e087      	b.n	800a228 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a118:	697b      	ldr	r3, [r7, #20]
 800a11a:	ee07 3a90 	vmov	s15, r3
 800a11e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a122:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a2e0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800a126:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a12a:	4b6a      	ldr	r3, [pc, #424]	@ (800a2d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a12c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a12e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a132:	ee07 3a90 	vmov	s15, r3
 800a136:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a13a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a13e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a2dc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a142:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a146:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a14a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a14e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a152:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a156:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a15a:	e065      	b.n	800a228 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	ee07 3a90 	vmov	s15, r3
 800a162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a166:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a16a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a16e:	4b59      	ldr	r3, [pc, #356]	@ (800a2d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a176:	ee07 3a90 	vmov	s15, r3
 800a17a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a17e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a182:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a2dc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a186:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a18a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a18e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a192:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a19a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a19e:	e043      	b.n	800a228 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a1a0:	697b      	ldr	r3, [r7, #20]
 800a1a2:	ee07 3a90 	vmov	s15, r3
 800a1a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1aa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a2e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800a1ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1b2:	4b48      	ldr	r3, [pc, #288]	@ (800a2d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a1b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1ba:	ee07 3a90 	vmov	s15, r3
 800a1be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a1c2:	ed97 6a03 	vldr	s12, [r7, #12]
 800a1c6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a2dc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a1ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a1ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a1d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a1d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a1da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a1de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a1e2:	e021      	b.n	800a228 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a1e4:	697b      	ldr	r3, [r7, #20]
 800a1e6:	ee07 3a90 	vmov	s15, r3
 800a1ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1ee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a2e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a1f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a1f6:	4b37      	ldr	r3, [pc, #220]	@ (800a2d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a1f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1fe:	ee07 3a90 	vmov	s15, r3
 800a202:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a206:	ed97 6a03 	vldr	s12, [r7, #12]
 800a20a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a2dc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a20e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a212:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a216:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a21a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a21e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a222:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a226:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a228:	4b2a      	ldr	r3, [pc, #168]	@ (800a2d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a22a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a22c:	0a5b      	lsrs	r3, r3, #9
 800a22e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a232:	ee07 3a90 	vmov	s15, r3
 800a236:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a23a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a23e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a242:	edd7 6a07 	vldr	s13, [r7, #28]
 800a246:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a24a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a24e:	ee17 2a90 	vmov	r2, s15
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a256:	4b1f      	ldr	r3, [pc, #124]	@ (800a2d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a25a:	0c1b      	lsrs	r3, r3, #16
 800a25c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a260:	ee07 3a90 	vmov	s15, r3
 800a264:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a268:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a26c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a270:	edd7 6a07 	vldr	s13, [r7, #28]
 800a274:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a278:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a27c:	ee17 2a90 	vmov	r2, s15
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a284:	4b13      	ldr	r3, [pc, #76]	@ (800a2d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a288:	0e1b      	lsrs	r3, r3, #24
 800a28a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a28e:	ee07 3a90 	vmov	s15, r3
 800a292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a296:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a29a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a29e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a2a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a2a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a2aa:	ee17 2a90 	vmov	r2, s15
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a2b2:	e008      	b.n	800a2c6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	609a      	str	r2, [r3, #8]
}
 800a2c6:	bf00      	nop
 800a2c8:	3724      	adds	r7, #36	@ 0x24
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d0:	4770      	bx	lr
 800a2d2:	bf00      	nop
 800a2d4:	58024400 	.word	0x58024400
 800a2d8:	03d09000 	.word	0x03d09000
 800a2dc:	46000000 	.word	0x46000000
 800a2e0:	4c742400 	.word	0x4c742400
 800a2e4:	4a742400 	.word	0x4a742400
 800a2e8:	4bb71b00 	.word	0x4bb71b00

0800a2ec <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b084      	sub	sp, #16
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
 800a2f4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a2fa:	4b53      	ldr	r3, [pc, #332]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a2fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2fe:	f003 0303 	and.w	r3, r3, #3
 800a302:	2b03      	cmp	r3, #3
 800a304:	d101      	bne.n	800a30a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a306:	2301      	movs	r3, #1
 800a308:	e099      	b.n	800a43e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a30a:	4b4f      	ldr	r3, [pc, #316]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	4a4e      	ldr	r2, [pc, #312]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a310:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a314:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a316:	f7f7 fceb 	bl	8001cf0 <HAL_GetTick>
 800a31a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a31c:	e008      	b.n	800a330 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a31e:	f7f7 fce7 	bl	8001cf0 <HAL_GetTick>
 800a322:	4602      	mov	r2, r0
 800a324:	68bb      	ldr	r3, [r7, #8]
 800a326:	1ad3      	subs	r3, r2, r3
 800a328:	2b02      	cmp	r3, #2
 800a32a:	d901      	bls.n	800a330 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a32c:	2303      	movs	r3, #3
 800a32e:	e086      	b.n	800a43e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a330:	4b45      	ldr	r3, [pc, #276]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d1f0      	bne.n	800a31e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a33c:	4b42      	ldr	r3, [pc, #264]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a33e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a340:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	031b      	lsls	r3, r3, #12
 800a34a:	493f      	ldr	r1, [pc, #252]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a34c:	4313      	orrs	r3, r2
 800a34e:	628b      	str	r3, [r1, #40]	@ 0x28
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	685b      	ldr	r3, [r3, #4]
 800a354:	3b01      	subs	r3, #1
 800a356:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	689b      	ldr	r3, [r3, #8]
 800a35e:	3b01      	subs	r3, #1
 800a360:	025b      	lsls	r3, r3, #9
 800a362:	b29b      	uxth	r3, r3
 800a364:	431a      	orrs	r2, r3
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	68db      	ldr	r3, [r3, #12]
 800a36a:	3b01      	subs	r3, #1
 800a36c:	041b      	lsls	r3, r3, #16
 800a36e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a372:	431a      	orrs	r2, r3
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	691b      	ldr	r3, [r3, #16]
 800a378:	3b01      	subs	r3, #1
 800a37a:	061b      	lsls	r3, r3, #24
 800a37c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a380:	4931      	ldr	r1, [pc, #196]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a382:	4313      	orrs	r3, r2
 800a384:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a386:	4b30      	ldr	r3, [pc, #192]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a38a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	695b      	ldr	r3, [r3, #20]
 800a392:	492d      	ldr	r1, [pc, #180]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a394:	4313      	orrs	r3, r2
 800a396:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a398:	4b2b      	ldr	r3, [pc, #172]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a39a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a39c:	f023 0220 	bic.w	r2, r3, #32
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	699b      	ldr	r3, [r3, #24]
 800a3a4:	4928      	ldr	r1, [pc, #160]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a3a6:	4313      	orrs	r3, r2
 800a3a8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a3aa:	4b27      	ldr	r3, [pc, #156]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a3ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3ae:	4a26      	ldr	r2, [pc, #152]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a3b0:	f023 0310 	bic.w	r3, r3, #16
 800a3b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a3b6:	4b24      	ldr	r3, [pc, #144]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a3b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a3ba:	4b24      	ldr	r3, [pc, #144]	@ (800a44c <RCCEx_PLL2_Config+0x160>)
 800a3bc:	4013      	ands	r3, r2
 800a3be:	687a      	ldr	r2, [r7, #4]
 800a3c0:	69d2      	ldr	r2, [r2, #28]
 800a3c2:	00d2      	lsls	r2, r2, #3
 800a3c4:	4920      	ldr	r1, [pc, #128]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a3c6:	4313      	orrs	r3, r2
 800a3c8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a3ca:	4b1f      	ldr	r3, [pc, #124]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a3cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3ce:	4a1e      	ldr	r2, [pc, #120]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a3d0:	f043 0310 	orr.w	r3, r3, #16
 800a3d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d106      	bne.n	800a3ea <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a3dc:	4b1a      	ldr	r3, [pc, #104]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a3de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3e0:	4a19      	ldr	r2, [pc, #100]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a3e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a3e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a3e8:	e00f      	b.n	800a40a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	2b01      	cmp	r3, #1
 800a3ee:	d106      	bne.n	800a3fe <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a3f0:	4b15      	ldr	r3, [pc, #84]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a3f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3f4:	4a14      	ldr	r2, [pc, #80]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a3f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a3fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a3fc:	e005      	b.n	800a40a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a3fe:	4b12      	ldr	r3, [pc, #72]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a402:	4a11      	ldr	r2, [pc, #68]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a404:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a408:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a40a:	4b0f      	ldr	r3, [pc, #60]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	4a0e      	ldr	r2, [pc, #56]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a410:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a414:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a416:	f7f7 fc6b 	bl	8001cf0 <HAL_GetTick>
 800a41a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a41c:	e008      	b.n	800a430 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a41e:	f7f7 fc67 	bl	8001cf0 <HAL_GetTick>
 800a422:	4602      	mov	r2, r0
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	1ad3      	subs	r3, r2, r3
 800a428:	2b02      	cmp	r3, #2
 800a42a:	d901      	bls.n	800a430 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a42c:	2303      	movs	r3, #3
 800a42e:	e006      	b.n	800a43e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a430:	4b05      	ldr	r3, [pc, #20]	@ (800a448 <RCCEx_PLL2_Config+0x15c>)
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d0f0      	beq.n	800a41e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a43c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a43e:	4618      	mov	r0, r3
 800a440:	3710      	adds	r7, #16
 800a442:	46bd      	mov	sp, r7
 800a444:	bd80      	pop	{r7, pc}
 800a446:	bf00      	nop
 800a448:	58024400 	.word	0x58024400
 800a44c:	ffff0007 	.word	0xffff0007

0800a450 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b084      	sub	sp, #16
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
 800a458:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a45a:	2300      	movs	r3, #0
 800a45c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a45e:	4b53      	ldr	r3, [pc, #332]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a462:	f003 0303 	and.w	r3, r3, #3
 800a466:	2b03      	cmp	r3, #3
 800a468:	d101      	bne.n	800a46e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a46a:	2301      	movs	r3, #1
 800a46c:	e099      	b.n	800a5a2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a46e:	4b4f      	ldr	r3, [pc, #316]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	4a4e      	ldr	r2, [pc, #312]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a474:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a478:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a47a:	f7f7 fc39 	bl	8001cf0 <HAL_GetTick>
 800a47e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a480:	e008      	b.n	800a494 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a482:	f7f7 fc35 	bl	8001cf0 <HAL_GetTick>
 800a486:	4602      	mov	r2, r0
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	1ad3      	subs	r3, r2, r3
 800a48c:	2b02      	cmp	r3, #2
 800a48e:	d901      	bls.n	800a494 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a490:	2303      	movs	r3, #3
 800a492:	e086      	b.n	800a5a2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a494:	4b45      	ldr	r3, [pc, #276]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d1f0      	bne.n	800a482 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a4a0:	4b42      	ldr	r3, [pc, #264]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a4a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4a4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	051b      	lsls	r3, r3, #20
 800a4ae:	493f      	ldr	r1, [pc, #252]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a4b0:	4313      	orrs	r3, r2
 800a4b2:	628b      	str	r3, [r1, #40]	@ 0x28
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	685b      	ldr	r3, [r3, #4]
 800a4b8:	3b01      	subs	r3, #1
 800a4ba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	689b      	ldr	r3, [r3, #8]
 800a4c2:	3b01      	subs	r3, #1
 800a4c4:	025b      	lsls	r3, r3, #9
 800a4c6:	b29b      	uxth	r3, r3
 800a4c8:	431a      	orrs	r2, r3
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	68db      	ldr	r3, [r3, #12]
 800a4ce:	3b01      	subs	r3, #1
 800a4d0:	041b      	lsls	r3, r3, #16
 800a4d2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a4d6:	431a      	orrs	r2, r3
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	691b      	ldr	r3, [r3, #16]
 800a4dc:	3b01      	subs	r3, #1
 800a4de:	061b      	lsls	r3, r3, #24
 800a4e0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a4e4:	4931      	ldr	r1, [pc, #196]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a4ea:	4b30      	ldr	r3, [pc, #192]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a4ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4ee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	695b      	ldr	r3, [r3, #20]
 800a4f6:	492d      	ldr	r1, [pc, #180]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a4fc:	4b2b      	ldr	r3, [pc, #172]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a4fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a500:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	699b      	ldr	r3, [r3, #24]
 800a508:	4928      	ldr	r1, [pc, #160]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a50a:	4313      	orrs	r3, r2
 800a50c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a50e:	4b27      	ldr	r3, [pc, #156]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a512:	4a26      	ldr	r2, [pc, #152]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a514:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a518:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a51a:	4b24      	ldr	r3, [pc, #144]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a51c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a51e:	4b24      	ldr	r3, [pc, #144]	@ (800a5b0 <RCCEx_PLL3_Config+0x160>)
 800a520:	4013      	ands	r3, r2
 800a522:	687a      	ldr	r2, [r7, #4]
 800a524:	69d2      	ldr	r2, [r2, #28]
 800a526:	00d2      	lsls	r2, r2, #3
 800a528:	4920      	ldr	r1, [pc, #128]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a52a:	4313      	orrs	r3, r2
 800a52c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a52e:	4b1f      	ldr	r3, [pc, #124]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a532:	4a1e      	ldr	r2, [pc, #120]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a534:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a538:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d106      	bne.n	800a54e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a540:	4b1a      	ldr	r3, [pc, #104]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a544:	4a19      	ldr	r2, [pc, #100]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a546:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a54a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a54c:	e00f      	b.n	800a56e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	2b01      	cmp	r3, #1
 800a552:	d106      	bne.n	800a562 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a554:	4b15      	ldr	r3, [pc, #84]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a558:	4a14      	ldr	r2, [pc, #80]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a55a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a55e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a560:	e005      	b.n	800a56e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a562:	4b12      	ldr	r3, [pc, #72]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a566:	4a11      	ldr	r2, [pc, #68]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a568:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a56c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a56e:	4b0f      	ldr	r3, [pc, #60]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	4a0e      	ldr	r2, [pc, #56]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a574:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a578:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a57a:	f7f7 fbb9 	bl	8001cf0 <HAL_GetTick>
 800a57e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a580:	e008      	b.n	800a594 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a582:	f7f7 fbb5 	bl	8001cf0 <HAL_GetTick>
 800a586:	4602      	mov	r2, r0
 800a588:	68bb      	ldr	r3, [r7, #8]
 800a58a:	1ad3      	subs	r3, r2, r3
 800a58c:	2b02      	cmp	r3, #2
 800a58e:	d901      	bls.n	800a594 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a590:	2303      	movs	r3, #3
 800a592:	e006      	b.n	800a5a2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a594:	4b05      	ldr	r3, [pc, #20]	@ (800a5ac <RCCEx_PLL3_Config+0x15c>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d0f0      	beq.n	800a582 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a5a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	3710      	adds	r7, #16
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}
 800a5aa:	bf00      	nop
 800a5ac:	58024400 	.word	0x58024400
 800a5b0:	ffff0007 	.word	0xffff0007

0800a5b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b082      	sub	sp, #8
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d101      	bne.n	800a5c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	e049      	b.n	800a65a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a5cc:	b2db      	uxtb	r3, r3
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d106      	bne.n	800a5e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f000 f841 	bl	800a662 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2202      	movs	r2, #2
 800a5e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681a      	ldr	r2, [r3, #0]
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	3304      	adds	r3, #4
 800a5f0:	4619      	mov	r1, r3
 800a5f2:	4610      	mov	r0, r2
 800a5f4:	f000 f9e8 	bl	800a9c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	2201      	movs	r2, #1
 800a5fc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	2201      	movs	r2, #1
 800a604:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2201      	movs	r2, #1
 800a60c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2201      	movs	r2, #1
 800a614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2201      	movs	r2, #1
 800a61c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2201      	movs	r2, #1
 800a624:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	2201      	movs	r2, #1
 800a62c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	2201      	movs	r2, #1
 800a634:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2201      	movs	r2, #1
 800a63c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2201      	movs	r2, #1
 800a644:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2201      	movs	r2, #1
 800a64c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2201      	movs	r2, #1
 800a654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a658:	2300      	movs	r3, #0
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3708      	adds	r7, #8
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}

0800a662 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a662:	b480      	push	{r7}
 800a664:	b083      	sub	sp, #12
 800a666:	af00      	add	r7, sp, #0
 800a668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a66a:	bf00      	nop
 800a66c:	370c      	adds	r7, #12
 800a66e:	46bd      	mov	sp, r7
 800a670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a674:	4770      	bx	lr
	...

0800a678 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a678:	b480      	push	{r7}
 800a67a:	b085      	sub	sp, #20
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a686:	b2db      	uxtb	r3, r3
 800a688:	2b01      	cmp	r3, #1
 800a68a:	d001      	beq.n	800a690 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a68c:	2301      	movs	r3, #1
 800a68e:	e054      	b.n	800a73a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2202      	movs	r2, #2
 800a694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	68da      	ldr	r2, [r3, #12]
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	f042 0201 	orr.w	r2, r2, #1
 800a6a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	4a26      	ldr	r2, [pc, #152]	@ (800a748 <HAL_TIM_Base_Start_IT+0xd0>)
 800a6ae:	4293      	cmp	r3, r2
 800a6b0:	d022      	beq.n	800a6f8 <HAL_TIM_Base_Start_IT+0x80>
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6ba:	d01d      	beq.n	800a6f8 <HAL_TIM_Base_Start_IT+0x80>
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	4a22      	ldr	r2, [pc, #136]	@ (800a74c <HAL_TIM_Base_Start_IT+0xd4>)
 800a6c2:	4293      	cmp	r3, r2
 800a6c4:	d018      	beq.n	800a6f8 <HAL_TIM_Base_Start_IT+0x80>
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	4a21      	ldr	r2, [pc, #132]	@ (800a750 <HAL_TIM_Base_Start_IT+0xd8>)
 800a6cc:	4293      	cmp	r3, r2
 800a6ce:	d013      	beq.n	800a6f8 <HAL_TIM_Base_Start_IT+0x80>
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	4a1f      	ldr	r2, [pc, #124]	@ (800a754 <HAL_TIM_Base_Start_IT+0xdc>)
 800a6d6:	4293      	cmp	r3, r2
 800a6d8:	d00e      	beq.n	800a6f8 <HAL_TIM_Base_Start_IT+0x80>
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	4a1e      	ldr	r2, [pc, #120]	@ (800a758 <HAL_TIM_Base_Start_IT+0xe0>)
 800a6e0:	4293      	cmp	r3, r2
 800a6e2:	d009      	beq.n	800a6f8 <HAL_TIM_Base_Start_IT+0x80>
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	4a1c      	ldr	r2, [pc, #112]	@ (800a75c <HAL_TIM_Base_Start_IT+0xe4>)
 800a6ea:	4293      	cmp	r3, r2
 800a6ec:	d004      	beq.n	800a6f8 <HAL_TIM_Base_Start_IT+0x80>
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	4a1b      	ldr	r2, [pc, #108]	@ (800a760 <HAL_TIM_Base_Start_IT+0xe8>)
 800a6f4:	4293      	cmp	r3, r2
 800a6f6:	d115      	bne.n	800a724 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	689a      	ldr	r2, [r3, #8]
 800a6fe:	4b19      	ldr	r3, [pc, #100]	@ (800a764 <HAL_TIM_Base_Start_IT+0xec>)
 800a700:	4013      	ands	r3, r2
 800a702:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	2b06      	cmp	r3, #6
 800a708:	d015      	beq.n	800a736 <HAL_TIM_Base_Start_IT+0xbe>
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a710:	d011      	beq.n	800a736 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	681a      	ldr	r2, [r3, #0]
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	f042 0201 	orr.w	r2, r2, #1
 800a720:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a722:	e008      	b.n	800a736 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	681a      	ldr	r2, [r3, #0]
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	f042 0201 	orr.w	r2, r2, #1
 800a732:	601a      	str	r2, [r3, #0]
 800a734:	e000      	b.n	800a738 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a736:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a738:	2300      	movs	r3, #0
}
 800a73a:	4618      	mov	r0, r3
 800a73c:	3714      	adds	r7, #20
 800a73e:	46bd      	mov	sp, r7
 800a740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a744:	4770      	bx	lr
 800a746:	bf00      	nop
 800a748:	40010000 	.word	0x40010000
 800a74c:	40000400 	.word	0x40000400
 800a750:	40000800 	.word	0x40000800
 800a754:	40000c00 	.word	0x40000c00
 800a758:	40010400 	.word	0x40010400
 800a75c:	40001800 	.word	0x40001800
 800a760:	40014000 	.word	0x40014000
 800a764:	00010007 	.word	0x00010007

0800a768 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b084      	sub	sp, #16
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	68db      	ldr	r3, [r3, #12]
 800a776:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	691b      	ldr	r3, [r3, #16]
 800a77e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a780:	68bb      	ldr	r3, [r7, #8]
 800a782:	f003 0302 	and.w	r3, r3, #2
 800a786:	2b00      	cmp	r3, #0
 800a788:	d020      	beq.n	800a7cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	f003 0302 	and.w	r3, r3, #2
 800a790:	2b00      	cmp	r3, #0
 800a792:	d01b      	beq.n	800a7cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	f06f 0202 	mvn.w	r2, #2
 800a79c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	2201      	movs	r2, #1
 800a7a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	699b      	ldr	r3, [r3, #24]
 800a7aa:	f003 0303 	and.w	r3, r3, #3
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d003      	beq.n	800a7ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	f000 f8e9 	bl	800a98a <HAL_TIM_IC_CaptureCallback>
 800a7b8:	e005      	b.n	800a7c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f000 f8db 	bl	800a976 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7c0:	6878      	ldr	r0, [r7, #4]
 800a7c2:	f000 f8ec 	bl	800a99e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	f003 0304 	and.w	r3, r3, #4
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d020      	beq.n	800a818 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	f003 0304 	and.w	r3, r3, #4
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d01b      	beq.n	800a818 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f06f 0204 	mvn.w	r2, #4
 800a7e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2202      	movs	r2, #2
 800a7ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	699b      	ldr	r3, [r3, #24]
 800a7f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d003      	beq.n	800a806 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f000 f8c3 	bl	800a98a <HAL_TIM_IC_CaptureCallback>
 800a804:	e005      	b.n	800a812 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a806:	6878      	ldr	r0, [r7, #4]
 800a808:	f000 f8b5 	bl	800a976 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f000 f8c6 	bl	800a99e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2200      	movs	r2, #0
 800a816:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	f003 0308 	and.w	r3, r3, #8
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d020      	beq.n	800a864 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	f003 0308 	and.w	r3, r3, #8
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d01b      	beq.n	800a864 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f06f 0208 	mvn.w	r2, #8
 800a834:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	2204      	movs	r2, #4
 800a83a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	69db      	ldr	r3, [r3, #28]
 800a842:	f003 0303 	and.w	r3, r3, #3
 800a846:	2b00      	cmp	r3, #0
 800a848:	d003      	beq.n	800a852 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f000 f89d 	bl	800a98a <HAL_TIM_IC_CaptureCallback>
 800a850:	e005      	b.n	800a85e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a852:	6878      	ldr	r0, [r7, #4]
 800a854:	f000 f88f 	bl	800a976 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f000 f8a0 	bl	800a99e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2200      	movs	r2, #0
 800a862:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	f003 0310 	and.w	r3, r3, #16
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d020      	beq.n	800a8b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	f003 0310 	and.w	r3, r3, #16
 800a874:	2b00      	cmp	r3, #0
 800a876:	d01b      	beq.n	800a8b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	f06f 0210 	mvn.w	r2, #16
 800a880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	2208      	movs	r2, #8
 800a886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	69db      	ldr	r3, [r3, #28]
 800a88e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a892:	2b00      	cmp	r3, #0
 800a894:	d003      	beq.n	800a89e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f000 f877 	bl	800a98a <HAL_TIM_IC_CaptureCallback>
 800a89c:	e005      	b.n	800a8aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a89e:	6878      	ldr	r0, [r7, #4]
 800a8a0:	f000 f869 	bl	800a976 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a8a4:	6878      	ldr	r0, [r7, #4]
 800a8a6:	f000 f87a 	bl	800a99e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	f003 0301 	and.w	r3, r3, #1
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d00c      	beq.n	800a8d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	f003 0301 	and.w	r3, r3, #1
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d007      	beq.n	800a8d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f06f 0201 	mvn.w	r2, #1
 800a8cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	f7f6 fd76 	bl	80013c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d104      	bne.n	800a8e8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a8de:	68bb      	ldr	r3, [r7, #8]
 800a8e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d00c      	beq.n	800a902 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d007      	beq.n	800a902 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a8fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a8fc:	6878      	ldr	r0, [r7, #4]
 800a8fe:	f000 f913 	bl	800ab28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a902:	68bb      	ldr	r3, [r7, #8]
 800a904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d00c      	beq.n	800a926 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a912:	2b00      	cmp	r3, #0
 800a914:	d007      	beq.n	800a926 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a91e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a920:	6878      	ldr	r0, [r7, #4]
 800a922:	f000 f90b 	bl	800ab3c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a926:	68bb      	ldr	r3, [r7, #8]
 800a928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d00c      	beq.n	800a94a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a936:	2b00      	cmp	r3, #0
 800a938:	d007      	beq.n	800a94a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a942:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a944:	6878      	ldr	r0, [r7, #4]
 800a946:	f000 f834 	bl	800a9b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a94a:	68bb      	ldr	r3, [r7, #8]
 800a94c:	f003 0320 	and.w	r3, r3, #32
 800a950:	2b00      	cmp	r3, #0
 800a952:	d00c      	beq.n	800a96e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	f003 0320 	and.w	r3, r3, #32
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d007      	beq.n	800a96e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	f06f 0220 	mvn.w	r2, #32
 800a966:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a968:	6878      	ldr	r0, [r7, #4]
 800a96a:	f000 f8d3 	bl	800ab14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a96e:	bf00      	nop
 800a970:	3710      	adds	r7, #16
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}

0800a976 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a976:	b480      	push	{r7}
 800a978:	b083      	sub	sp, #12
 800a97a:	af00      	add	r7, sp, #0
 800a97c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a97e:	bf00      	nop
 800a980:	370c      	adds	r7, #12
 800a982:	46bd      	mov	sp, r7
 800a984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a988:	4770      	bx	lr

0800a98a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a98a:	b480      	push	{r7}
 800a98c:	b083      	sub	sp, #12
 800a98e:	af00      	add	r7, sp, #0
 800a990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a992:	bf00      	nop
 800a994:	370c      	adds	r7, #12
 800a996:	46bd      	mov	sp, r7
 800a998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99c:	4770      	bx	lr

0800a99e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a99e:	b480      	push	{r7}
 800a9a0:	b083      	sub	sp, #12
 800a9a2:	af00      	add	r7, sp, #0
 800a9a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a9a6:	bf00      	nop
 800a9a8:	370c      	adds	r7, #12
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b0:	4770      	bx	lr

0800a9b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a9b2:	b480      	push	{r7}
 800a9b4:	b083      	sub	sp, #12
 800a9b6:	af00      	add	r7, sp, #0
 800a9b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a9ba:	bf00      	nop
 800a9bc:	370c      	adds	r7, #12
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c4:	4770      	bx	lr
	...

0800a9c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a9c8:	b480      	push	{r7}
 800a9ca:	b085      	sub	sp, #20
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	4a46      	ldr	r2, [pc, #280]	@ (800aaf4 <TIM_Base_SetConfig+0x12c>)
 800a9dc:	4293      	cmp	r3, r2
 800a9de:	d013      	beq.n	800aa08 <TIM_Base_SetConfig+0x40>
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9e6:	d00f      	beq.n	800aa08 <TIM_Base_SetConfig+0x40>
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	4a43      	ldr	r2, [pc, #268]	@ (800aaf8 <TIM_Base_SetConfig+0x130>)
 800a9ec:	4293      	cmp	r3, r2
 800a9ee:	d00b      	beq.n	800aa08 <TIM_Base_SetConfig+0x40>
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	4a42      	ldr	r2, [pc, #264]	@ (800aafc <TIM_Base_SetConfig+0x134>)
 800a9f4:	4293      	cmp	r3, r2
 800a9f6:	d007      	beq.n	800aa08 <TIM_Base_SetConfig+0x40>
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	4a41      	ldr	r2, [pc, #260]	@ (800ab00 <TIM_Base_SetConfig+0x138>)
 800a9fc:	4293      	cmp	r3, r2
 800a9fe:	d003      	beq.n	800aa08 <TIM_Base_SetConfig+0x40>
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	4a40      	ldr	r2, [pc, #256]	@ (800ab04 <TIM_Base_SetConfig+0x13c>)
 800aa04:	4293      	cmp	r3, r2
 800aa06:	d108      	bne.n	800aa1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	685b      	ldr	r3, [r3, #4]
 800aa14:	68fa      	ldr	r2, [r7, #12]
 800aa16:	4313      	orrs	r3, r2
 800aa18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	4a35      	ldr	r2, [pc, #212]	@ (800aaf4 <TIM_Base_SetConfig+0x12c>)
 800aa1e:	4293      	cmp	r3, r2
 800aa20:	d01f      	beq.n	800aa62 <TIM_Base_SetConfig+0x9a>
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa28:	d01b      	beq.n	800aa62 <TIM_Base_SetConfig+0x9a>
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	4a32      	ldr	r2, [pc, #200]	@ (800aaf8 <TIM_Base_SetConfig+0x130>)
 800aa2e:	4293      	cmp	r3, r2
 800aa30:	d017      	beq.n	800aa62 <TIM_Base_SetConfig+0x9a>
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	4a31      	ldr	r2, [pc, #196]	@ (800aafc <TIM_Base_SetConfig+0x134>)
 800aa36:	4293      	cmp	r3, r2
 800aa38:	d013      	beq.n	800aa62 <TIM_Base_SetConfig+0x9a>
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	4a30      	ldr	r2, [pc, #192]	@ (800ab00 <TIM_Base_SetConfig+0x138>)
 800aa3e:	4293      	cmp	r3, r2
 800aa40:	d00f      	beq.n	800aa62 <TIM_Base_SetConfig+0x9a>
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	4a2f      	ldr	r2, [pc, #188]	@ (800ab04 <TIM_Base_SetConfig+0x13c>)
 800aa46:	4293      	cmp	r3, r2
 800aa48:	d00b      	beq.n	800aa62 <TIM_Base_SetConfig+0x9a>
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	4a2e      	ldr	r2, [pc, #184]	@ (800ab08 <TIM_Base_SetConfig+0x140>)
 800aa4e:	4293      	cmp	r3, r2
 800aa50:	d007      	beq.n	800aa62 <TIM_Base_SetConfig+0x9a>
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	4a2d      	ldr	r2, [pc, #180]	@ (800ab0c <TIM_Base_SetConfig+0x144>)
 800aa56:	4293      	cmp	r3, r2
 800aa58:	d003      	beq.n	800aa62 <TIM_Base_SetConfig+0x9a>
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	4a2c      	ldr	r2, [pc, #176]	@ (800ab10 <TIM_Base_SetConfig+0x148>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d108      	bne.n	800aa74 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aa68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	68db      	ldr	r3, [r3, #12]
 800aa6e:	68fa      	ldr	r2, [r7, #12]
 800aa70:	4313      	orrs	r3, r2
 800aa72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	695b      	ldr	r3, [r3, #20]
 800aa7e:	4313      	orrs	r3, r2
 800aa80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	68fa      	ldr	r2, [r7, #12]
 800aa86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	689a      	ldr	r2, [r3, #8]
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	4a16      	ldr	r2, [pc, #88]	@ (800aaf4 <TIM_Base_SetConfig+0x12c>)
 800aa9c:	4293      	cmp	r3, r2
 800aa9e:	d00f      	beq.n	800aac0 <TIM_Base_SetConfig+0xf8>
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	4a18      	ldr	r2, [pc, #96]	@ (800ab04 <TIM_Base_SetConfig+0x13c>)
 800aaa4:	4293      	cmp	r3, r2
 800aaa6:	d00b      	beq.n	800aac0 <TIM_Base_SetConfig+0xf8>
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	4a17      	ldr	r2, [pc, #92]	@ (800ab08 <TIM_Base_SetConfig+0x140>)
 800aaac:	4293      	cmp	r3, r2
 800aaae:	d007      	beq.n	800aac0 <TIM_Base_SetConfig+0xf8>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	4a16      	ldr	r2, [pc, #88]	@ (800ab0c <TIM_Base_SetConfig+0x144>)
 800aab4:	4293      	cmp	r3, r2
 800aab6:	d003      	beq.n	800aac0 <TIM_Base_SetConfig+0xf8>
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	4a15      	ldr	r2, [pc, #84]	@ (800ab10 <TIM_Base_SetConfig+0x148>)
 800aabc:	4293      	cmp	r3, r2
 800aabe:	d103      	bne.n	800aac8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	691a      	ldr	r2, [r3, #16]
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2201      	movs	r2, #1
 800aacc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	691b      	ldr	r3, [r3, #16]
 800aad2:	f003 0301 	and.w	r3, r3, #1
 800aad6:	2b01      	cmp	r3, #1
 800aad8:	d105      	bne.n	800aae6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	691b      	ldr	r3, [r3, #16]
 800aade:	f023 0201 	bic.w	r2, r3, #1
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	611a      	str	r2, [r3, #16]
  }
}
 800aae6:	bf00      	nop
 800aae8:	3714      	adds	r7, #20
 800aaea:	46bd      	mov	sp, r7
 800aaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf0:	4770      	bx	lr
 800aaf2:	bf00      	nop
 800aaf4:	40010000 	.word	0x40010000
 800aaf8:	40000400 	.word	0x40000400
 800aafc:	40000800 	.word	0x40000800
 800ab00:	40000c00 	.word	0x40000c00
 800ab04:	40010400 	.word	0x40010400
 800ab08:	40014000 	.word	0x40014000
 800ab0c:	40014400 	.word	0x40014400
 800ab10:	40014800 	.word	0x40014800

0800ab14 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b083      	sub	sp, #12
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ab1c:	bf00      	nop
 800ab1e:	370c      	adds	r7, #12
 800ab20:	46bd      	mov	sp, r7
 800ab22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab26:	4770      	bx	lr

0800ab28 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ab28:	b480      	push	{r7}
 800ab2a:	b083      	sub	sp, #12
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ab30:	bf00      	nop
 800ab32:	370c      	adds	r7, #12
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr

0800ab3c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ab3c:	b480      	push	{r7}
 800ab3e:	b083      	sub	sp, #12
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ab44:	bf00      	nop
 800ab46:	370c      	adds	r7, #12
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4e:	4770      	bx	lr

0800ab50 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b082      	sub	sp, #8
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d101      	bne.n	800ab62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ab5e:	2301      	movs	r3, #1
 800ab60:	e042      	b.n	800abe8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d106      	bne.n	800ab7a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	2200      	movs	r2, #0
 800ab70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ab74:	6878      	ldr	r0, [r7, #4]
 800ab76:	f7f6 ffd7 	bl	8001b28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2224      	movs	r2, #36	@ 0x24
 800ab7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	681a      	ldr	r2, [r3, #0]
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f022 0201 	bic.w	r2, r2, #1
 800ab90:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d002      	beq.n	800aba0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ab9a:	6878      	ldr	r0, [r7, #4]
 800ab9c:	f000 ff22 	bl	800b9e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800aba0:	6878      	ldr	r0, [r7, #4]
 800aba2:	f000 f8b3 	bl	800ad0c <UART_SetConfig>
 800aba6:	4603      	mov	r3, r0
 800aba8:	2b01      	cmp	r3, #1
 800abaa:	d101      	bne.n	800abb0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800abac:	2301      	movs	r3, #1
 800abae:	e01b      	b.n	800abe8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	685a      	ldr	r2, [r3, #4]
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800abbe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	689a      	ldr	r2, [r3, #8]
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800abce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	681a      	ldr	r2, [r3, #0]
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	f042 0201 	orr.w	r2, r2, #1
 800abde:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	f000 ffa1 	bl	800bb28 <UART_CheckIdleState>
 800abe6:	4603      	mov	r3, r0
}
 800abe8:	4618      	mov	r0, r3
 800abea:	3708      	adds	r7, #8
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}

0800abf0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b08a      	sub	sp, #40	@ 0x28
 800abf4:	af02      	add	r7, sp, #8
 800abf6:	60f8      	str	r0, [r7, #12]
 800abf8:	60b9      	str	r1, [r7, #8]
 800abfa:	603b      	str	r3, [r7, #0]
 800abfc:	4613      	mov	r3, r2
 800abfe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac06:	2b20      	cmp	r3, #32
 800ac08:	d17b      	bne.n	800ad02 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800ac0a:	68bb      	ldr	r3, [r7, #8]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d002      	beq.n	800ac16 <HAL_UART_Transmit+0x26>
 800ac10:	88fb      	ldrh	r3, [r7, #6]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d101      	bne.n	800ac1a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ac16:	2301      	movs	r3, #1
 800ac18:	e074      	b.n	800ad04 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	2221      	movs	r2, #33	@ 0x21
 800ac26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ac2a:	f7f7 f861 	bl	8001cf0 <HAL_GetTick>
 800ac2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	88fa      	ldrh	r2, [r7, #6]
 800ac34:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	88fa      	ldrh	r2, [r7, #6]
 800ac3c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	689b      	ldr	r3, [r3, #8]
 800ac44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ac48:	d108      	bne.n	800ac5c <HAL_UART_Transmit+0x6c>
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	691b      	ldr	r3, [r3, #16]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d104      	bne.n	800ac5c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800ac52:	2300      	movs	r3, #0
 800ac54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ac56:	68bb      	ldr	r3, [r7, #8]
 800ac58:	61bb      	str	r3, [r7, #24]
 800ac5a:	e003      	b.n	800ac64 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ac60:	2300      	movs	r3, #0
 800ac62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ac64:	e030      	b.n	800acc8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ac66:	683b      	ldr	r3, [r7, #0]
 800ac68:	9300      	str	r3, [sp, #0]
 800ac6a:	697b      	ldr	r3, [r7, #20]
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	2180      	movs	r1, #128	@ 0x80
 800ac70:	68f8      	ldr	r0, [r7, #12]
 800ac72:	f001 f803 	bl	800bc7c <UART_WaitOnFlagUntilTimeout>
 800ac76:	4603      	mov	r3, r0
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d005      	beq.n	800ac88 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	2220      	movs	r2, #32
 800ac80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800ac84:	2303      	movs	r3, #3
 800ac86:	e03d      	b.n	800ad04 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800ac88:	69fb      	ldr	r3, [r7, #28]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d10b      	bne.n	800aca6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ac8e:	69bb      	ldr	r3, [r7, #24]
 800ac90:	881b      	ldrh	r3, [r3, #0]
 800ac92:	461a      	mov	r2, r3
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ac9c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ac9e:	69bb      	ldr	r3, [r7, #24]
 800aca0:	3302      	adds	r3, #2
 800aca2:	61bb      	str	r3, [r7, #24]
 800aca4:	e007      	b.n	800acb6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800aca6:	69fb      	ldr	r3, [r7, #28]
 800aca8:	781a      	ldrb	r2, [r3, #0]
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800acb0:	69fb      	ldr	r3, [r7, #28]
 800acb2:	3301      	adds	r3, #1
 800acb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800acbc:	b29b      	uxth	r3, r3
 800acbe:	3b01      	subs	r3, #1
 800acc0:	b29a      	uxth	r2, r3
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800acce:	b29b      	uxth	r3, r3
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d1c8      	bne.n	800ac66 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	9300      	str	r3, [sp, #0]
 800acd8:	697b      	ldr	r3, [r7, #20]
 800acda:	2200      	movs	r2, #0
 800acdc:	2140      	movs	r1, #64	@ 0x40
 800acde:	68f8      	ldr	r0, [r7, #12]
 800ace0:	f000 ffcc 	bl	800bc7c <UART_WaitOnFlagUntilTimeout>
 800ace4:	4603      	mov	r3, r0
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d005      	beq.n	800acf6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	2220      	movs	r2, #32
 800acee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800acf2:	2303      	movs	r3, #3
 800acf4:	e006      	b.n	800ad04 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	2220      	movs	r2, #32
 800acfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800acfe:	2300      	movs	r3, #0
 800ad00:	e000      	b.n	800ad04 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800ad02:	2302      	movs	r3, #2
  }
}
 800ad04:	4618      	mov	r0, r3
 800ad06:	3720      	adds	r7, #32
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	bd80      	pop	{r7, pc}

0800ad0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ad0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ad10:	b092      	sub	sp, #72	@ 0x48
 800ad12:	af00      	add	r7, sp, #0
 800ad14:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ad16:	2300      	movs	r3, #0
 800ad18:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ad1c:	697b      	ldr	r3, [r7, #20]
 800ad1e:	689a      	ldr	r2, [r3, #8]
 800ad20:	697b      	ldr	r3, [r7, #20]
 800ad22:	691b      	ldr	r3, [r3, #16]
 800ad24:	431a      	orrs	r2, r3
 800ad26:	697b      	ldr	r3, [r7, #20]
 800ad28:	695b      	ldr	r3, [r3, #20]
 800ad2a:	431a      	orrs	r2, r3
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	69db      	ldr	r3, [r3, #28]
 800ad30:	4313      	orrs	r3, r2
 800ad32:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ad34:	697b      	ldr	r3, [r7, #20]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	681a      	ldr	r2, [r3, #0]
 800ad3a:	4bbe      	ldr	r3, [pc, #760]	@ (800b034 <UART_SetConfig+0x328>)
 800ad3c:	4013      	ands	r3, r2
 800ad3e:	697a      	ldr	r2, [r7, #20]
 800ad40:	6812      	ldr	r2, [r2, #0]
 800ad42:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ad44:	430b      	orrs	r3, r1
 800ad46:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ad48:	697b      	ldr	r3, [r7, #20]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	685b      	ldr	r3, [r3, #4]
 800ad4e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	68da      	ldr	r2, [r3, #12]
 800ad56:	697b      	ldr	r3, [r7, #20]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	430a      	orrs	r2, r1
 800ad5c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ad5e:	697b      	ldr	r3, [r7, #20]
 800ad60:	699b      	ldr	r3, [r3, #24]
 800ad62:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ad64:	697b      	ldr	r3, [r7, #20]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	4ab3      	ldr	r2, [pc, #716]	@ (800b038 <UART_SetConfig+0x32c>)
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d004      	beq.n	800ad78 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ad6e:	697b      	ldr	r3, [r7, #20]
 800ad70:	6a1b      	ldr	r3, [r3, #32]
 800ad72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad74:	4313      	orrs	r3, r2
 800ad76:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	689a      	ldr	r2, [r3, #8]
 800ad7e:	4baf      	ldr	r3, [pc, #700]	@ (800b03c <UART_SetConfig+0x330>)
 800ad80:	4013      	ands	r3, r2
 800ad82:	697a      	ldr	r2, [r7, #20]
 800ad84:	6812      	ldr	r2, [r2, #0]
 800ad86:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ad88:	430b      	orrs	r3, r1
 800ad8a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ad8c:	697b      	ldr	r3, [r7, #20]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad92:	f023 010f 	bic.w	r1, r3, #15
 800ad96:	697b      	ldr	r3, [r7, #20]
 800ad98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ad9a:	697b      	ldr	r3, [r7, #20]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	430a      	orrs	r2, r1
 800ada0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	4aa6      	ldr	r2, [pc, #664]	@ (800b040 <UART_SetConfig+0x334>)
 800ada8:	4293      	cmp	r3, r2
 800adaa:	d177      	bne.n	800ae9c <UART_SetConfig+0x190>
 800adac:	4ba5      	ldr	r3, [pc, #660]	@ (800b044 <UART_SetConfig+0x338>)
 800adae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adb0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800adb4:	2b28      	cmp	r3, #40	@ 0x28
 800adb6:	d86d      	bhi.n	800ae94 <UART_SetConfig+0x188>
 800adb8:	a201      	add	r2, pc, #4	@ (adr r2, 800adc0 <UART_SetConfig+0xb4>)
 800adba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adbe:	bf00      	nop
 800adc0:	0800ae65 	.word	0x0800ae65
 800adc4:	0800ae95 	.word	0x0800ae95
 800adc8:	0800ae95 	.word	0x0800ae95
 800adcc:	0800ae95 	.word	0x0800ae95
 800add0:	0800ae95 	.word	0x0800ae95
 800add4:	0800ae95 	.word	0x0800ae95
 800add8:	0800ae95 	.word	0x0800ae95
 800addc:	0800ae95 	.word	0x0800ae95
 800ade0:	0800ae6d 	.word	0x0800ae6d
 800ade4:	0800ae95 	.word	0x0800ae95
 800ade8:	0800ae95 	.word	0x0800ae95
 800adec:	0800ae95 	.word	0x0800ae95
 800adf0:	0800ae95 	.word	0x0800ae95
 800adf4:	0800ae95 	.word	0x0800ae95
 800adf8:	0800ae95 	.word	0x0800ae95
 800adfc:	0800ae95 	.word	0x0800ae95
 800ae00:	0800ae75 	.word	0x0800ae75
 800ae04:	0800ae95 	.word	0x0800ae95
 800ae08:	0800ae95 	.word	0x0800ae95
 800ae0c:	0800ae95 	.word	0x0800ae95
 800ae10:	0800ae95 	.word	0x0800ae95
 800ae14:	0800ae95 	.word	0x0800ae95
 800ae18:	0800ae95 	.word	0x0800ae95
 800ae1c:	0800ae95 	.word	0x0800ae95
 800ae20:	0800ae7d 	.word	0x0800ae7d
 800ae24:	0800ae95 	.word	0x0800ae95
 800ae28:	0800ae95 	.word	0x0800ae95
 800ae2c:	0800ae95 	.word	0x0800ae95
 800ae30:	0800ae95 	.word	0x0800ae95
 800ae34:	0800ae95 	.word	0x0800ae95
 800ae38:	0800ae95 	.word	0x0800ae95
 800ae3c:	0800ae95 	.word	0x0800ae95
 800ae40:	0800ae85 	.word	0x0800ae85
 800ae44:	0800ae95 	.word	0x0800ae95
 800ae48:	0800ae95 	.word	0x0800ae95
 800ae4c:	0800ae95 	.word	0x0800ae95
 800ae50:	0800ae95 	.word	0x0800ae95
 800ae54:	0800ae95 	.word	0x0800ae95
 800ae58:	0800ae95 	.word	0x0800ae95
 800ae5c:	0800ae95 	.word	0x0800ae95
 800ae60:	0800ae8d 	.word	0x0800ae8d
 800ae64:	2301      	movs	r3, #1
 800ae66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae6a:	e326      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800ae6c:	2304      	movs	r3, #4
 800ae6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae72:	e322      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800ae74:	2308      	movs	r3, #8
 800ae76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae7a:	e31e      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800ae7c:	2310      	movs	r3, #16
 800ae7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae82:	e31a      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800ae84:	2320      	movs	r3, #32
 800ae86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae8a:	e316      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800ae8c:	2340      	movs	r3, #64	@ 0x40
 800ae8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae92:	e312      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800ae94:	2380      	movs	r3, #128	@ 0x80
 800ae96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae9a:	e30e      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800ae9c:	697b      	ldr	r3, [r7, #20]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	4a69      	ldr	r2, [pc, #420]	@ (800b048 <UART_SetConfig+0x33c>)
 800aea2:	4293      	cmp	r3, r2
 800aea4:	d130      	bne.n	800af08 <UART_SetConfig+0x1fc>
 800aea6:	4b67      	ldr	r3, [pc, #412]	@ (800b044 <UART_SetConfig+0x338>)
 800aea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aeaa:	f003 0307 	and.w	r3, r3, #7
 800aeae:	2b05      	cmp	r3, #5
 800aeb0:	d826      	bhi.n	800af00 <UART_SetConfig+0x1f4>
 800aeb2:	a201      	add	r2, pc, #4	@ (adr r2, 800aeb8 <UART_SetConfig+0x1ac>)
 800aeb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeb8:	0800aed1 	.word	0x0800aed1
 800aebc:	0800aed9 	.word	0x0800aed9
 800aec0:	0800aee1 	.word	0x0800aee1
 800aec4:	0800aee9 	.word	0x0800aee9
 800aec8:	0800aef1 	.word	0x0800aef1
 800aecc:	0800aef9 	.word	0x0800aef9
 800aed0:	2300      	movs	r3, #0
 800aed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aed6:	e2f0      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800aed8:	2304      	movs	r3, #4
 800aeda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aede:	e2ec      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800aee0:	2308      	movs	r3, #8
 800aee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aee6:	e2e8      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800aee8:	2310      	movs	r3, #16
 800aeea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeee:	e2e4      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800aef0:	2320      	movs	r3, #32
 800aef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aef6:	e2e0      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800aef8:	2340      	movs	r3, #64	@ 0x40
 800aefa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aefe:	e2dc      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800af00:	2380      	movs	r3, #128	@ 0x80
 800af02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af06:	e2d8      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800af08:	697b      	ldr	r3, [r7, #20]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	4a4f      	ldr	r2, [pc, #316]	@ (800b04c <UART_SetConfig+0x340>)
 800af0e:	4293      	cmp	r3, r2
 800af10:	d130      	bne.n	800af74 <UART_SetConfig+0x268>
 800af12:	4b4c      	ldr	r3, [pc, #304]	@ (800b044 <UART_SetConfig+0x338>)
 800af14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af16:	f003 0307 	and.w	r3, r3, #7
 800af1a:	2b05      	cmp	r3, #5
 800af1c:	d826      	bhi.n	800af6c <UART_SetConfig+0x260>
 800af1e:	a201      	add	r2, pc, #4	@ (adr r2, 800af24 <UART_SetConfig+0x218>)
 800af20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af24:	0800af3d 	.word	0x0800af3d
 800af28:	0800af45 	.word	0x0800af45
 800af2c:	0800af4d 	.word	0x0800af4d
 800af30:	0800af55 	.word	0x0800af55
 800af34:	0800af5d 	.word	0x0800af5d
 800af38:	0800af65 	.word	0x0800af65
 800af3c:	2300      	movs	r3, #0
 800af3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af42:	e2ba      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800af44:	2304      	movs	r3, #4
 800af46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af4a:	e2b6      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800af4c:	2308      	movs	r3, #8
 800af4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af52:	e2b2      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800af54:	2310      	movs	r3, #16
 800af56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af5a:	e2ae      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800af5c:	2320      	movs	r3, #32
 800af5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af62:	e2aa      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800af64:	2340      	movs	r3, #64	@ 0x40
 800af66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af6a:	e2a6      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800af6c:	2380      	movs	r3, #128	@ 0x80
 800af6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af72:	e2a2      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800af74:	697b      	ldr	r3, [r7, #20]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	4a35      	ldr	r2, [pc, #212]	@ (800b050 <UART_SetConfig+0x344>)
 800af7a:	4293      	cmp	r3, r2
 800af7c:	d130      	bne.n	800afe0 <UART_SetConfig+0x2d4>
 800af7e:	4b31      	ldr	r3, [pc, #196]	@ (800b044 <UART_SetConfig+0x338>)
 800af80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af82:	f003 0307 	and.w	r3, r3, #7
 800af86:	2b05      	cmp	r3, #5
 800af88:	d826      	bhi.n	800afd8 <UART_SetConfig+0x2cc>
 800af8a:	a201      	add	r2, pc, #4	@ (adr r2, 800af90 <UART_SetConfig+0x284>)
 800af8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af90:	0800afa9 	.word	0x0800afa9
 800af94:	0800afb1 	.word	0x0800afb1
 800af98:	0800afb9 	.word	0x0800afb9
 800af9c:	0800afc1 	.word	0x0800afc1
 800afa0:	0800afc9 	.word	0x0800afc9
 800afa4:	0800afd1 	.word	0x0800afd1
 800afa8:	2300      	movs	r3, #0
 800afaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afae:	e284      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800afb0:	2304      	movs	r3, #4
 800afb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afb6:	e280      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800afb8:	2308      	movs	r3, #8
 800afba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afbe:	e27c      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800afc0:	2310      	movs	r3, #16
 800afc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afc6:	e278      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800afc8:	2320      	movs	r3, #32
 800afca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afce:	e274      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800afd0:	2340      	movs	r3, #64	@ 0x40
 800afd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afd6:	e270      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800afd8:	2380      	movs	r3, #128	@ 0x80
 800afda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afde:	e26c      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800afe0:	697b      	ldr	r3, [r7, #20]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	4a1b      	ldr	r2, [pc, #108]	@ (800b054 <UART_SetConfig+0x348>)
 800afe6:	4293      	cmp	r3, r2
 800afe8:	d142      	bne.n	800b070 <UART_SetConfig+0x364>
 800afea:	4b16      	ldr	r3, [pc, #88]	@ (800b044 <UART_SetConfig+0x338>)
 800afec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afee:	f003 0307 	and.w	r3, r3, #7
 800aff2:	2b05      	cmp	r3, #5
 800aff4:	d838      	bhi.n	800b068 <UART_SetConfig+0x35c>
 800aff6:	a201      	add	r2, pc, #4	@ (adr r2, 800affc <UART_SetConfig+0x2f0>)
 800aff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800affc:	0800b015 	.word	0x0800b015
 800b000:	0800b01d 	.word	0x0800b01d
 800b004:	0800b025 	.word	0x0800b025
 800b008:	0800b02d 	.word	0x0800b02d
 800b00c:	0800b059 	.word	0x0800b059
 800b010:	0800b061 	.word	0x0800b061
 800b014:	2300      	movs	r3, #0
 800b016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b01a:	e24e      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b01c:	2304      	movs	r3, #4
 800b01e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b022:	e24a      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b024:	2308      	movs	r3, #8
 800b026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b02a:	e246      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b02c:	2310      	movs	r3, #16
 800b02e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b032:	e242      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b034:	cfff69f3 	.word	0xcfff69f3
 800b038:	58000c00 	.word	0x58000c00
 800b03c:	11fff4ff 	.word	0x11fff4ff
 800b040:	40011000 	.word	0x40011000
 800b044:	58024400 	.word	0x58024400
 800b048:	40004400 	.word	0x40004400
 800b04c:	40004800 	.word	0x40004800
 800b050:	40004c00 	.word	0x40004c00
 800b054:	40005000 	.word	0x40005000
 800b058:	2320      	movs	r3, #32
 800b05a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b05e:	e22c      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b060:	2340      	movs	r3, #64	@ 0x40
 800b062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b066:	e228      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b068:	2380      	movs	r3, #128	@ 0x80
 800b06a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b06e:	e224      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b070:	697b      	ldr	r3, [r7, #20]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	4ab1      	ldr	r2, [pc, #708]	@ (800b33c <UART_SetConfig+0x630>)
 800b076:	4293      	cmp	r3, r2
 800b078:	d176      	bne.n	800b168 <UART_SetConfig+0x45c>
 800b07a:	4bb1      	ldr	r3, [pc, #708]	@ (800b340 <UART_SetConfig+0x634>)
 800b07c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b07e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b082:	2b28      	cmp	r3, #40	@ 0x28
 800b084:	d86c      	bhi.n	800b160 <UART_SetConfig+0x454>
 800b086:	a201      	add	r2, pc, #4	@ (adr r2, 800b08c <UART_SetConfig+0x380>)
 800b088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b08c:	0800b131 	.word	0x0800b131
 800b090:	0800b161 	.word	0x0800b161
 800b094:	0800b161 	.word	0x0800b161
 800b098:	0800b161 	.word	0x0800b161
 800b09c:	0800b161 	.word	0x0800b161
 800b0a0:	0800b161 	.word	0x0800b161
 800b0a4:	0800b161 	.word	0x0800b161
 800b0a8:	0800b161 	.word	0x0800b161
 800b0ac:	0800b139 	.word	0x0800b139
 800b0b0:	0800b161 	.word	0x0800b161
 800b0b4:	0800b161 	.word	0x0800b161
 800b0b8:	0800b161 	.word	0x0800b161
 800b0bc:	0800b161 	.word	0x0800b161
 800b0c0:	0800b161 	.word	0x0800b161
 800b0c4:	0800b161 	.word	0x0800b161
 800b0c8:	0800b161 	.word	0x0800b161
 800b0cc:	0800b141 	.word	0x0800b141
 800b0d0:	0800b161 	.word	0x0800b161
 800b0d4:	0800b161 	.word	0x0800b161
 800b0d8:	0800b161 	.word	0x0800b161
 800b0dc:	0800b161 	.word	0x0800b161
 800b0e0:	0800b161 	.word	0x0800b161
 800b0e4:	0800b161 	.word	0x0800b161
 800b0e8:	0800b161 	.word	0x0800b161
 800b0ec:	0800b149 	.word	0x0800b149
 800b0f0:	0800b161 	.word	0x0800b161
 800b0f4:	0800b161 	.word	0x0800b161
 800b0f8:	0800b161 	.word	0x0800b161
 800b0fc:	0800b161 	.word	0x0800b161
 800b100:	0800b161 	.word	0x0800b161
 800b104:	0800b161 	.word	0x0800b161
 800b108:	0800b161 	.word	0x0800b161
 800b10c:	0800b151 	.word	0x0800b151
 800b110:	0800b161 	.word	0x0800b161
 800b114:	0800b161 	.word	0x0800b161
 800b118:	0800b161 	.word	0x0800b161
 800b11c:	0800b161 	.word	0x0800b161
 800b120:	0800b161 	.word	0x0800b161
 800b124:	0800b161 	.word	0x0800b161
 800b128:	0800b161 	.word	0x0800b161
 800b12c:	0800b159 	.word	0x0800b159
 800b130:	2301      	movs	r3, #1
 800b132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b136:	e1c0      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b138:	2304      	movs	r3, #4
 800b13a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b13e:	e1bc      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b140:	2308      	movs	r3, #8
 800b142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b146:	e1b8      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b148:	2310      	movs	r3, #16
 800b14a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b14e:	e1b4      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b150:	2320      	movs	r3, #32
 800b152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b156:	e1b0      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b158:	2340      	movs	r3, #64	@ 0x40
 800b15a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b15e:	e1ac      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b160:	2380      	movs	r3, #128	@ 0x80
 800b162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b166:	e1a8      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b168:	697b      	ldr	r3, [r7, #20]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	4a75      	ldr	r2, [pc, #468]	@ (800b344 <UART_SetConfig+0x638>)
 800b16e:	4293      	cmp	r3, r2
 800b170:	d130      	bne.n	800b1d4 <UART_SetConfig+0x4c8>
 800b172:	4b73      	ldr	r3, [pc, #460]	@ (800b340 <UART_SetConfig+0x634>)
 800b174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b176:	f003 0307 	and.w	r3, r3, #7
 800b17a:	2b05      	cmp	r3, #5
 800b17c:	d826      	bhi.n	800b1cc <UART_SetConfig+0x4c0>
 800b17e:	a201      	add	r2, pc, #4	@ (adr r2, 800b184 <UART_SetConfig+0x478>)
 800b180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b184:	0800b19d 	.word	0x0800b19d
 800b188:	0800b1a5 	.word	0x0800b1a5
 800b18c:	0800b1ad 	.word	0x0800b1ad
 800b190:	0800b1b5 	.word	0x0800b1b5
 800b194:	0800b1bd 	.word	0x0800b1bd
 800b198:	0800b1c5 	.word	0x0800b1c5
 800b19c:	2300      	movs	r3, #0
 800b19e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1a2:	e18a      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b1a4:	2304      	movs	r3, #4
 800b1a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1aa:	e186      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b1ac:	2308      	movs	r3, #8
 800b1ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1b2:	e182      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b1b4:	2310      	movs	r3, #16
 800b1b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1ba:	e17e      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b1bc:	2320      	movs	r3, #32
 800b1be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1c2:	e17a      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b1c4:	2340      	movs	r3, #64	@ 0x40
 800b1c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1ca:	e176      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b1cc:	2380      	movs	r3, #128	@ 0x80
 800b1ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1d2:	e172      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b1d4:	697b      	ldr	r3, [r7, #20]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	4a5b      	ldr	r2, [pc, #364]	@ (800b348 <UART_SetConfig+0x63c>)
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	d130      	bne.n	800b240 <UART_SetConfig+0x534>
 800b1de:	4b58      	ldr	r3, [pc, #352]	@ (800b340 <UART_SetConfig+0x634>)
 800b1e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1e2:	f003 0307 	and.w	r3, r3, #7
 800b1e6:	2b05      	cmp	r3, #5
 800b1e8:	d826      	bhi.n	800b238 <UART_SetConfig+0x52c>
 800b1ea:	a201      	add	r2, pc, #4	@ (adr r2, 800b1f0 <UART_SetConfig+0x4e4>)
 800b1ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1f0:	0800b209 	.word	0x0800b209
 800b1f4:	0800b211 	.word	0x0800b211
 800b1f8:	0800b219 	.word	0x0800b219
 800b1fc:	0800b221 	.word	0x0800b221
 800b200:	0800b229 	.word	0x0800b229
 800b204:	0800b231 	.word	0x0800b231
 800b208:	2300      	movs	r3, #0
 800b20a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b20e:	e154      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b210:	2304      	movs	r3, #4
 800b212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b216:	e150      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b218:	2308      	movs	r3, #8
 800b21a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b21e:	e14c      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b220:	2310      	movs	r3, #16
 800b222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b226:	e148      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b228:	2320      	movs	r3, #32
 800b22a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b22e:	e144      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b230:	2340      	movs	r3, #64	@ 0x40
 800b232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b236:	e140      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b238:	2380      	movs	r3, #128	@ 0x80
 800b23a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b23e:	e13c      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b240:	697b      	ldr	r3, [r7, #20]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	4a41      	ldr	r2, [pc, #260]	@ (800b34c <UART_SetConfig+0x640>)
 800b246:	4293      	cmp	r3, r2
 800b248:	f040 8082 	bne.w	800b350 <UART_SetConfig+0x644>
 800b24c:	4b3c      	ldr	r3, [pc, #240]	@ (800b340 <UART_SetConfig+0x634>)
 800b24e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b250:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b254:	2b28      	cmp	r3, #40	@ 0x28
 800b256:	d86d      	bhi.n	800b334 <UART_SetConfig+0x628>
 800b258:	a201      	add	r2, pc, #4	@ (adr r2, 800b260 <UART_SetConfig+0x554>)
 800b25a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b25e:	bf00      	nop
 800b260:	0800b305 	.word	0x0800b305
 800b264:	0800b335 	.word	0x0800b335
 800b268:	0800b335 	.word	0x0800b335
 800b26c:	0800b335 	.word	0x0800b335
 800b270:	0800b335 	.word	0x0800b335
 800b274:	0800b335 	.word	0x0800b335
 800b278:	0800b335 	.word	0x0800b335
 800b27c:	0800b335 	.word	0x0800b335
 800b280:	0800b30d 	.word	0x0800b30d
 800b284:	0800b335 	.word	0x0800b335
 800b288:	0800b335 	.word	0x0800b335
 800b28c:	0800b335 	.word	0x0800b335
 800b290:	0800b335 	.word	0x0800b335
 800b294:	0800b335 	.word	0x0800b335
 800b298:	0800b335 	.word	0x0800b335
 800b29c:	0800b335 	.word	0x0800b335
 800b2a0:	0800b315 	.word	0x0800b315
 800b2a4:	0800b335 	.word	0x0800b335
 800b2a8:	0800b335 	.word	0x0800b335
 800b2ac:	0800b335 	.word	0x0800b335
 800b2b0:	0800b335 	.word	0x0800b335
 800b2b4:	0800b335 	.word	0x0800b335
 800b2b8:	0800b335 	.word	0x0800b335
 800b2bc:	0800b335 	.word	0x0800b335
 800b2c0:	0800b31d 	.word	0x0800b31d
 800b2c4:	0800b335 	.word	0x0800b335
 800b2c8:	0800b335 	.word	0x0800b335
 800b2cc:	0800b335 	.word	0x0800b335
 800b2d0:	0800b335 	.word	0x0800b335
 800b2d4:	0800b335 	.word	0x0800b335
 800b2d8:	0800b335 	.word	0x0800b335
 800b2dc:	0800b335 	.word	0x0800b335
 800b2e0:	0800b325 	.word	0x0800b325
 800b2e4:	0800b335 	.word	0x0800b335
 800b2e8:	0800b335 	.word	0x0800b335
 800b2ec:	0800b335 	.word	0x0800b335
 800b2f0:	0800b335 	.word	0x0800b335
 800b2f4:	0800b335 	.word	0x0800b335
 800b2f8:	0800b335 	.word	0x0800b335
 800b2fc:	0800b335 	.word	0x0800b335
 800b300:	0800b32d 	.word	0x0800b32d
 800b304:	2301      	movs	r3, #1
 800b306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b30a:	e0d6      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b30c:	2304      	movs	r3, #4
 800b30e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b312:	e0d2      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b314:	2308      	movs	r3, #8
 800b316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b31a:	e0ce      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b31c:	2310      	movs	r3, #16
 800b31e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b322:	e0ca      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b324:	2320      	movs	r3, #32
 800b326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b32a:	e0c6      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b32c:	2340      	movs	r3, #64	@ 0x40
 800b32e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b332:	e0c2      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b334:	2380      	movs	r3, #128	@ 0x80
 800b336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b33a:	e0be      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b33c:	40011400 	.word	0x40011400
 800b340:	58024400 	.word	0x58024400
 800b344:	40007800 	.word	0x40007800
 800b348:	40007c00 	.word	0x40007c00
 800b34c:	40011800 	.word	0x40011800
 800b350:	697b      	ldr	r3, [r7, #20]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	4aad      	ldr	r2, [pc, #692]	@ (800b60c <UART_SetConfig+0x900>)
 800b356:	4293      	cmp	r3, r2
 800b358:	d176      	bne.n	800b448 <UART_SetConfig+0x73c>
 800b35a:	4bad      	ldr	r3, [pc, #692]	@ (800b610 <UART_SetConfig+0x904>)
 800b35c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b35e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b362:	2b28      	cmp	r3, #40	@ 0x28
 800b364:	d86c      	bhi.n	800b440 <UART_SetConfig+0x734>
 800b366:	a201      	add	r2, pc, #4	@ (adr r2, 800b36c <UART_SetConfig+0x660>)
 800b368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b36c:	0800b411 	.word	0x0800b411
 800b370:	0800b441 	.word	0x0800b441
 800b374:	0800b441 	.word	0x0800b441
 800b378:	0800b441 	.word	0x0800b441
 800b37c:	0800b441 	.word	0x0800b441
 800b380:	0800b441 	.word	0x0800b441
 800b384:	0800b441 	.word	0x0800b441
 800b388:	0800b441 	.word	0x0800b441
 800b38c:	0800b419 	.word	0x0800b419
 800b390:	0800b441 	.word	0x0800b441
 800b394:	0800b441 	.word	0x0800b441
 800b398:	0800b441 	.word	0x0800b441
 800b39c:	0800b441 	.word	0x0800b441
 800b3a0:	0800b441 	.word	0x0800b441
 800b3a4:	0800b441 	.word	0x0800b441
 800b3a8:	0800b441 	.word	0x0800b441
 800b3ac:	0800b421 	.word	0x0800b421
 800b3b0:	0800b441 	.word	0x0800b441
 800b3b4:	0800b441 	.word	0x0800b441
 800b3b8:	0800b441 	.word	0x0800b441
 800b3bc:	0800b441 	.word	0x0800b441
 800b3c0:	0800b441 	.word	0x0800b441
 800b3c4:	0800b441 	.word	0x0800b441
 800b3c8:	0800b441 	.word	0x0800b441
 800b3cc:	0800b429 	.word	0x0800b429
 800b3d0:	0800b441 	.word	0x0800b441
 800b3d4:	0800b441 	.word	0x0800b441
 800b3d8:	0800b441 	.word	0x0800b441
 800b3dc:	0800b441 	.word	0x0800b441
 800b3e0:	0800b441 	.word	0x0800b441
 800b3e4:	0800b441 	.word	0x0800b441
 800b3e8:	0800b441 	.word	0x0800b441
 800b3ec:	0800b431 	.word	0x0800b431
 800b3f0:	0800b441 	.word	0x0800b441
 800b3f4:	0800b441 	.word	0x0800b441
 800b3f8:	0800b441 	.word	0x0800b441
 800b3fc:	0800b441 	.word	0x0800b441
 800b400:	0800b441 	.word	0x0800b441
 800b404:	0800b441 	.word	0x0800b441
 800b408:	0800b441 	.word	0x0800b441
 800b40c:	0800b439 	.word	0x0800b439
 800b410:	2301      	movs	r3, #1
 800b412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b416:	e050      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b418:	2304      	movs	r3, #4
 800b41a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b41e:	e04c      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b420:	2308      	movs	r3, #8
 800b422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b426:	e048      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b428:	2310      	movs	r3, #16
 800b42a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b42e:	e044      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b430:	2320      	movs	r3, #32
 800b432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b436:	e040      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b438:	2340      	movs	r3, #64	@ 0x40
 800b43a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b43e:	e03c      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b440:	2380      	movs	r3, #128	@ 0x80
 800b442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b446:	e038      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b448:	697b      	ldr	r3, [r7, #20]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	4a71      	ldr	r2, [pc, #452]	@ (800b614 <UART_SetConfig+0x908>)
 800b44e:	4293      	cmp	r3, r2
 800b450:	d130      	bne.n	800b4b4 <UART_SetConfig+0x7a8>
 800b452:	4b6f      	ldr	r3, [pc, #444]	@ (800b610 <UART_SetConfig+0x904>)
 800b454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b456:	f003 0307 	and.w	r3, r3, #7
 800b45a:	2b05      	cmp	r3, #5
 800b45c:	d826      	bhi.n	800b4ac <UART_SetConfig+0x7a0>
 800b45e:	a201      	add	r2, pc, #4	@ (adr r2, 800b464 <UART_SetConfig+0x758>)
 800b460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b464:	0800b47d 	.word	0x0800b47d
 800b468:	0800b485 	.word	0x0800b485
 800b46c:	0800b48d 	.word	0x0800b48d
 800b470:	0800b495 	.word	0x0800b495
 800b474:	0800b49d 	.word	0x0800b49d
 800b478:	0800b4a5 	.word	0x0800b4a5
 800b47c:	2302      	movs	r3, #2
 800b47e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b482:	e01a      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b484:	2304      	movs	r3, #4
 800b486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b48a:	e016      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b48c:	2308      	movs	r3, #8
 800b48e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b492:	e012      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b494:	2310      	movs	r3, #16
 800b496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b49a:	e00e      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b49c:	2320      	movs	r3, #32
 800b49e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4a2:	e00a      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b4a4:	2340      	movs	r3, #64	@ 0x40
 800b4a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4aa:	e006      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b4ac:	2380      	movs	r3, #128	@ 0x80
 800b4ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4b2:	e002      	b.n	800b4ba <UART_SetConfig+0x7ae>
 800b4b4:	2380      	movs	r3, #128	@ 0x80
 800b4b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b4ba:	697b      	ldr	r3, [r7, #20]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	4a55      	ldr	r2, [pc, #340]	@ (800b614 <UART_SetConfig+0x908>)
 800b4c0:	4293      	cmp	r3, r2
 800b4c2:	f040 80f8 	bne.w	800b6b6 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b4c6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b4ca:	2b20      	cmp	r3, #32
 800b4cc:	dc46      	bgt.n	800b55c <UART_SetConfig+0x850>
 800b4ce:	2b02      	cmp	r3, #2
 800b4d0:	db75      	blt.n	800b5be <UART_SetConfig+0x8b2>
 800b4d2:	3b02      	subs	r3, #2
 800b4d4:	2b1e      	cmp	r3, #30
 800b4d6:	d872      	bhi.n	800b5be <UART_SetConfig+0x8b2>
 800b4d8:	a201      	add	r2, pc, #4	@ (adr r2, 800b4e0 <UART_SetConfig+0x7d4>)
 800b4da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4de:	bf00      	nop
 800b4e0:	0800b563 	.word	0x0800b563
 800b4e4:	0800b5bf 	.word	0x0800b5bf
 800b4e8:	0800b56b 	.word	0x0800b56b
 800b4ec:	0800b5bf 	.word	0x0800b5bf
 800b4f0:	0800b5bf 	.word	0x0800b5bf
 800b4f4:	0800b5bf 	.word	0x0800b5bf
 800b4f8:	0800b57b 	.word	0x0800b57b
 800b4fc:	0800b5bf 	.word	0x0800b5bf
 800b500:	0800b5bf 	.word	0x0800b5bf
 800b504:	0800b5bf 	.word	0x0800b5bf
 800b508:	0800b5bf 	.word	0x0800b5bf
 800b50c:	0800b5bf 	.word	0x0800b5bf
 800b510:	0800b5bf 	.word	0x0800b5bf
 800b514:	0800b5bf 	.word	0x0800b5bf
 800b518:	0800b58b 	.word	0x0800b58b
 800b51c:	0800b5bf 	.word	0x0800b5bf
 800b520:	0800b5bf 	.word	0x0800b5bf
 800b524:	0800b5bf 	.word	0x0800b5bf
 800b528:	0800b5bf 	.word	0x0800b5bf
 800b52c:	0800b5bf 	.word	0x0800b5bf
 800b530:	0800b5bf 	.word	0x0800b5bf
 800b534:	0800b5bf 	.word	0x0800b5bf
 800b538:	0800b5bf 	.word	0x0800b5bf
 800b53c:	0800b5bf 	.word	0x0800b5bf
 800b540:	0800b5bf 	.word	0x0800b5bf
 800b544:	0800b5bf 	.word	0x0800b5bf
 800b548:	0800b5bf 	.word	0x0800b5bf
 800b54c:	0800b5bf 	.word	0x0800b5bf
 800b550:	0800b5bf 	.word	0x0800b5bf
 800b554:	0800b5bf 	.word	0x0800b5bf
 800b558:	0800b5b1 	.word	0x0800b5b1
 800b55c:	2b40      	cmp	r3, #64	@ 0x40
 800b55e:	d02a      	beq.n	800b5b6 <UART_SetConfig+0x8aa>
 800b560:	e02d      	b.n	800b5be <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b562:	f7fe fc05 	bl	8009d70 <HAL_RCCEx_GetD3PCLK1Freq>
 800b566:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b568:	e02f      	b.n	800b5ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b56a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b56e:	4618      	mov	r0, r3
 800b570:	f7fe fc14 	bl	8009d9c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b578:	e027      	b.n	800b5ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b57a:	f107 0318 	add.w	r3, r7, #24
 800b57e:	4618      	mov	r0, r3
 800b580:	f7fe fd60 	bl	800a044 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b584:	69fb      	ldr	r3, [r7, #28]
 800b586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b588:	e01f      	b.n	800b5ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b58a:	4b21      	ldr	r3, [pc, #132]	@ (800b610 <UART_SetConfig+0x904>)
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	f003 0320 	and.w	r3, r3, #32
 800b592:	2b00      	cmp	r3, #0
 800b594:	d009      	beq.n	800b5aa <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b596:	4b1e      	ldr	r3, [pc, #120]	@ (800b610 <UART_SetConfig+0x904>)
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	08db      	lsrs	r3, r3, #3
 800b59c:	f003 0303 	and.w	r3, r3, #3
 800b5a0:	4a1d      	ldr	r2, [pc, #116]	@ (800b618 <UART_SetConfig+0x90c>)
 800b5a2:	fa22 f303 	lsr.w	r3, r2, r3
 800b5a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b5a8:	e00f      	b.n	800b5ca <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b5aa:	4b1b      	ldr	r3, [pc, #108]	@ (800b618 <UART_SetConfig+0x90c>)
 800b5ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b5ae:	e00c      	b.n	800b5ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b5b0:	4b1a      	ldr	r3, [pc, #104]	@ (800b61c <UART_SetConfig+0x910>)
 800b5b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b5b4:	e009      	b.n	800b5ca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b5b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b5ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b5bc:	e005      	b.n	800b5ca <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b5be:	2300      	movs	r3, #0
 800b5c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b5c2:	2301      	movs	r3, #1
 800b5c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b5c8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b5ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	f000 81ee 	beq.w	800b9ae <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b5d2:	697b      	ldr	r3, [r7, #20]
 800b5d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5d6:	4a12      	ldr	r2, [pc, #72]	@ (800b620 <UART_SetConfig+0x914>)
 800b5d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b5dc:	461a      	mov	r2, r3
 800b5de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5e0:	fbb3 f3f2 	udiv	r3, r3, r2
 800b5e4:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b5e6:	697b      	ldr	r3, [r7, #20]
 800b5e8:	685a      	ldr	r2, [r3, #4]
 800b5ea:	4613      	mov	r3, r2
 800b5ec:	005b      	lsls	r3, r3, #1
 800b5ee:	4413      	add	r3, r2
 800b5f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5f2:	429a      	cmp	r2, r3
 800b5f4:	d305      	bcc.n	800b602 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b5f6:	697b      	ldr	r3, [r7, #20]
 800b5f8:	685b      	ldr	r3, [r3, #4]
 800b5fa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b5fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5fe:	429a      	cmp	r2, r3
 800b600:	d910      	bls.n	800b624 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800b602:	2301      	movs	r3, #1
 800b604:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b608:	e1d1      	b.n	800b9ae <UART_SetConfig+0xca2>
 800b60a:	bf00      	nop
 800b60c:	40011c00 	.word	0x40011c00
 800b610:	58024400 	.word	0x58024400
 800b614:	58000c00 	.word	0x58000c00
 800b618:	03d09000 	.word	0x03d09000
 800b61c:	003d0900 	.word	0x003d0900
 800b620:	0801404c 	.word	0x0801404c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b626:	2200      	movs	r2, #0
 800b628:	60bb      	str	r3, [r7, #8]
 800b62a:	60fa      	str	r2, [r7, #12]
 800b62c:	697b      	ldr	r3, [r7, #20]
 800b62e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b630:	4ac0      	ldr	r2, [pc, #768]	@ (800b934 <UART_SetConfig+0xc28>)
 800b632:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b636:	b29b      	uxth	r3, r3
 800b638:	2200      	movs	r2, #0
 800b63a:	603b      	str	r3, [r7, #0]
 800b63c:	607a      	str	r2, [r7, #4]
 800b63e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b642:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b646:	f7f5 f867 	bl	8000718 <__aeabi_uldivmod>
 800b64a:	4602      	mov	r2, r0
 800b64c:	460b      	mov	r3, r1
 800b64e:	4610      	mov	r0, r2
 800b650:	4619      	mov	r1, r3
 800b652:	f04f 0200 	mov.w	r2, #0
 800b656:	f04f 0300 	mov.w	r3, #0
 800b65a:	020b      	lsls	r3, r1, #8
 800b65c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b660:	0202      	lsls	r2, r0, #8
 800b662:	6979      	ldr	r1, [r7, #20]
 800b664:	6849      	ldr	r1, [r1, #4]
 800b666:	0849      	lsrs	r1, r1, #1
 800b668:	2000      	movs	r0, #0
 800b66a:	460c      	mov	r4, r1
 800b66c:	4605      	mov	r5, r0
 800b66e:	eb12 0804 	adds.w	r8, r2, r4
 800b672:	eb43 0905 	adc.w	r9, r3, r5
 800b676:	697b      	ldr	r3, [r7, #20]
 800b678:	685b      	ldr	r3, [r3, #4]
 800b67a:	2200      	movs	r2, #0
 800b67c:	469a      	mov	sl, r3
 800b67e:	4693      	mov	fp, r2
 800b680:	4652      	mov	r2, sl
 800b682:	465b      	mov	r3, fp
 800b684:	4640      	mov	r0, r8
 800b686:	4649      	mov	r1, r9
 800b688:	f7f5 f846 	bl	8000718 <__aeabi_uldivmod>
 800b68c:	4602      	mov	r2, r0
 800b68e:	460b      	mov	r3, r1
 800b690:	4613      	mov	r3, r2
 800b692:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b696:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b69a:	d308      	bcc.n	800b6ae <UART_SetConfig+0x9a2>
 800b69c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b69e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b6a2:	d204      	bcs.n	800b6ae <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800b6a4:	697b      	ldr	r3, [r7, #20]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b6aa:	60da      	str	r2, [r3, #12]
 800b6ac:	e17f      	b.n	800b9ae <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800b6ae:	2301      	movs	r3, #1
 800b6b0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b6b4:	e17b      	b.n	800b9ae <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b6b6:	697b      	ldr	r3, [r7, #20]
 800b6b8:	69db      	ldr	r3, [r3, #28]
 800b6ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b6be:	f040 80bd 	bne.w	800b83c <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800b6c2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b6c6:	2b20      	cmp	r3, #32
 800b6c8:	dc48      	bgt.n	800b75c <UART_SetConfig+0xa50>
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	db7b      	blt.n	800b7c6 <UART_SetConfig+0xaba>
 800b6ce:	2b20      	cmp	r3, #32
 800b6d0:	d879      	bhi.n	800b7c6 <UART_SetConfig+0xaba>
 800b6d2:	a201      	add	r2, pc, #4	@ (adr r2, 800b6d8 <UART_SetConfig+0x9cc>)
 800b6d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6d8:	0800b763 	.word	0x0800b763
 800b6dc:	0800b76b 	.word	0x0800b76b
 800b6e0:	0800b7c7 	.word	0x0800b7c7
 800b6e4:	0800b7c7 	.word	0x0800b7c7
 800b6e8:	0800b773 	.word	0x0800b773
 800b6ec:	0800b7c7 	.word	0x0800b7c7
 800b6f0:	0800b7c7 	.word	0x0800b7c7
 800b6f4:	0800b7c7 	.word	0x0800b7c7
 800b6f8:	0800b783 	.word	0x0800b783
 800b6fc:	0800b7c7 	.word	0x0800b7c7
 800b700:	0800b7c7 	.word	0x0800b7c7
 800b704:	0800b7c7 	.word	0x0800b7c7
 800b708:	0800b7c7 	.word	0x0800b7c7
 800b70c:	0800b7c7 	.word	0x0800b7c7
 800b710:	0800b7c7 	.word	0x0800b7c7
 800b714:	0800b7c7 	.word	0x0800b7c7
 800b718:	0800b793 	.word	0x0800b793
 800b71c:	0800b7c7 	.word	0x0800b7c7
 800b720:	0800b7c7 	.word	0x0800b7c7
 800b724:	0800b7c7 	.word	0x0800b7c7
 800b728:	0800b7c7 	.word	0x0800b7c7
 800b72c:	0800b7c7 	.word	0x0800b7c7
 800b730:	0800b7c7 	.word	0x0800b7c7
 800b734:	0800b7c7 	.word	0x0800b7c7
 800b738:	0800b7c7 	.word	0x0800b7c7
 800b73c:	0800b7c7 	.word	0x0800b7c7
 800b740:	0800b7c7 	.word	0x0800b7c7
 800b744:	0800b7c7 	.word	0x0800b7c7
 800b748:	0800b7c7 	.word	0x0800b7c7
 800b74c:	0800b7c7 	.word	0x0800b7c7
 800b750:	0800b7c7 	.word	0x0800b7c7
 800b754:	0800b7c7 	.word	0x0800b7c7
 800b758:	0800b7b9 	.word	0x0800b7b9
 800b75c:	2b40      	cmp	r3, #64	@ 0x40
 800b75e:	d02e      	beq.n	800b7be <UART_SetConfig+0xab2>
 800b760:	e031      	b.n	800b7c6 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b762:	f7fd f8d9 	bl	8008918 <HAL_RCC_GetPCLK1Freq>
 800b766:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b768:	e033      	b.n	800b7d2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b76a:	f7fd f8eb 	bl	8008944 <HAL_RCC_GetPCLK2Freq>
 800b76e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b770:	e02f      	b.n	800b7d2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b772:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b776:	4618      	mov	r0, r3
 800b778:	f7fe fb10 	bl	8009d9c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b77c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b77e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b780:	e027      	b.n	800b7d2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b782:	f107 0318 	add.w	r3, r7, #24
 800b786:	4618      	mov	r0, r3
 800b788:	f7fe fc5c 	bl	800a044 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b78c:	69fb      	ldr	r3, [r7, #28]
 800b78e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b790:	e01f      	b.n	800b7d2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b792:	4b69      	ldr	r3, [pc, #420]	@ (800b938 <UART_SetConfig+0xc2c>)
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	f003 0320 	and.w	r3, r3, #32
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d009      	beq.n	800b7b2 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b79e:	4b66      	ldr	r3, [pc, #408]	@ (800b938 <UART_SetConfig+0xc2c>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	08db      	lsrs	r3, r3, #3
 800b7a4:	f003 0303 	and.w	r3, r3, #3
 800b7a8:	4a64      	ldr	r2, [pc, #400]	@ (800b93c <UART_SetConfig+0xc30>)
 800b7aa:	fa22 f303 	lsr.w	r3, r2, r3
 800b7ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b7b0:	e00f      	b.n	800b7d2 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800b7b2:	4b62      	ldr	r3, [pc, #392]	@ (800b93c <UART_SetConfig+0xc30>)
 800b7b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b7b6:	e00c      	b.n	800b7d2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b7b8:	4b61      	ldr	r3, [pc, #388]	@ (800b940 <UART_SetConfig+0xc34>)
 800b7ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b7bc:	e009      	b.n	800b7d2 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b7be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b7c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b7c4:	e005      	b.n	800b7d2 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b7ca:	2301      	movs	r3, #1
 800b7cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b7d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b7d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	f000 80ea 	beq.w	800b9ae <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b7da:	697b      	ldr	r3, [r7, #20]
 800b7dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7de:	4a55      	ldr	r2, [pc, #340]	@ (800b934 <UART_SetConfig+0xc28>)
 800b7e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b7e4:	461a      	mov	r2, r3
 800b7e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b7e8:	fbb3 f3f2 	udiv	r3, r3, r2
 800b7ec:	005a      	lsls	r2, r3, #1
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	685b      	ldr	r3, [r3, #4]
 800b7f2:	085b      	lsrs	r3, r3, #1
 800b7f4:	441a      	add	r2, r3
 800b7f6:	697b      	ldr	r3, [r7, #20]
 800b7f8:	685b      	ldr	r3, [r3, #4]
 800b7fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b802:	2b0f      	cmp	r3, #15
 800b804:	d916      	bls.n	800b834 <UART_SetConfig+0xb28>
 800b806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b808:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b80c:	d212      	bcs.n	800b834 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b80e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b810:	b29b      	uxth	r3, r3
 800b812:	f023 030f 	bic.w	r3, r3, #15
 800b816:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b81a:	085b      	lsrs	r3, r3, #1
 800b81c:	b29b      	uxth	r3, r3
 800b81e:	f003 0307 	and.w	r3, r3, #7
 800b822:	b29a      	uxth	r2, r3
 800b824:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b826:	4313      	orrs	r3, r2
 800b828:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800b82a:	697b      	ldr	r3, [r7, #20]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b830:	60da      	str	r2, [r3, #12]
 800b832:	e0bc      	b.n	800b9ae <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800b834:	2301      	movs	r3, #1
 800b836:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b83a:	e0b8      	b.n	800b9ae <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b83c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b840:	2b20      	cmp	r3, #32
 800b842:	dc4b      	bgt.n	800b8dc <UART_SetConfig+0xbd0>
 800b844:	2b00      	cmp	r3, #0
 800b846:	f2c0 8087 	blt.w	800b958 <UART_SetConfig+0xc4c>
 800b84a:	2b20      	cmp	r3, #32
 800b84c:	f200 8084 	bhi.w	800b958 <UART_SetConfig+0xc4c>
 800b850:	a201      	add	r2, pc, #4	@ (adr r2, 800b858 <UART_SetConfig+0xb4c>)
 800b852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b856:	bf00      	nop
 800b858:	0800b8e3 	.word	0x0800b8e3
 800b85c:	0800b8eb 	.word	0x0800b8eb
 800b860:	0800b959 	.word	0x0800b959
 800b864:	0800b959 	.word	0x0800b959
 800b868:	0800b8f3 	.word	0x0800b8f3
 800b86c:	0800b959 	.word	0x0800b959
 800b870:	0800b959 	.word	0x0800b959
 800b874:	0800b959 	.word	0x0800b959
 800b878:	0800b903 	.word	0x0800b903
 800b87c:	0800b959 	.word	0x0800b959
 800b880:	0800b959 	.word	0x0800b959
 800b884:	0800b959 	.word	0x0800b959
 800b888:	0800b959 	.word	0x0800b959
 800b88c:	0800b959 	.word	0x0800b959
 800b890:	0800b959 	.word	0x0800b959
 800b894:	0800b959 	.word	0x0800b959
 800b898:	0800b913 	.word	0x0800b913
 800b89c:	0800b959 	.word	0x0800b959
 800b8a0:	0800b959 	.word	0x0800b959
 800b8a4:	0800b959 	.word	0x0800b959
 800b8a8:	0800b959 	.word	0x0800b959
 800b8ac:	0800b959 	.word	0x0800b959
 800b8b0:	0800b959 	.word	0x0800b959
 800b8b4:	0800b959 	.word	0x0800b959
 800b8b8:	0800b959 	.word	0x0800b959
 800b8bc:	0800b959 	.word	0x0800b959
 800b8c0:	0800b959 	.word	0x0800b959
 800b8c4:	0800b959 	.word	0x0800b959
 800b8c8:	0800b959 	.word	0x0800b959
 800b8cc:	0800b959 	.word	0x0800b959
 800b8d0:	0800b959 	.word	0x0800b959
 800b8d4:	0800b959 	.word	0x0800b959
 800b8d8:	0800b94b 	.word	0x0800b94b
 800b8dc:	2b40      	cmp	r3, #64	@ 0x40
 800b8de:	d037      	beq.n	800b950 <UART_SetConfig+0xc44>
 800b8e0:	e03a      	b.n	800b958 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b8e2:	f7fd f819 	bl	8008918 <HAL_RCC_GetPCLK1Freq>
 800b8e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b8e8:	e03c      	b.n	800b964 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b8ea:	f7fd f82b 	bl	8008944 <HAL_RCC_GetPCLK2Freq>
 800b8ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b8f0:	e038      	b.n	800b964 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b8f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	f7fe fa50 	bl	8009d9c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b8fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b900:	e030      	b.n	800b964 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b902:	f107 0318 	add.w	r3, r7, #24
 800b906:	4618      	mov	r0, r3
 800b908:	f7fe fb9c 	bl	800a044 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b90c:	69fb      	ldr	r3, [r7, #28]
 800b90e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b910:	e028      	b.n	800b964 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b912:	4b09      	ldr	r3, [pc, #36]	@ (800b938 <UART_SetConfig+0xc2c>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	f003 0320 	and.w	r3, r3, #32
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d012      	beq.n	800b944 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b91e:	4b06      	ldr	r3, [pc, #24]	@ (800b938 <UART_SetConfig+0xc2c>)
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	08db      	lsrs	r3, r3, #3
 800b924:	f003 0303 	and.w	r3, r3, #3
 800b928:	4a04      	ldr	r2, [pc, #16]	@ (800b93c <UART_SetConfig+0xc30>)
 800b92a:	fa22 f303 	lsr.w	r3, r2, r3
 800b92e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b930:	e018      	b.n	800b964 <UART_SetConfig+0xc58>
 800b932:	bf00      	nop
 800b934:	0801404c 	.word	0x0801404c
 800b938:	58024400 	.word	0x58024400
 800b93c:	03d09000 	.word	0x03d09000
 800b940:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800b944:	4b24      	ldr	r3, [pc, #144]	@ (800b9d8 <UART_SetConfig+0xccc>)
 800b946:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b948:	e00c      	b.n	800b964 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b94a:	4b24      	ldr	r3, [pc, #144]	@ (800b9dc <UART_SetConfig+0xcd0>)
 800b94c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b94e:	e009      	b.n	800b964 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b950:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b954:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b956:	e005      	b.n	800b964 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800b958:	2300      	movs	r3, #0
 800b95a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b95c:	2301      	movs	r3, #1
 800b95e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b962:	bf00      	nop
    }

    if (pclk != 0U)
 800b964:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b966:	2b00      	cmp	r3, #0
 800b968:	d021      	beq.n	800b9ae <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b96a:	697b      	ldr	r3, [r7, #20]
 800b96c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b96e:	4a1c      	ldr	r2, [pc, #112]	@ (800b9e0 <UART_SetConfig+0xcd4>)
 800b970:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b974:	461a      	mov	r2, r3
 800b976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b978:	fbb3 f2f2 	udiv	r2, r3, r2
 800b97c:	697b      	ldr	r3, [r7, #20]
 800b97e:	685b      	ldr	r3, [r3, #4]
 800b980:	085b      	lsrs	r3, r3, #1
 800b982:	441a      	add	r2, r3
 800b984:	697b      	ldr	r3, [r7, #20]
 800b986:	685b      	ldr	r3, [r3, #4]
 800b988:	fbb2 f3f3 	udiv	r3, r2, r3
 800b98c:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b98e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b990:	2b0f      	cmp	r3, #15
 800b992:	d909      	bls.n	800b9a8 <UART_SetConfig+0xc9c>
 800b994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b996:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b99a:	d205      	bcs.n	800b9a8 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b99c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b99e:	b29a      	uxth	r2, r3
 800b9a0:	697b      	ldr	r3, [r7, #20]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	60da      	str	r2, [r3, #12]
 800b9a6:	e002      	b.n	800b9ae <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b9ae:	697b      	ldr	r3, [r7, #20]
 800b9b0:	2201      	movs	r2, #1
 800b9b2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b9b6:	697b      	ldr	r3, [r7, #20]
 800b9b8:	2201      	movs	r2, #1
 800b9ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b9be:	697b      	ldr	r3, [r7, #20]
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b9c4:	697b      	ldr	r3, [r7, #20]
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b9ca:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b9ce:	4618      	mov	r0, r3
 800b9d0:	3748      	adds	r7, #72	@ 0x48
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b9d8:	03d09000 	.word	0x03d09000
 800b9dc:	003d0900 	.word	0x003d0900
 800b9e0:	0801404c 	.word	0x0801404c

0800b9e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b083      	sub	sp, #12
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9f0:	f003 0308 	and.w	r3, r3, #8
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d00a      	beq.n	800ba0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	685b      	ldr	r3, [r3, #4]
 800b9fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	430a      	orrs	r2, r1
 800ba0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba12:	f003 0301 	and.w	r3, r3, #1
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d00a      	beq.n	800ba30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	685b      	ldr	r3, [r3, #4]
 800ba20:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	430a      	orrs	r2, r1
 800ba2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba34:	f003 0302 	and.w	r3, r3, #2
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d00a      	beq.n	800ba52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	685b      	ldr	r3, [r3, #4]
 800ba42:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	430a      	orrs	r2, r1
 800ba50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba56:	f003 0304 	and.w	r3, r3, #4
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d00a      	beq.n	800ba74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	685b      	ldr	r3, [r3, #4]
 800ba64:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	430a      	orrs	r2, r1
 800ba72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba78:	f003 0310 	and.w	r3, r3, #16
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d00a      	beq.n	800ba96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	689b      	ldr	r3, [r3, #8]
 800ba86:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	430a      	orrs	r2, r1
 800ba94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba9a:	f003 0320 	and.w	r3, r3, #32
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d00a      	beq.n	800bab8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	689b      	ldr	r3, [r3, #8]
 800baa8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	430a      	orrs	r2, r1
 800bab6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800babc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d01a      	beq.n	800bafa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	685b      	ldr	r3, [r3, #4]
 800baca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	430a      	orrs	r2, r1
 800bad8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bade:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bae2:	d10a      	bne.n	800bafa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	685b      	ldr	r3, [r3, #4]
 800baea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	430a      	orrs	r2, r1
 800baf8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bafe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d00a      	beq.n	800bb1c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	685b      	ldr	r3, [r3, #4]
 800bb0c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	430a      	orrs	r2, r1
 800bb1a:	605a      	str	r2, [r3, #4]
  }
}
 800bb1c:	bf00      	nop
 800bb1e:	370c      	adds	r7, #12
 800bb20:	46bd      	mov	sp, r7
 800bb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb26:	4770      	bx	lr

0800bb28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	b098      	sub	sp, #96	@ 0x60
 800bb2c:	af02      	add	r7, sp, #8
 800bb2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2200      	movs	r2, #0
 800bb34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bb38:	f7f6 f8da 	bl	8001cf0 <HAL_GetTick>
 800bb3c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	f003 0308 	and.w	r3, r3, #8
 800bb48:	2b08      	cmp	r3, #8
 800bb4a:	d12f      	bne.n	800bbac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bb4c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bb50:	9300      	str	r3, [sp, #0]
 800bb52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb54:	2200      	movs	r2, #0
 800bb56:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bb5a:	6878      	ldr	r0, [r7, #4]
 800bb5c:	f000 f88e 	bl	800bc7c <UART_WaitOnFlagUntilTimeout>
 800bb60:	4603      	mov	r3, r0
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d022      	beq.n	800bbac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb6e:	e853 3f00 	ldrex	r3, [r3]
 800bb72:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bb74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bb7a:	653b      	str	r3, [r7, #80]	@ 0x50
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	461a      	mov	r2, r3
 800bb82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb84:	647b      	str	r3, [r7, #68]	@ 0x44
 800bb86:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bb8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bb8c:	e841 2300 	strex	r3, r2, [r1]
 800bb90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bb92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d1e6      	bne.n	800bb66 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2220      	movs	r2, #32
 800bb9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	2200      	movs	r2, #0
 800bba4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bba8:	2303      	movs	r3, #3
 800bbaa:	e063      	b.n	800bc74 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	f003 0304 	and.w	r3, r3, #4
 800bbb6:	2b04      	cmp	r3, #4
 800bbb8:	d149      	bne.n	800bc4e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bbba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bbbe:	9300      	str	r3, [sp, #0]
 800bbc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bbc2:	2200      	movs	r2, #0
 800bbc4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800bbc8:	6878      	ldr	r0, [r7, #4]
 800bbca:	f000 f857 	bl	800bc7c <UART_WaitOnFlagUntilTimeout>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d03c      	beq.n	800bc4e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbdc:	e853 3f00 	ldrex	r3, [r3]
 800bbe0:	623b      	str	r3, [r7, #32]
   return(result);
 800bbe2:	6a3b      	ldr	r3, [r7, #32]
 800bbe4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bbe8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	461a      	mov	r2, r3
 800bbf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bbf2:	633b      	str	r3, [r7, #48]	@ 0x30
 800bbf4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbf6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bbf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bbfa:	e841 2300 	strex	r3, r2, [r1]
 800bbfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bc00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d1e6      	bne.n	800bbd4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	3308      	adds	r3, #8
 800bc0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc0e:	693b      	ldr	r3, [r7, #16]
 800bc10:	e853 3f00 	ldrex	r3, [r3]
 800bc14:	60fb      	str	r3, [r7, #12]
   return(result);
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	f023 0301 	bic.w	r3, r3, #1
 800bc1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	3308      	adds	r3, #8
 800bc24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bc26:	61fa      	str	r2, [r7, #28]
 800bc28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc2a:	69b9      	ldr	r1, [r7, #24]
 800bc2c:	69fa      	ldr	r2, [r7, #28]
 800bc2e:	e841 2300 	strex	r3, r2, [r1]
 800bc32:	617b      	str	r3, [r7, #20]
   return(result);
 800bc34:	697b      	ldr	r3, [r7, #20]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d1e5      	bne.n	800bc06 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	2220      	movs	r2, #32
 800bc3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	2200      	movs	r2, #0
 800bc46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bc4a:	2303      	movs	r3, #3
 800bc4c:	e012      	b.n	800bc74 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	2220      	movs	r2, #32
 800bc52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	2220      	movs	r2, #32
 800bc5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	2200      	movs	r2, #0
 800bc62:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2200      	movs	r2, #0
 800bc68:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bc72:	2300      	movs	r3, #0
}
 800bc74:	4618      	mov	r0, r3
 800bc76:	3758      	adds	r7, #88	@ 0x58
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	bd80      	pop	{r7, pc}

0800bc7c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b084      	sub	sp, #16
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	60f8      	str	r0, [r7, #12]
 800bc84:	60b9      	str	r1, [r7, #8]
 800bc86:	603b      	str	r3, [r7, #0]
 800bc88:	4613      	mov	r3, r2
 800bc8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bc8c:	e04f      	b.n	800bd2e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bc8e:	69bb      	ldr	r3, [r7, #24]
 800bc90:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc94:	d04b      	beq.n	800bd2e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bc96:	f7f6 f82b 	bl	8001cf0 <HAL_GetTick>
 800bc9a:	4602      	mov	r2, r0
 800bc9c:	683b      	ldr	r3, [r7, #0]
 800bc9e:	1ad3      	subs	r3, r2, r3
 800bca0:	69ba      	ldr	r2, [r7, #24]
 800bca2:	429a      	cmp	r2, r3
 800bca4:	d302      	bcc.n	800bcac <UART_WaitOnFlagUntilTimeout+0x30>
 800bca6:	69bb      	ldr	r3, [r7, #24]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d101      	bne.n	800bcb0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800bcac:	2303      	movs	r3, #3
 800bcae:	e04e      	b.n	800bd4e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	f003 0304 	and.w	r3, r3, #4
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d037      	beq.n	800bd2e <UART_WaitOnFlagUntilTimeout+0xb2>
 800bcbe:	68bb      	ldr	r3, [r7, #8]
 800bcc0:	2b80      	cmp	r3, #128	@ 0x80
 800bcc2:	d034      	beq.n	800bd2e <UART_WaitOnFlagUntilTimeout+0xb2>
 800bcc4:	68bb      	ldr	r3, [r7, #8]
 800bcc6:	2b40      	cmp	r3, #64	@ 0x40
 800bcc8:	d031      	beq.n	800bd2e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	69db      	ldr	r3, [r3, #28]
 800bcd0:	f003 0308 	and.w	r3, r3, #8
 800bcd4:	2b08      	cmp	r3, #8
 800bcd6:	d110      	bne.n	800bcfa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	2208      	movs	r2, #8
 800bcde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bce0:	68f8      	ldr	r0, [r7, #12]
 800bce2:	f000 f839 	bl	800bd58 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	2208      	movs	r2, #8
 800bcea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800bcf6:	2301      	movs	r3, #1
 800bcf8:	e029      	b.n	800bd4e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	69db      	ldr	r3, [r3, #28]
 800bd00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bd04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bd08:	d111      	bne.n	800bd2e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bd12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bd14:	68f8      	ldr	r0, [r7, #12]
 800bd16:	f000 f81f 	bl	800bd58 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	2220      	movs	r2, #32
 800bd1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	2200      	movs	r2, #0
 800bd26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bd2a:	2303      	movs	r3, #3
 800bd2c:	e00f      	b.n	800bd4e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	69da      	ldr	r2, [r3, #28]
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	4013      	ands	r3, r2
 800bd38:	68ba      	ldr	r2, [r7, #8]
 800bd3a:	429a      	cmp	r2, r3
 800bd3c:	bf0c      	ite	eq
 800bd3e:	2301      	moveq	r3, #1
 800bd40:	2300      	movne	r3, #0
 800bd42:	b2db      	uxtb	r3, r3
 800bd44:	461a      	mov	r2, r3
 800bd46:	79fb      	ldrb	r3, [r7, #7]
 800bd48:	429a      	cmp	r2, r3
 800bd4a:	d0a0      	beq.n	800bc8e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bd4c:	2300      	movs	r3, #0
}
 800bd4e:	4618      	mov	r0, r3
 800bd50:	3710      	adds	r7, #16
 800bd52:	46bd      	mov	sp, r7
 800bd54:	bd80      	pop	{r7, pc}
	...

0800bd58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bd58:	b480      	push	{r7}
 800bd5a:	b095      	sub	sp, #84	@ 0x54
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd68:	e853 3f00 	ldrex	r3, [r3]
 800bd6c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bd6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd74:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	461a      	mov	r2, r3
 800bd7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd7e:	643b      	str	r3, [r7, #64]	@ 0x40
 800bd80:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd82:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bd84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bd86:	e841 2300 	strex	r3, r2, [r1]
 800bd8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bd8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d1e6      	bne.n	800bd60 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	3308      	adds	r3, #8
 800bd98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd9a:	6a3b      	ldr	r3, [r7, #32]
 800bd9c:	e853 3f00 	ldrex	r3, [r3]
 800bda0:	61fb      	str	r3, [r7, #28]
   return(result);
 800bda2:	69fa      	ldr	r2, [r7, #28]
 800bda4:	4b1e      	ldr	r3, [pc, #120]	@ (800be20 <UART_EndRxTransfer+0xc8>)
 800bda6:	4013      	ands	r3, r2
 800bda8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	3308      	adds	r3, #8
 800bdb0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bdb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bdb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdb6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bdb8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bdba:	e841 2300 	strex	r3, r2, [r1]
 800bdbe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bdc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d1e5      	bne.n	800bd92 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bdca:	2b01      	cmp	r3, #1
 800bdcc:	d118      	bne.n	800be00 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	e853 3f00 	ldrex	r3, [r3]
 800bdda:	60bb      	str	r3, [r7, #8]
   return(result);
 800bddc:	68bb      	ldr	r3, [r7, #8]
 800bdde:	f023 0310 	bic.w	r3, r3, #16
 800bde2:	647b      	str	r3, [r7, #68]	@ 0x44
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	461a      	mov	r2, r3
 800bdea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bdec:	61bb      	str	r3, [r7, #24]
 800bdee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdf0:	6979      	ldr	r1, [r7, #20]
 800bdf2:	69ba      	ldr	r2, [r7, #24]
 800bdf4:	e841 2300 	strex	r3, r2, [r1]
 800bdf8:	613b      	str	r3, [r7, #16]
   return(result);
 800bdfa:	693b      	ldr	r3, [r7, #16]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d1e6      	bne.n	800bdce <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	2220      	movs	r2, #32
 800be04:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	2200      	movs	r2, #0
 800be0c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	2200      	movs	r2, #0
 800be12:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800be14:	bf00      	nop
 800be16:	3754      	adds	r7, #84	@ 0x54
 800be18:	46bd      	mov	sp, r7
 800be1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1e:	4770      	bx	lr
 800be20:	effffffe 	.word	0xeffffffe

0800be24 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800be24:	b480      	push	{r7}
 800be26:	b085      	sub	sp, #20
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800be32:	2b01      	cmp	r3, #1
 800be34:	d101      	bne.n	800be3a <HAL_UARTEx_DisableFifoMode+0x16>
 800be36:	2302      	movs	r3, #2
 800be38:	e027      	b.n	800be8a <HAL_UARTEx_DisableFifoMode+0x66>
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	2201      	movs	r2, #1
 800be3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	2224      	movs	r2, #36	@ 0x24
 800be46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	681a      	ldr	r2, [r3, #0]
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	f022 0201 	bic.w	r2, r2, #1
 800be60:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800be68:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	2200      	movs	r2, #0
 800be6e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	68fa      	ldr	r2, [r7, #12]
 800be76:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2220      	movs	r2, #32
 800be7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2200      	movs	r2, #0
 800be84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800be88:	2300      	movs	r3, #0
}
 800be8a:	4618      	mov	r0, r3
 800be8c:	3714      	adds	r7, #20
 800be8e:	46bd      	mov	sp, r7
 800be90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be94:	4770      	bx	lr

0800be96 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800be96:	b580      	push	{r7, lr}
 800be98:	b084      	sub	sp, #16
 800be9a:	af00      	add	r7, sp, #0
 800be9c:	6078      	str	r0, [r7, #4]
 800be9e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bea6:	2b01      	cmp	r3, #1
 800bea8:	d101      	bne.n	800beae <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800beaa:	2302      	movs	r3, #2
 800beac:	e02d      	b.n	800bf0a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	2201      	movs	r2, #1
 800beb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	2224      	movs	r2, #36	@ 0x24
 800beba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	681a      	ldr	r2, [r3, #0]
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	f022 0201 	bic.w	r2, r2, #1
 800bed4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	689b      	ldr	r3, [r3, #8]
 800bedc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	683a      	ldr	r2, [r7, #0]
 800bee6:	430a      	orrs	r2, r1
 800bee8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800beea:	6878      	ldr	r0, [r7, #4]
 800beec:	f000 f850 	bl	800bf90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	68fa      	ldr	r2, [r7, #12]
 800bef6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2220      	movs	r2, #32
 800befc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2200      	movs	r2, #0
 800bf04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bf08:	2300      	movs	r3, #0
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3710      	adds	r7, #16
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}

0800bf12 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bf12:	b580      	push	{r7, lr}
 800bf14:	b084      	sub	sp, #16
 800bf16:	af00      	add	r7, sp, #0
 800bf18:	6078      	str	r0, [r7, #4]
 800bf1a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bf22:	2b01      	cmp	r3, #1
 800bf24:	d101      	bne.n	800bf2a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bf26:	2302      	movs	r3, #2
 800bf28:	e02d      	b.n	800bf86 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2201      	movs	r2, #1
 800bf2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	2224      	movs	r2, #36	@ 0x24
 800bf36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	681a      	ldr	r2, [r3, #0]
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	f022 0201 	bic.w	r2, r2, #1
 800bf50:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	689b      	ldr	r3, [r3, #8]
 800bf58:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	683a      	ldr	r2, [r7, #0]
 800bf62:	430a      	orrs	r2, r1
 800bf64:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bf66:	6878      	ldr	r0, [r7, #4]
 800bf68:	f000 f812 	bl	800bf90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	68fa      	ldr	r2, [r7, #12]
 800bf72:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	2220      	movs	r2, #32
 800bf78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	2200      	movs	r2, #0
 800bf80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bf84:	2300      	movs	r3, #0
}
 800bf86:	4618      	mov	r0, r3
 800bf88:	3710      	adds	r7, #16
 800bf8a:	46bd      	mov	sp, r7
 800bf8c:	bd80      	pop	{r7, pc}
	...

0800bf90 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bf90:	b480      	push	{r7}
 800bf92:	b085      	sub	sp, #20
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d108      	bne.n	800bfb2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	2201      	movs	r2, #1
 800bfa4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	2201      	movs	r2, #1
 800bfac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bfb0:	e031      	b.n	800c016 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bfb2:	2310      	movs	r3, #16
 800bfb4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bfb6:	2310      	movs	r3, #16
 800bfb8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	689b      	ldr	r3, [r3, #8]
 800bfc0:	0e5b      	lsrs	r3, r3, #25
 800bfc2:	b2db      	uxtb	r3, r3
 800bfc4:	f003 0307 	and.w	r3, r3, #7
 800bfc8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	689b      	ldr	r3, [r3, #8]
 800bfd0:	0f5b      	lsrs	r3, r3, #29
 800bfd2:	b2db      	uxtb	r3, r3
 800bfd4:	f003 0307 	and.w	r3, r3, #7
 800bfd8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bfda:	7bbb      	ldrb	r3, [r7, #14]
 800bfdc:	7b3a      	ldrb	r2, [r7, #12]
 800bfde:	4911      	ldr	r1, [pc, #68]	@ (800c024 <UARTEx_SetNbDataToProcess+0x94>)
 800bfe0:	5c8a      	ldrb	r2, [r1, r2]
 800bfe2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bfe6:	7b3a      	ldrb	r2, [r7, #12]
 800bfe8:	490f      	ldr	r1, [pc, #60]	@ (800c028 <UARTEx_SetNbDataToProcess+0x98>)
 800bfea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bfec:	fb93 f3f2 	sdiv	r3, r3, r2
 800bff0:	b29a      	uxth	r2, r3
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bff8:	7bfb      	ldrb	r3, [r7, #15]
 800bffa:	7b7a      	ldrb	r2, [r7, #13]
 800bffc:	4909      	ldr	r1, [pc, #36]	@ (800c024 <UARTEx_SetNbDataToProcess+0x94>)
 800bffe:	5c8a      	ldrb	r2, [r1, r2]
 800c000:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c004:	7b7a      	ldrb	r2, [r7, #13]
 800c006:	4908      	ldr	r1, [pc, #32]	@ (800c028 <UARTEx_SetNbDataToProcess+0x98>)
 800c008:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c00a:	fb93 f3f2 	sdiv	r3, r3, r2
 800c00e:	b29a      	uxth	r2, r3
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c016:	bf00      	nop
 800c018:	3714      	adds	r7, #20
 800c01a:	46bd      	mov	sp, r7
 800c01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c020:	4770      	bx	lr
 800c022:	bf00      	nop
 800c024:	08014064 	.word	0x08014064
 800c028:	0801406c 	.word	0x0801406c

0800c02c <__NVIC_SetPriority>:
{
 800c02c:	b480      	push	{r7}
 800c02e:	b083      	sub	sp, #12
 800c030:	af00      	add	r7, sp, #0
 800c032:	4603      	mov	r3, r0
 800c034:	6039      	str	r1, [r7, #0]
 800c036:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800c038:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	db0a      	blt.n	800c056 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c040:	683b      	ldr	r3, [r7, #0]
 800c042:	b2da      	uxtb	r2, r3
 800c044:	490c      	ldr	r1, [pc, #48]	@ (800c078 <__NVIC_SetPriority+0x4c>)
 800c046:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c04a:	0112      	lsls	r2, r2, #4
 800c04c:	b2d2      	uxtb	r2, r2
 800c04e:	440b      	add	r3, r1
 800c050:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c054:	e00a      	b.n	800c06c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c056:	683b      	ldr	r3, [r7, #0]
 800c058:	b2da      	uxtb	r2, r3
 800c05a:	4908      	ldr	r1, [pc, #32]	@ (800c07c <__NVIC_SetPriority+0x50>)
 800c05c:	88fb      	ldrh	r3, [r7, #6]
 800c05e:	f003 030f 	and.w	r3, r3, #15
 800c062:	3b04      	subs	r3, #4
 800c064:	0112      	lsls	r2, r2, #4
 800c066:	b2d2      	uxtb	r2, r2
 800c068:	440b      	add	r3, r1
 800c06a:	761a      	strb	r2, [r3, #24]
}
 800c06c:	bf00      	nop
 800c06e:	370c      	adds	r7, #12
 800c070:	46bd      	mov	sp, r7
 800c072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c076:	4770      	bx	lr
 800c078:	e000e100 	.word	0xe000e100
 800c07c:	e000ed00 	.word	0xe000ed00

0800c080 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c080:	b580      	push	{r7, lr}
 800c082:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c084:	4b05      	ldr	r3, [pc, #20]	@ (800c09c <SysTick_Handler+0x1c>)
 800c086:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c088:	f002 f894 	bl	800e1b4 <xTaskGetSchedulerState>
 800c08c:	4603      	mov	r3, r0
 800c08e:	2b01      	cmp	r3, #1
 800c090:	d001      	beq.n	800c096 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c092:	f002 ff89 	bl	800efa8 <xPortSysTickHandler>
  }
}
 800c096:	bf00      	nop
 800c098:	bd80      	pop	{r7, pc}
 800c09a:	bf00      	nop
 800c09c:	e000e010 	.word	0xe000e010

0800c0a0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c0a4:	2100      	movs	r1, #0
 800c0a6:	f06f 0004 	mvn.w	r0, #4
 800c0aa:	f7ff ffbf 	bl	800c02c <__NVIC_SetPriority>
#endif
}
 800c0ae:	bf00      	nop
 800c0b0:	bd80      	pop	{r7, pc}
	...

0800c0b4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c0b4:	b480      	push	{r7}
 800c0b6:	b083      	sub	sp, #12
 800c0b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c0ba:	f3ef 8305 	mrs	r3, IPSR
 800c0be:	603b      	str	r3, [r7, #0]
  return(result);
 800c0c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d003      	beq.n	800c0ce <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c0c6:	f06f 0305 	mvn.w	r3, #5
 800c0ca:	607b      	str	r3, [r7, #4]
 800c0cc:	e00c      	b.n	800c0e8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c0ce:	4b0a      	ldr	r3, [pc, #40]	@ (800c0f8 <osKernelInitialize+0x44>)
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d105      	bne.n	800c0e2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c0d6:	4b08      	ldr	r3, [pc, #32]	@ (800c0f8 <osKernelInitialize+0x44>)
 800c0d8:	2201      	movs	r2, #1
 800c0da:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c0dc:	2300      	movs	r3, #0
 800c0de:	607b      	str	r3, [r7, #4]
 800c0e0:	e002      	b.n	800c0e8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c0e2:	f04f 33ff 	mov.w	r3, #4294967295
 800c0e6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c0e8:	687b      	ldr	r3, [r7, #4]
}
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	370c      	adds	r7, #12
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f4:	4770      	bx	lr
 800c0f6:	bf00      	nop
 800c0f8:	2400043c 	.word	0x2400043c

0800c0fc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b082      	sub	sp, #8
 800c100:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c102:	f3ef 8305 	mrs	r3, IPSR
 800c106:	603b      	str	r3, [r7, #0]
  return(result);
 800c108:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d003      	beq.n	800c116 <osKernelStart+0x1a>
    stat = osErrorISR;
 800c10e:	f06f 0305 	mvn.w	r3, #5
 800c112:	607b      	str	r3, [r7, #4]
 800c114:	e010      	b.n	800c138 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c116:	4b0b      	ldr	r3, [pc, #44]	@ (800c144 <osKernelStart+0x48>)
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	2b01      	cmp	r3, #1
 800c11c:	d109      	bne.n	800c132 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c11e:	f7ff ffbf 	bl	800c0a0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c122:	4b08      	ldr	r3, [pc, #32]	@ (800c144 <osKernelStart+0x48>)
 800c124:	2202      	movs	r2, #2
 800c126:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c128:	f001 fb28 	bl	800d77c <vTaskStartScheduler>
      stat = osOK;
 800c12c:	2300      	movs	r3, #0
 800c12e:	607b      	str	r3, [r7, #4]
 800c130:	e002      	b.n	800c138 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c132:	f04f 33ff 	mov.w	r3, #4294967295
 800c136:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c138:	687b      	ldr	r3, [r7, #4]
}
 800c13a:	4618      	mov	r0, r3
 800c13c:	3708      	adds	r7, #8
 800c13e:	46bd      	mov	sp, r7
 800c140:	bd80      	pop	{r7, pc}
 800c142:	bf00      	nop
 800c144:	2400043c 	.word	0x2400043c

0800c148 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c148:	b580      	push	{r7, lr}
 800c14a:	b08e      	sub	sp, #56	@ 0x38
 800c14c:	af04      	add	r7, sp, #16
 800c14e:	60f8      	str	r0, [r7, #12]
 800c150:	60b9      	str	r1, [r7, #8]
 800c152:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c154:	2300      	movs	r3, #0
 800c156:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c158:	f3ef 8305 	mrs	r3, IPSR
 800c15c:	617b      	str	r3, [r7, #20]
  return(result);
 800c15e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c160:	2b00      	cmp	r3, #0
 800c162:	d17e      	bne.n	800c262 <osThreadNew+0x11a>
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d07b      	beq.n	800c262 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c16a:	2380      	movs	r3, #128	@ 0x80
 800c16c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c16e:	2318      	movs	r3, #24
 800c170:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c172:	2300      	movs	r3, #0
 800c174:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800c176:	f04f 33ff 	mov.w	r3, #4294967295
 800c17a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d045      	beq.n	800c20e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	2b00      	cmp	r3, #0
 800c188:	d002      	beq.n	800c190 <osThreadNew+0x48>
        name = attr->name;
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	699b      	ldr	r3, [r3, #24]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d002      	beq.n	800c19e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	699b      	ldr	r3, [r3, #24]
 800c19c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c19e:	69fb      	ldr	r3, [r7, #28]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d008      	beq.n	800c1b6 <osThreadNew+0x6e>
 800c1a4:	69fb      	ldr	r3, [r7, #28]
 800c1a6:	2b38      	cmp	r3, #56	@ 0x38
 800c1a8:	d805      	bhi.n	800c1b6 <osThreadNew+0x6e>
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	685b      	ldr	r3, [r3, #4]
 800c1ae:	f003 0301 	and.w	r3, r3, #1
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d001      	beq.n	800c1ba <osThreadNew+0x72>
        return (NULL);
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	e054      	b.n	800c264 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	695b      	ldr	r3, [r3, #20]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d003      	beq.n	800c1ca <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	695b      	ldr	r3, [r3, #20]
 800c1c6:	089b      	lsrs	r3, r3, #2
 800c1c8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	689b      	ldr	r3, [r3, #8]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d00e      	beq.n	800c1f0 <osThreadNew+0xa8>
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	68db      	ldr	r3, [r3, #12]
 800c1d6:	2ba7      	cmp	r3, #167	@ 0xa7
 800c1d8:	d90a      	bls.n	800c1f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d006      	beq.n	800c1f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	695b      	ldr	r3, [r3, #20]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d002      	beq.n	800c1f0 <osThreadNew+0xa8>
        mem = 1;
 800c1ea:	2301      	movs	r3, #1
 800c1ec:	61bb      	str	r3, [r7, #24]
 800c1ee:	e010      	b.n	800c212 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	689b      	ldr	r3, [r3, #8]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d10c      	bne.n	800c212 <osThreadNew+0xca>
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	68db      	ldr	r3, [r3, #12]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d108      	bne.n	800c212 <osThreadNew+0xca>
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	691b      	ldr	r3, [r3, #16]
 800c204:	2b00      	cmp	r3, #0
 800c206:	d104      	bne.n	800c212 <osThreadNew+0xca>
          mem = 0;
 800c208:	2300      	movs	r3, #0
 800c20a:	61bb      	str	r3, [r7, #24]
 800c20c:	e001      	b.n	800c212 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c20e:	2300      	movs	r3, #0
 800c210:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c212:	69bb      	ldr	r3, [r7, #24]
 800c214:	2b01      	cmp	r3, #1
 800c216:	d110      	bne.n	800c23a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c21c:	687a      	ldr	r2, [r7, #4]
 800c21e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c220:	9202      	str	r2, [sp, #8]
 800c222:	9301      	str	r3, [sp, #4]
 800c224:	69fb      	ldr	r3, [r7, #28]
 800c226:	9300      	str	r3, [sp, #0]
 800c228:	68bb      	ldr	r3, [r7, #8]
 800c22a:	6a3a      	ldr	r2, [r7, #32]
 800c22c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c22e:	68f8      	ldr	r0, [r7, #12]
 800c230:	f001 f8b0 	bl	800d394 <xTaskCreateStatic>
 800c234:	4603      	mov	r3, r0
 800c236:	613b      	str	r3, [r7, #16]
 800c238:	e013      	b.n	800c262 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c23a:	69bb      	ldr	r3, [r7, #24]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d110      	bne.n	800c262 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c240:	6a3b      	ldr	r3, [r7, #32]
 800c242:	b29a      	uxth	r2, r3
 800c244:	f107 0310 	add.w	r3, r7, #16
 800c248:	9301      	str	r3, [sp, #4]
 800c24a:	69fb      	ldr	r3, [r7, #28]
 800c24c:	9300      	str	r3, [sp, #0]
 800c24e:	68bb      	ldr	r3, [r7, #8]
 800c250:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c252:	68f8      	ldr	r0, [r7, #12]
 800c254:	f001 f8fe 	bl	800d454 <xTaskCreate>
 800c258:	4603      	mov	r3, r0
 800c25a:	2b01      	cmp	r3, #1
 800c25c:	d001      	beq.n	800c262 <osThreadNew+0x11a>
            hTask = NULL;
 800c25e:	2300      	movs	r3, #0
 800c260:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c262:	693b      	ldr	r3, [r7, #16]
}
 800c264:	4618      	mov	r0, r3
 800c266:	3728      	adds	r7, #40	@ 0x28
 800c268:	46bd      	mov	sp, r7
 800c26a:	bd80      	pop	{r7, pc}

0800c26c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c26c:	b580      	push	{r7, lr}
 800c26e:	b084      	sub	sp, #16
 800c270:	af00      	add	r7, sp, #0
 800c272:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c274:	f3ef 8305 	mrs	r3, IPSR
 800c278:	60bb      	str	r3, [r7, #8]
  return(result);
 800c27a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d003      	beq.n	800c288 <osDelay+0x1c>
    stat = osErrorISR;
 800c280:	f06f 0305 	mvn.w	r3, #5
 800c284:	60fb      	str	r3, [r7, #12]
 800c286:	e007      	b.n	800c298 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c288:	2300      	movs	r3, #0
 800c28a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d002      	beq.n	800c298 <osDelay+0x2c>
      vTaskDelay(ticks);
 800c292:	6878      	ldr	r0, [r7, #4]
 800c294:	f001 fa3c 	bl	800d710 <vTaskDelay>
    }
  }

  return (stat);
 800c298:	68fb      	ldr	r3, [r7, #12]
}
 800c29a:	4618      	mov	r0, r3
 800c29c:	3710      	adds	r7, #16
 800c29e:	46bd      	mov	sp, r7
 800c2a0:	bd80      	pop	{r7, pc}
	...

0800c2a4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c2a4:	b480      	push	{r7}
 800c2a6:	b085      	sub	sp, #20
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	60f8      	str	r0, [r7, #12]
 800c2ac:	60b9      	str	r1, [r7, #8]
 800c2ae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	4a07      	ldr	r2, [pc, #28]	@ (800c2d0 <vApplicationGetIdleTaskMemory+0x2c>)
 800c2b4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c2b6:	68bb      	ldr	r3, [r7, #8]
 800c2b8:	4a06      	ldr	r2, [pc, #24]	@ (800c2d4 <vApplicationGetIdleTaskMemory+0x30>)
 800c2ba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	2280      	movs	r2, #128	@ 0x80
 800c2c0:	601a      	str	r2, [r3, #0]
}
 800c2c2:	bf00      	nop
 800c2c4:	3714      	adds	r7, #20
 800c2c6:	46bd      	mov	sp, r7
 800c2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2cc:	4770      	bx	lr
 800c2ce:	bf00      	nop
 800c2d0:	24000440 	.word	0x24000440
 800c2d4:	240004e8 	.word	0x240004e8

0800c2d8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c2d8:	b480      	push	{r7}
 800c2da:	b085      	sub	sp, #20
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	60f8      	str	r0, [r7, #12]
 800c2e0:	60b9      	str	r1, [r7, #8]
 800c2e2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	4a07      	ldr	r2, [pc, #28]	@ (800c304 <vApplicationGetTimerTaskMemory+0x2c>)
 800c2e8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c2ea:	68bb      	ldr	r3, [r7, #8]
 800c2ec:	4a06      	ldr	r2, [pc, #24]	@ (800c308 <vApplicationGetTimerTaskMemory+0x30>)
 800c2ee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c2f6:	601a      	str	r2, [r3, #0]
}
 800c2f8:	bf00      	nop
 800c2fa:	3714      	adds	r7, #20
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c302:	4770      	bx	lr
 800c304:	240006e8 	.word	0x240006e8
 800c308:	24000790 	.word	0x24000790

0800c30c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c30c:	b480      	push	{r7}
 800c30e:	b083      	sub	sp, #12
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	f103 0208 	add.w	r2, r3, #8
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	f04f 32ff 	mov.w	r2, #4294967295
 800c324:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	f103 0208 	add.w	r2, r3, #8
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	f103 0208 	add.w	r2, r3, #8
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	2200      	movs	r2, #0
 800c33e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c340:	bf00      	nop
 800c342:	370c      	adds	r7, #12
 800c344:	46bd      	mov	sp, r7
 800c346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34a:	4770      	bx	lr

0800c34c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c34c:	b480      	push	{r7}
 800c34e:	b083      	sub	sp, #12
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2200      	movs	r2, #0
 800c358:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c35a:	bf00      	nop
 800c35c:	370c      	adds	r7, #12
 800c35e:	46bd      	mov	sp, r7
 800c360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c364:	4770      	bx	lr

0800c366 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c366:	b480      	push	{r7}
 800c368:	b085      	sub	sp, #20
 800c36a:	af00      	add	r7, sp, #0
 800c36c:	6078      	str	r0, [r7, #4]
 800c36e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	685b      	ldr	r3, [r3, #4]
 800c374:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c376:	683b      	ldr	r3, [r7, #0]
 800c378:	68fa      	ldr	r2, [r7, #12]
 800c37a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	689a      	ldr	r2, [r3, #8]
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	689b      	ldr	r3, [r3, #8]
 800c388:	683a      	ldr	r2, [r7, #0]
 800c38a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	683a      	ldr	r2, [r7, #0]
 800c390:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	687a      	ldr	r2, [r7, #4]
 800c396:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	1c5a      	adds	r2, r3, #1
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	601a      	str	r2, [r3, #0]
}
 800c3a2:	bf00      	nop
 800c3a4:	3714      	adds	r7, #20
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ac:	4770      	bx	lr

0800c3ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c3ae:	b480      	push	{r7}
 800c3b0:	b085      	sub	sp, #20
 800c3b2:	af00      	add	r7, sp, #0
 800c3b4:	6078      	str	r0, [r7, #4]
 800c3b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c3b8:	683b      	ldr	r3, [r7, #0]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c3be:	68bb      	ldr	r3, [r7, #8]
 800c3c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3c4:	d103      	bne.n	800c3ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	691b      	ldr	r3, [r3, #16]
 800c3ca:	60fb      	str	r3, [r7, #12]
 800c3cc:	e00c      	b.n	800c3e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	3308      	adds	r3, #8
 800c3d2:	60fb      	str	r3, [r7, #12]
 800c3d4:	e002      	b.n	800c3dc <vListInsert+0x2e>
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	685b      	ldr	r3, [r3, #4]
 800c3da:	60fb      	str	r3, [r7, #12]
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	685b      	ldr	r3, [r3, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	68ba      	ldr	r2, [r7, #8]
 800c3e4:	429a      	cmp	r2, r3
 800c3e6:	d2f6      	bcs.n	800c3d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	685a      	ldr	r2, [r3, #4]
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c3f0:	683b      	ldr	r3, [r7, #0]
 800c3f2:	685b      	ldr	r3, [r3, #4]
 800c3f4:	683a      	ldr	r2, [r7, #0]
 800c3f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c3f8:	683b      	ldr	r3, [r7, #0]
 800c3fa:	68fa      	ldr	r2, [r7, #12]
 800c3fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	683a      	ldr	r2, [r7, #0]
 800c402:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c404:	683b      	ldr	r3, [r7, #0]
 800c406:	687a      	ldr	r2, [r7, #4]
 800c408:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	1c5a      	adds	r2, r3, #1
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	601a      	str	r2, [r3, #0]
}
 800c414:	bf00      	nop
 800c416:	3714      	adds	r7, #20
 800c418:	46bd      	mov	sp, r7
 800c41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41e:	4770      	bx	lr

0800c420 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c420:	b480      	push	{r7}
 800c422:	b085      	sub	sp, #20
 800c424:	af00      	add	r7, sp, #0
 800c426:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	691b      	ldr	r3, [r3, #16]
 800c42c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	685b      	ldr	r3, [r3, #4]
 800c432:	687a      	ldr	r2, [r7, #4]
 800c434:	6892      	ldr	r2, [r2, #8]
 800c436:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	689b      	ldr	r3, [r3, #8]
 800c43c:	687a      	ldr	r2, [r7, #4]
 800c43e:	6852      	ldr	r2, [r2, #4]
 800c440:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	685b      	ldr	r3, [r3, #4]
 800c446:	687a      	ldr	r2, [r7, #4]
 800c448:	429a      	cmp	r2, r3
 800c44a:	d103      	bne.n	800c454 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	689a      	ldr	r2, [r3, #8]
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	2200      	movs	r2, #0
 800c458:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	1e5a      	subs	r2, r3, #1
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	681b      	ldr	r3, [r3, #0]
}
 800c468:	4618      	mov	r0, r3
 800c46a:	3714      	adds	r7, #20
 800c46c:	46bd      	mov	sp, r7
 800c46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c472:	4770      	bx	lr

0800c474 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b084      	sub	sp, #16
 800c478:	af00      	add	r7, sp, #0
 800c47a:	6078      	str	r0, [r7, #4]
 800c47c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	2b00      	cmp	r3, #0
 800c486:	d10b      	bne.n	800c4a0 <xQueueGenericReset+0x2c>
	__asm volatile
 800c488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c48c:	f383 8811 	msr	BASEPRI, r3
 800c490:	f3bf 8f6f 	isb	sy
 800c494:	f3bf 8f4f 	dsb	sy
 800c498:	60bb      	str	r3, [r7, #8]
}
 800c49a:	bf00      	nop
 800c49c:	bf00      	nop
 800c49e:	e7fd      	b.n	800c49c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c4a0:	f002 fcf2 	bl	800ee88 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	681a      	ldr	r2, [r3, #0]
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4ac:	68f9      	ldr	r1, [r7, #12]
 800c4ae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c4b0:	fb01 f303 	mul.w	r3, r1, r3
 800c4b4:	441a      	add	r2, r3
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	2200      	movs	r2, #0
 800c4be:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	681a      	ldr	r2, [r3, #0]
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	681a      	ldr	r2, [r3, #0]
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4d0:	3b01      	subs	r3, #1
 800c4d2:	68f9      	ldr	r1, [r7, #12]
 800c4d4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c4d6:	fb01 f303 	mul.w	r3, r1, r3
 800c4da:	441a      	add	r2, r3
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	22ff      	movs	r2, #255	@ 0xff
 800c4e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	22ff      	movs	r2, #255	@ 0xff
 800c4ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800c4f0:	683b      	ldr	r3, [r7, #0]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d114      	bne.n	800c520 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	691b      	ldr	r3, [r3, #16]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d01a      	beq.n	800c534 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	3310      	adds	r3, #16
 800c502:	4618      	mov	r0, r3
 800c504:	f001 fc38 	bl	800dd78 <xTaskRemoveFromEventList>
 800c508:	4603      	mov	r3, r0
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d012      	beq.n	800c534 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c50e:	4b0d      	ldr	r3, [pc, #52]	@ (800c544 <xQueueGenericReset+0xd0>)
 800c510:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c514:	601a      	str	r2, [r3, #0]
 800c516:	f3bf 8f4f 	dsb	sy
 800c51a:	f3bf 8f6f 	isb	sy
 800c51e:	e009      	b.n	800c534 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	3310      	adds	r3, #16
 800c524:	4618      	mov	r0, r3
 800c526:	f7ff fef1 	bl	800c30c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	3324      	adds	r3, #36	@ 0x24
 800c52e:	4618      	mov	r0, r3
 800c530:	f7ff feec 	bl	800c30c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c534:	f002 fcda 	bl	800eeec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c538:	2301      	movs	r3, #1
}
 800c53a:	4618      	mov	r0, r3
 800c53c:	3710      	adds	r7, #16
 800c53e:	46bd      	mov	sp, r7
 800c540:	bd80      	pop	{r7, pc}
 800c542:	bf00      	nop
 800c544:	e000ed04 	.word	0xe000ed04

0800c548 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b08e      	sub	sp, #56	@ 0x38
 800c54c:	af02      	add	r7, sp, #8
 800c54e:	60f8      	str	r0, [r7, #12]
 800c550:	60b9      	str	r1, [r7, #8]
 800c552:	607a      	str	r2, [r7, #4]
 800c554:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d10b      	bne.n	800c574 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800c55c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c560:	f383 8811 	msr	BASEPRI, r3
 800c564:	f3bf 8f6f 	isb	sy
 800c568:	f3bf 8f4f 	dsb	sy
 800c56c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c56e:	bf00      	nop
 800c570:	bf00      	nop
 800c572:	e7fd      	b.n	800c570 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d10b      	bne.n	800c592 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800c57a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c57e:	f383 8811 	msr	BASEPRI, r3
 800c582:	f3bf 8f6f 	isb	sy
 800c586:	f3bf 8f4f 	dsb	sy
 800c58a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c58c:	bf00      	nop
 800c58e:	bf00      	nop
 800c590:	e7fd      	b.n	800c58e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d002      	beq.n	800c59e <xQueueGenericCreateStatic+0x56>
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d001      	beq.n	800c5a2 <xQueueGenericCreateStatic+0x5a>
 800c59e:	2301      	movs	r3, #1
 800c5a0:	e000      	b.n	800c5a4 <xQueueGenericCreateStatic+0x5c>
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d10b      	bne.n	800c5c0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800c5a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5ac:	f383 8811 	msr	BASEPRI, r3
 800c5b0:	f3bf 8f6f 	isb	sy
 800c5b4:	f3bf 8f4f 	dsb	sy
 800c5b8:	623b      	str	r3, [r7, #32]
}
 800c5ba:	bf00      	nop
 800c5bc:	bf00      	nop
 800c5be:	e7fd      	b.n	800c5bc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d102      	bne.n	800c5cc <xQueueGenericCreateStatic+0x84>
 800c5c6:	68bb      	ldr	r3, [r7, #8]
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d101      	bne.n	800c5d0 <xQueueGenericCreateStatic+0x88>
 800c5cc:	2301      	movs	r3, #1
 800c5ce:	e000      	b.n	800c5d2 <xQueueGenericCreateStatic+0x8a>
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d10b      	bne.n	800c5ee <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800c5d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5da:	f383 8811 	msr	BASEPRI, r3
 800c5de:	f3bf 8f6f 	isb	sy
 800c5e2:	f3bf 8f4f 	dsb	sy
 800c5e6:	61fb      	str	r3, [r7, #28]
}
 800c5e8:	bf00      	nop
 800c5ea:	bf00      	nop
 800c5ec:	e7fd      	b.n	800c5ea <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c5ee:	2350      	movs	r3, #80	@ 0x50
 800c5f0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c5f2:	697b      	ldr	r3, [r7, #20]
 800c5f4:	2b50      	cmp	r3, #80	@ 0x50
 800c5f6:	d00b      	beq.n	800c610 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800c5f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5fc:	f383 8811 	msr	BASEPRI, r3
 800c600:	f3bf 8f6f 	isb	sy
 800c604:	f3bf 8f4f 	dsb	sy
 800c608:	61bb      	str	r3, [r7, #24]
}
 800c60a:	bf00      	nop
 800c60c:	bf00      	nop
 800c60e:	e7fd      	b.n	800c60c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c610:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c612:	683b      	ldr	r3, [r7, #0]
 800c614:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800c616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d00d      	beq.n	800c638 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c61c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c61e:	2201      	movs	r2, #1
 800c620:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c624:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800c628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c62a:	9300      	str	r3, [sp, #0]
 800c62c:	4613      	mov	r3, r2
 800c62e:	687a      	ldr	r2, [r7, #4]
 800c630:	68b9      	ldr	r1, [r7, #8]
 800c632:	68f8      	ldr	r0, [r7, #12]
 800c634:	f000 f840 	bl	800c6b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800c63a:	4618      	mov	r0, r3
 800c63c:	3730      	adds	r7, #48	@ 0x30
 800c63e:	46bd      	mov	sp, r7
 800c640:	bd80      	pop	{r7, pc}

0800c642 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c642:	b580      	push	{r7, lr}
 800c644:	b08a      	sub	sp, #40	@ 0x28
 800c646:	af02      	add	r7, sp, #8
 800c648:	60f8      	str	r0, [r7, #12]
 800c64a:	60b9      	str	r1, [r7, #8]
 800c64c:	4613      	mov	r3, r2
 800c64e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	2b00      	cmp	r3, #0
 800c654:	d10b      	bne.n	800c66e <xQueueGenericCreate+0x2c>
	__asm volatile
 800c656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c65a:	f383 8811 	msr	BASEPRI, r3
 800c65e:	f3bf 8f6f 	isb	sy
 800c662:	f3bf 8f4f 	dsb	sy
 800c666:	613b      	str	r3, [r7, #16]
}
 800c668:	bf00      	nop
 800c66a:	bf00      	nop
 800c66c:	e7fd      	b.n	800c66a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	68ba      	ldr	r2, [r7, #8]
 800c672:	fb02 f303 	mul.w	r3, r2, r3
 800c676:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c678:	69fb      	ldr	r3, [r7, #28]
 800c67a:	3350      	adds	r3, #80	@ 0x50
 800c67c:	4618      	mov	r0, r3
 800c67e:	f002 fe09 	bl	800f294 <pvPortMalloc>
 800c682:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c684:	69bb      	ldr	r3, [r7, #24]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d011      	beq.n	800c6ae <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c68a:	69bb      	ldr	r3, [r7, #24]
 800c68c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c68e:	697b      	ldr	r3, [r7, #20]
 800c690:	3350      	adds	r3, #80	@ 0x50
 800c692:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c694:	69bb      	ldr	r3, [r7, #24]
 800c696:	2200      	movs	r2, #0
 800c698:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c69c:	79fa      	ldrb	r2, [r7, #7]
 800c69e:	69bb      	ldr	r3, [r7, #24]
 800c6a0:	9300      	str	r3, [sp, #0]
 800c6a2:	4613      	mov	r3, r2
 800c6a4:	697a      	ldr	r2, [r7, #20]
 800c6a6:	68b9      	ldr	r1, [r7, #8]
 800c6a8:	68f8      	ldr	r0, [r7, #12]
 800c6aa:	f000 f805 	bl	800c6b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c6ae:	69bb      	ldr	r3, [r7, #24]
	}
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	3720      	adds	r7, #32
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	bd80      	pop	{r7, pc}

0800c6b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b084      	sub	sp, #16
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	60f8      	str	r0, [r7, #12]
 800c6c0:	60b9      	str	r1, [r7, #8]
 800c6c2:	607a      	str	r2, [r7, #4]
 800c6c4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c6c6:	68bb      	ldr	r3, [r7, #8]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d103      	bne.n	800c6d4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c6cc:	69bb      	ldr	r3, [r7, #24]
 800c6ce:	69ba      	ldr	r2, [r7, #24]
 800c6d0:	601a      	str	r2, [r3, #0]
 800c6d2:	e002      	b.n	800c6da <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c6d4:	69bb      	ldr	r3, [r7, #24]
 800c6d6:	687a      	ldr	r2, [r7, #4]
 800c6d8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c6da:	69bb      	ldr	r3, [r7, #24]
 800c6dc:	68fa      	ldr	r2, [r7, #12]
 800c6de:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c6e0:	69bb      	ldr	r3, [r7, #24]
 800c6e2:	68ba      	ldr	r2, [r7, #8]
 800c6e4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c6e6:	2101      	movs	r1, #1
 800c6e8:	69b8      	ldr	r0, [r7, #24]
 800c6ea:	f7ff fec3 	bl	800c474 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c6ee:	69bb      	ldr	r3, [r7, #24]
 800c6f0:	78fa      	ldrb	r2, [r7, #3]
 800c6f2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c6f6:	bf00      	nop
 800c6f8:	3710      	adds	r7, #16
 800c6fa:	46bd      	mov	sp, r7
 800c6fc:	bd80      	pop	{r7, pc}

0800c6fe <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800c6fe:	b580      	push	{r7, lr}
 800c700:	b086      	sub	sp, #24
 800c702:	af00      	add	r7, sp, #0
 800c704:	6078      	str	r0, [r7, #4]
 800c706:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d10b      	bne.n	800c726 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800c70e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c712:	f383 8811 	msr	BASEPRI, r3
 800c716:	f3bf 8f6f 	isb	sy
 800c71a:	f3bf 8f4f 	dsb	sy
 800c71e:	613b      	str	r3, [r7, #16]
}
 800c720:	bf00      	nop
 800c722:	bf00      	nop
 800c724:	e7fd      	b.n	800c722 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c726:	683a      	ldr	r2, [r7, #0]
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	429a      	cmp	r2, r3
 800c72c:	d90b      	bls.n	800c746 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800c72e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c732:	f383 8811 	msr	BASEPRI, r3
 800c736:	f3bf 8f6f 	isb	sy
 800c73a:	f3bf 8f4f 	dsb	sy
 800c73e:	60fb      	str	r3, [r7, #12]
}
 800c740:	bf00      	nop
 800c742:	bf00      	nop
 800c744:	e7fd      	b.n	800c742 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c746:	2202      	movs	r2, #2
 800c748:	2100      	movs	r1, #0
 800c74a:	6878      	ldr	r0, [r7, #4]
 800c74c:	f7ff ff79 	bl	800c642 <xQueueGenericCreate>
 800c750:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800c752:	697b      	ldr	r3, [r7, #20]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d002      	beq.n	800c75e <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c758:	697b      	ldr	r3, [r7, #20]
 800c75a:	683a      	ldr	r2, [r7, #0]
 800c75c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c75e:	697b      	ldr	r3, [r7, #20]
	}
 800c760:	4618      	mov	r0, r3
 800c762:	3718      	adds	r7, #24
 800c764:	46bd      	mov	sp, r7
 800c766:	bd80      	pop	{r7, pc}

0800c768 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b08e      	sub	sp, #56	@ 0x38
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	60f8      	str	r0, [r7, #12]
 800c770:	60b9      	str	r1, [r7, #8]
 800c772:	607a      	str	r2, [r7, #4]
 800c774:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c776:	2300      	movs	r3, #0
 800c778:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c77e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c780:	2b00      	cmp	r3, #0
 800c782:	d10b      	bne.n	800c79c <xQueueGenericSend+0x34>
	__asm volatile
 800c784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c788:	f383 8811 	msr	BASEPRI, r3
 800c78c:	f3bf 8f6f 	isb	sy
 800c790:	f3bf 8f4f 	dsb	sy
 800c794:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c796:	bf00      	nop
 800c798:	bf00      	nop
 800c79a:	e7fd      	b.n	800c798 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c79c:	68bb      	ldr	r3, [r7, #8]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d103      	bne.n	800c7aa <xQueueGenericSend+0x42>
 800c7a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d101      	bne.n	800c7ae <xQueueGenericSend+0x46>
 800c7aa:	2301      	movs	r3, #1
 800c7ac:	e000      	b.n	800c7b0 <xQueueGenericSend+0x48>
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d10b      	bne.n	800c7cc <xQueueGenericSend+0x64>
	__asm volatile
 800c7b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7b8:	f383 8811 	msr	BASEPRI, r3
 800c7bc:	f3bf 8f6f 	isb	sy
 800c7c0:	f3bf 8f4f 	dsb	sy
 800c7c4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c7c6:	bf00      	nop
 800c7c8:	bf00      	nop
 800c7ca:	e7fd      	b.n	800c7c8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	2b02      	cmp	r3, #2
 800c7d0:	d103      	bne.n	800c7da <xQueueGenericSend+0x72>
 800c7d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c7d6:	2b01      	cmp	r3, #1
 800c7d8:	d101      	bne.n	800c7de <xQueueGenericSend+0x76>
 800c7da:	2301      	movs	r3, #1
 800c7dc:	e000      	b.n	800c7e0 <xQueueGenericSend+0x78>
 800c7de:	2300      	movs	r3, #0
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d10b      	bne.n	800c7fc <xQueueGenericSend+0x94>
	__asm volatile
 800c7e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7e8:	f383 8811 	msr	BASEPRI, r3
 800c7ec:	f3bf 8f6f 	isb	sy
 800c7f0:	f3bf 8f4f 	dsb	sy
 800c7f4:	623b      	str	r3, [r7, #32]
}
 800c7f6:	bf00      	nop
 800c7f8:	bf00      	nop
 800c7fa:	e7fd      	b.n	800c7f8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c7fc:	f001 fcda 	bl	800e1b4 <xTaskGetSchedulerState>
 800c800:	4603      	mov	r3, r0
 800c802:	2b00      	cmp	r3, #0
 800c804:	d102      	bne.n	800c80c <xQueueGenericSend+0xa4>
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d101      	bne.n	800c810 <xQueueGenericSend+0xa8>
 800c80c:	2301      	movs	r3, #1
 800c80e:	e000      	b.n	800c812 <xQueueGenericSend+0xaa>
 800c810:	2300      	movs	r3, #0
 800c812:	2b00      	cmp	r3, #0
 800c814:	d10b      	bne.n	800c82e <xQueueGenericSend+0xc6>
	__asm volatile
 800c816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c81a:	f383 8811 	msr	BASEPRI, r3
 800c81e:	f3bf 8f6f 	isb	sy
 800c822:	f3bf 8f4f 	dsb	sy
 800c826:	61fb      	str	r3, [r7, #28]
}
 800c828:	bf00      	nop
 800c82a:	bf00      	nop
 800c82c:	e7fd      	b.n	800c82a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c82e:	f002 fb2b 	bl	800ee88 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c834:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c83a:	429a      	cmp	r2, r3
 800c83c:	d302      	bcc.n	800c844 <xQueueGenericSend+0xdc>
 800c83e:	683b      	ldr	r3, [r7, #0]
 800c840:	2b02      	cmp	r3, #2
 800c842:	d129      	bne.n	800c898 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c844:	683a      	ldr	r2, [r7, #0]
 800c846:	68b9      	ldr	r1, [r7, #8]
 800c848:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c84a:	f000 fc0a 	bl	800d062 <prvCopyDataToQueue>
 800c84e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c854:	2b00      	cmp	r3, #0
 800c856:	d010      	beq.n	800c87a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c85a:	3324      	adds	r3, #36	@ 0x24
 800c85c:	4618      	mov	r0, r3
 800c85e:	f001 fa8b 	bl	800dd78 <xTaskRemoveFromEventList>
 800c862:	4603      	mov	r3, r0
 800c864:	2b00      	cmp	r3, #0
 800c866:	d013      	beq.n	800c890 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c868:	4b3f      	ldr	r3, [pc, #252]	@ (800c968 <xQueueGenericSend+0x200>)
 800c86a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c86e:	601a      	str	r2, [r3, #0]
 800c870:	f3bf 8f4f 	dsb	sy
 800c874:	f3bf 8f6f 	isb	sy
 800c878:	e00a      	b.n	800c890 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c87a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d007      	beq.n	800c890 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c880:	4b39      	ldr	r3, [pc, #228]	@ (800c968 <xQueueGenericSend+0x200>)
 800c882:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c886:	601a      	str	r2, [r3, #0]
 800c888:	f3bf 8f4f 	dsb	sy
 800c88c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c890:	f002 fb2c 	bl	800eeec <vPortExitCritical>
				return pdPASS;
 800c894:	2301      	movs	r3, #1
 800c896:	e063      	b.n	800c960 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d103      	bne.n	800c8a6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c89e:	f002 fb25 	bl	800eeec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	e05c      	b.n	800c960 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c8a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d106      	bne.n	800c8ba <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c8ac:	f107 0314 	add.w	r3, r7, #20
 800c8b0:	4618      	mov	r0, r3
 800c8b2:	f001 fac7 	bl	800de44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c8b6:	2301      	movs	r3, #1
 800c8b8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c8ba:	f002 fb17 	bl	800eeec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c8be:	f000 ffcd 	bl	800d85c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c8c2:	f002 fae1 	bl	800ee88 <vPortEnterCritical>
 800c8c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c8cc:	b25b      	sxtb	r3, r3
 800c8ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8d2:	d103      	bne.n	800c8dc <xQueueGenericSend+0x174>
 800c8d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c8dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c8e2:	b25b      	sxtb	r3, r3
 800c8e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8e8:	d103      	bne.n	800c8f2 <xQueueGenericSend+0x18a>
 800c8ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c8f2:	f002 fafb 	bl	800eeec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c8f6:	1d3a      	adds	r2, r7, #4
 800c8f8:	f107 0314 	add.w	r3, r7, #20
 800c8fc:	4611      	mov	r1, r2
 800c8fe:	4618      	mov	r0, r3
 800c900:	f001 fab6 	bl	800de70 <xTaskCheckForTimeOut>
 800c904:	4603      	mov	r3, r0
 800c906:	2b00      	cmp	r3, #0
 800c908:	d124      	bne.n	800c954 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c90a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c90c:	f000 fca1 	bl	800d252 <prvIsQueueFull>
 800c910:	4603      	mov	r3, r0
 800c912:	2b00      	cmp	r3, #0
 800c914:	d018      	beq.n	800c948 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c918:	3310      	adds	r3, #16
 800c91a:	687a      	ldr	r2, [r7, #4]
 800c91c:	4611      	mov	r1, r2
 800c91e:	4618      	mov	r0, r3
 800c920:	f001 f9d8 	bl	800dcd4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c924:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c926:	f000 fc2c 	bl	800d182 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c92a:	f000 ffdd 	bl	800d8e8 <xTaskResumeAll>
 800c92e:	4603      	mov	r3, r0
 800c930:	2b00      	cmp	r3, #0
 800c932:	f47f af7c 	bne.w	800c82e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800c936:	4b0c      	ldr	r3, [pc, #48]	@ (800c968 <xQueueGenericSend+0x200>)
 800c938:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c93c:	601a      	str	r2, [r3, #0]
 800c93e:	f3bf 8f4f 	dsb	sy
 800c942:	f3bf 8f6f 	isb	sy
 800c946:	e772      	b.n	800c82e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c948:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c94a:	f000 fc1a 	bl	800d182 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c94e:	f000 ffcb 	bl	800d8e8 <xTaskResumeAll>
 800c952:	e76c      	b.n	800c82e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c954:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c956:	f000 fc14 	bl	800d182 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c95a:	f000 ffc5 	bl	800d8e8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c95e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c960:	4618      	mov	r0, r3
 800c962:	3738      	adds	r7, #56	@ 0x38
 800c964:	46bd      	mov	sp, r7
 800c966:	bd80      	pop	{r7, pc}
 800c968:	e000ed04 	.word	0xe000ed04

0800c96c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c96c:	b580      	push	{r7, lr}
 800c96e:	b090      	sub	sp, #64	@ 0x40
 800c970:	af00      	add	r7, sp, #0
 800c972:	60f8      	str	r0, [r7, #12]
 800c974:	60b9      	str	r1, [r7, #8]
 800c976:	607a      	str	r2, [r7, #4]
 800c978:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800c97e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c980:	2b00      	cmp	r3, #0
 800c982:	d10b      	bne.n	800c99c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800c984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c988:	f383 8811 	msr	BASEPRI, r3
 800c98c:	f3bf 8f6f 	isb	sy
 800c990:	f3bf 8f4f 	dsb	sy
 800c994:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c996:	bf00      	nop
 800c998:	bf00      	nop
 800c99a:	e7fd      	b.n	800c998 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c99c:	68bb      	ldr	r3, [r7, #8]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d103      	bne.n	800c9aa <xQueueGenericSendFromISR+0x3e>
 800c9a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d101      	bne.n	800c9ae <xQueueGenericSendFromISR+0x42>
 800c9aa:	2301      	movs	r3, #1
 800c9ac:	e000      	b.n	800c9b0 <xQueueGenericSendFromISR+0x44>
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d10b      	bne.n	800c9cc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800c9b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9b8:	f383 8811 	msr	BASEPRI, r3
 800c9bc:	f3bf 8f6f 	isb	sy
 800c9c0:	f3bf 8f4f 	dsb	sy
 800c9c4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c9c6:	bf00      	nop
 800c9c8:	bf00      	nop
 800c9ca:	e7fd      	b.n	800c9c8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c9cc:	683b      	ldr	r3, [r7, #0]
 800c9ce:	2b02      	cmp	r3, #2
 800c9d0:	d103      	bne.n	800c9da <xQueueGenericSendFromISR+0x6e>
 800c9d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9d6:	2b01      	cmp	r3, #1
 800c9d8:	d101      	bne.n	800c9de <xQueueGenericSendFromISR+0x72>
 800c9da:	2301      	movs	r3, #1
 800c9dc:	e000      	b.n	800c9e0 <xQueueGenericSendFromISR+0x74>
 800c9de:	2300      	movs	r3, #0
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d10b      	bne.n	800c9fc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800c9e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9e8:	f383 8811 	msr	BASEPRI, r3
 800c9ec:	f3bf 8f6f 	isb	sy
 800c9f0:	f3bf 8f4f 	dsb	sy
 800c9f4:	623b      	str	r3, [r7, #32]
}
 800c9f6:	bf00      	nop
 800c9f8:	bf00      	nop
 800c9fa:	e7fd      	b.n	800c9f8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c9fc:	f002 fc08 	bl	800f210 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ca00:	f3ef 8211 	mrs	r2, BASEPRI
 800ca04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca08:	f383 8811 	msr	BASEPRI, r3
 800ca0c:	f3bf 8f6f 	isb	sy
 800ca10:	f3bf 8f4f 	dsb	sy
 800ca14:	61fa      	str	r2, [r7, #28]
 800ca16:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ca18:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ca1a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ca1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ca20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca24:	429a      	cmp	r2, r3
 800ca26:	d302      	bcc.n	800ca2e <xQueueGenericSendFromISR+0xc2>
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	2b02      	cmp	r3, #2
 800ca2c:	d12f      	bne.n	800ca8e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ca2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ca34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ca38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ca3e:	683a      	ldr	r2, [r7, #0]
 800ca40:	68b9      	ldr	r1, [r7, #8]
 800ca42:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ca44:	f000 fb0d 	bl	800d062 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ca48:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800ca4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca50:	d112      	bne.n	800ca78 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ca52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d016      	beq.n	800ca88 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ca5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca5c:	3324      	adds	r3, #36	@ 0x24
 800ca5e:	4618      	mov	r0, r3
 800ca60:	f001 f98a 	bl	800dd78 <xTaskRemoveFromEventList>
 800ca64:	4603      	mov	r3, r0
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d00e      	beq.n	800ca88 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d00b      	beq.n	800ca88 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2201      	movs	r2, #1
 800ca74:	601a      	str	r2, [r3, #0]
 800ca76:	e007      	b.n	800ca88 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ca78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ca7c:	3301      	adds	r3, #1
 800ca7e:	b2db      	uxtb	r3, r3
 800ca80:	b25a      	sxtb	r2, r3
 800ca82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800ca88:	2301      	movs	r3, #1
 800ca8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800ca8c:	e001      	b.n	800ca92 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ca8e:	2300      	movs	r3, #0
 800ca90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ca92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca94:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ca96:	697b      	ldr	r3, [r7, #20]
 800ca98:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ca9c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ca9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800caa0:	4618      	mov	r0, r3
 800caa2:	3740      	adds	r7, #64	@ 0x40
 800caa4:	46bd      	mov	sp, r7
 800caa6:	bd80      	pop	{r7, pc}

0800caa8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b08e      	sub	sp, #56	@ 0x38
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
 800cab0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800cab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d10b      	bne.n	800cad4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800cabc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cac0:	f383 8811 	msr	BASEPRI, r3
 800cac4:	f3bf 8f6f 	isb	sy
 800cac8:	f3bf 8f4f 	dsb	sy
 800cacc:	623b      	str	r3, [r7, #32]
}
 800cace:	bf00      	nop
 800cad0:	bf00      	nop
 800cad2:	e7fd      	b.n	800cad0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800cad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d00b      	beq.n	800caf4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800cadc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cae0:	f383 8811 	msr	BASEPRI, r3
 800cae4:	f3bf 8f6f 	isb	sy
 800cae8:	f3bf 8f4f 	dsb	sy
 800caec:	61fb      	str	r3, [r7, #28]
}
 800caee:	bf00      	nop
 800caf0:	bf00      	nop
 800caf2:	e7fd      	b.n	800caf0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800caf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d103      	bne.n	800cb04 <xQueueGiveFromISR+0x5c>
 800cafc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cafe:	689b      	ldr	r3, [r3, #8]
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d101      	bne.n	800cb08 <xQueueGiveFromISR+0x60>
 800cb04:	2301      	movs	r3, #1
 800cb06:	e000      	b.n	800cb0a <xQueueGiveFromISR+0x62>
 800cb08:	2300      	movs	r3, #0
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d10b      	bne.n	800cb26 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800cb0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb12:	f383 8811 	msr	BASEPRI, r3
 800cb16:	f3bf 8f6f 	isb	sy
 800cb1a:	f3bf 8f4f 	dsb	sy
 800cb1e:	61bb      	str	r3, [r7, #24]
}
 800cb20:	bf00      	nop
 800cb22:	bf00      	nop
 800cb24:	e7fd      	b.n	800cb22 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cb26:	f002 fb73 	bl	800f210 <vPortValidateInterruptPriority>
	__asm volatile
 800cb2a:	f3ef 8211 	mrs	r2, BASEPRI
 800cb2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb32:	f383 8811 	msr	BASEPRI, r3
 800cb36:	f3bf 8f6f 	isb	sy
 800cb3a:	f3bf 8f4f 	dsb	sy
 800cb3e:	617a      	str	r2, [r7, #20]
 800cb40:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800cb42:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cb44:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cb46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb4a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800cb4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cb52:	429a      	cmp	r2, r3
 800cb54:	d22b      	bcs.n	800cbae <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800cb56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb58:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cb5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cb60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb62:	1c5a      	adds	r2, r3, #1
 800cb64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb66:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800cb68:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800cb6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb70:	d112      	bne.n	800cb98 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cb72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d016      	beq.n	800cba8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cb7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb7c:	3324      	adds	r3, #36	@ 0x24
 800cb7e:	4618      	mov	r0, r3
 800cb80:	f001 f8fa 	bl	800dd78 <xTaskRemoveFromEventList>
 800cb84:	4603      	mov	r3, r0
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d00e      	beq.n	800cba8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800cb8a:	683b      	ldr	r3, [r7, #0]
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d00b      	beq.n	800cba8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800cb90:	683b      	ldr	r3, [r7, #0]
 800cb92:	2201      	movs	r2, #1
 800cb94:	601a      	str	r2, [r3, #0]
 800cb96:	e007      	b.n	800cba8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800cb98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb9c:	3301      	adds	r3, #1
 800cb9e:	b2db      	uxtb	r3, r3
 800cba0:	b25a      	sxtb	r2, r3
 800cba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cba4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800cba8:	2301      	movs	r3, #1
 800cbaa:	637b      	str	r3, [r7, #52]	@ 0x34
 800cbac:	e001      	b.n	800cbb2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800cbae:	2300      	movs	r3, #0
 800cbb0:	637b      	str	r3, [r7, #52]	@ 0x34
 800cbb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbb4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	f383 8811 	msr	BASEPRI, r3
}
 800cbbc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cbbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800cbc0:	4618      	mov	r0, r3
 800cbc2:	3738      	adds	r7, #56	@ 0x38
 800cbc4:	46bd      	mov	sp, r7
 800cbc6:	bd80      	pop	{r7, pc}

0800cbc8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800cbc8:	b580      	push	{r7, lr}
 800cbca:	b08c      	sub	sp, #48	@ 0x30
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	60f8      	str	r0, [r7, #12]
 800cbd0:	60b9      	str	r1, [r7, #8]
 800cbd2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800cbdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d10b      	bne.n	800cbfa <xQueueReceive+0x32>
	__asm volatile
 800cbe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbe6:	f383 8811 	msr	BASEPRI, r3
 800cbea:	f3bf 8f6f 	isb	sy
 800cbee:	f3bf 8f4f 	dsb	sy
 800cbf2:	623b      	str	r3, [r7, #32]
}
 800cbf4:	bf00      	nop
 800cbf6:	bf00      	nop
 800cbf8:	e7fd      	b.n	800cbf6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cbfa:	68bb      	ldr	r3, [r7, #8]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d103      	bne.n	800cc08 <xQueueReceive+0x40>
 800cc00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d101      	bne.n	800cc0c <xQueueReceive+0x44>
 800cc08:	2301      	movs	r3, #1
 800cc0a:	e000      	b.n	800cc0e <xQueueReceive+0x46>
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d10b      	bne.n	800cc2a <xQueueReceive+0x62>
	__asm volatile
 800cc12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc16:	f383 8811 	msr	BASEPRI, r3
 800cc1a:	f3bf 8f6f 	isb	sy
 800cc1e:	f3bf 8f4f 	dsb	sy
 800cc22:	61fb      	str	r3, [r7, #28]
}
 800cc24:	bf00      	nop
 800cc26:	bf00      	nop
 800cc28:	e7fd      	b.n	800cc26 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cc2a:	f001 fac3 	bl	800e1b4 <xTaskGetSchedulerState>
 800cc2e:	4603      	mov	r3, r0
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d102      	bne.n	800cc3a <xQueueReceive+0x72>
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d101      	bne.n	800cc3e <xQueueReceive+0x76>
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	e000      	b.n	800cc40 <xQueueReceive+0x78>
 800cc3e:	2300      	movs	r3, #0
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d10b      	bne.n	800cc5c <xQueueReceive+0x94>
	__asm volatile
 800cc44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc48:	f383 8811 	msr	BASEPRI, r3
 800cc4c:	f3bf 8f6f 	isb	sy
 800cc50:	f3bf 8f4f 	dsb	sy
 800cc54:	61bb      	str	r3, [r7, #24]
}
 800cc56:	bf00      	nop
 800cc58:	bf00      	nop
 800cc5a:	e7fd      	b.n	800cc58 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cc5c:	f002 f914 	bl	800ee88 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cc60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc64:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cc66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d01f      	beq.n	800ccac <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800cc6c:	68b9      	ldr	r1, [r7, #8]
 800cc6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cc70:	f000 fa61 	bl	800d136 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800cc74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc76:	1e5a      	subs	r2, r3, #1
 800cc78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc7a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cc7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc7e:	691b      	ldr	r3, [r3, #16]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d00f      	beq.n	800cca4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cc84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc86:	3310      	adds	r3, #16
 800cc88:	4618      	mov	r0, r3
 800cc8a:	f001 f875 	bl	800dd78 <xTaskRemoveFromEventList>
 800cc8e:	4603      	mov	r3, r0
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d007      	beq.n	800cca4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800cc94:	4b3c      	ldr	r3, [pc, #240]	@ (800cd88 <xQueueReceive+0x1c0>)
 800cc96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc9a:	601a      	str	r2, [r3, #0]
 800cc9c:	f3bf 8f4f 	dsb	sy
 800cca0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800cca4:	f002 f922 	bl	800eeec <vPortExitCritical>
				return pdPASS;
 800cca8:	2301      	movs	r3, #1
 800ccaa:	e069      	b.n	800cd80 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d103      	bne.n	800ccba <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ccb2:	f002 f91b 	bl	800eeec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	e062      	b.n	800cd80 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ccba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d106      	bne.n	800ccce <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ccc0:	f107 0310 	add.w	r3, r7, #16
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	f001 f8bd 	bl	800de44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ccca:	2301      	movs	r3, #1
 800cccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ccce:	f002 f90d 	bl	800eeec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ccd2:	f000 fdc3 	bl	800d85c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ccd6:	f002 f8d7 	bl	800ee88 <vPortEnterCritical>
 800ccda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccdc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cce0:	b25b      	sxtb	r3, r3
 800cce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cce6:	d103      	bne.n	800ccf0 <xQueueReceive+0x128>
 800cce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccea:	2200      	movs	r2, #0
 800ccec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ccf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccf2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ccf6:	b25b      	sxtb	r3, r3
 800ccf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccfc:	d103      	bne.n	800cd06 <xQueueReceive+0x13e>
 800ccfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd00:	2200      	movs	r2, #0
 800cd02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cd06:	f002 f8f1 	bl	800eeec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cd0a:	1d3a      	adds	r2, r7, #4
 800cd0c:	f107 0310 	add.w	r3, r7, #16
 800cd10:	4611      	mov	r1, r2
 800cd12:	4618      	mov	r0, r3
 800cd14:	f001 f8ac 	bl	800de70 <xTaskCheckForTimeOut>
 800cd18:	4603      	mov	r3, r0
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d123      	bne.n	800cd66 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cd1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cd20:	f000 fa81 	bl	800d226 <prvIsQueueEmpty>
 800cd24:	4603      	mov	r3, r0
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d017      	beq.n	800cd5a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cd2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd2c:	3324      	adds	r3, #36	@ 0x24
 800cd2e:	687a      	ldr	r2, [r7, #4]
 800cd30:	4611      	mov	r1, r2
 800cd32:	4618      	mov	r0, r3
 800cd34:	f000 ffce 	bl	800dcd4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800cd38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cd3a:	f000 fa22 	bl	800d182 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800cd3e:	f000 fdd3 	bl	800d8e8 <xTaskResumeAll>
 800cd42:	4603      	mov	r3, r0
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d189      	bne.n	800cc5c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800cd48:	4b0f      	ldr	r3, [pc, #60]	@ (800cd88 <xQueueReceive+0x1c0>)
 800cd4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd4e:	601a      	str	r2, [r3, #0]
 800cd50:	f3bf 8f4f 	dsb	sy
 800cd54:	f3bf 8f6f 	isb	sy
 800cd58:	e780      	b.n	800cc5c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800cd5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cd5c:	f000 fa11 	bl	800d182 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cd60:	f000 fdc2 	bl	800d8e8 <xTaskResumeAll>
 800cd64:	e77a      	b.n	800cc5c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800cd66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cd68:	f000 fa0b 	bl	800d182 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cd6c:	f000 fdbc 	bl	800d8e8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cd70:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cd72:	f000 fa58 	bl	800d226 <prvIsQueueEmpty>
 800cd76:	4603      	mov	r3, r0
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	f43f af6f 	beq.w	800cc5c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800cd7e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800cd80:	4618      	mov	r0, r3
 800cd82:	3730      	adds	r7, #48	@ 0x30
 800cd84:	46bd      	mov	sp, r7
 800cd86:	bd80      	pop	{r7, pc}
 800cd88:	e000ed04 	.word	0xe000ed04

0800cd8c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b08e      	sub	sp, #56	@ 0x38
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	6078      	str	r0, [r7, #4]
 800cd94:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800cd96:	2300      	movs	r3, #0
 800cd98:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800cd9e:	2300      	movs	r3, #0
 800cda0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800cda2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d10b      	bne.n	800cdc0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800cda8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdac:	f383 8811 	msr	BASEPRI, r3
 800cdb0:	f3bf 8f6f 	isb	sy
 800cdb4:	f3bf 8f4f 	dsb	sy
 800cdb8:	623b      	str	r3, [r7, #32]
}
 800cdba:	bf00      	nop
 800cdbc:	bf00      	nop
 800cdbe:	e7fd      	b.n	800cdbc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800cdc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d00b      	beq.n	800cde0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800cdc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdcc:	f383 8811 	msr	BASEPRI, r3
 800cdd0:	f3bf 8f6f 	isb	sy
 800cdd4:	f3bf 8f4f 	dsb	sy
 800cdd8:	61fb      	str	r3, [r7, #28]
}
 800cdda:	bf00      	nop
 800cddc:	bf00      	nop
 800cdde:	e7fd      	b.n	800cddc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cde0:	f001 f9e8 	bl	800e1b4 <xTaskGetSchedulerState>
 800cde4:	4603      	mov	r3, r0
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d102      	bne.n	800cdf0 <xQueueSemaphoreTake+0x64>
 800cdea:	683b      	ldr	r3, [r7, #0]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d101      	bne.n	800cdf4 <xQueueSemaphoreTake+0x68>
 800cdf0:	2301      	movs	r3, #1
 800cdf2:	e000      	b.n	800cdf6 <xQueueSemaphoreTake+0x6a>
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d10b      	bne.n	800ce12 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800cdfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdfe:	f383 8811 	msr	BASEPRI, r3
 800ce02:	f3bf 8f6f 	isb	sy
 800ce06:	f3bf 8f4f 	dsb	sy
 800ce0a:	61bb      	str	r3, [r7, #24]
}
 800ce0c:	bf00      	nop
 800ce0e:	bf00      	nop
 800ce10:	e7fd      	b.n	800ce0e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ce12:	f002 f839 	bl	800ee88 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ce16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce1a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ce1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d024      	beq.n	800ce6c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800ce22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce24:	1e5a      	subs	r2, r3, #1
 800ce26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce28:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ce2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d104      	bne.n	800ce3c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800ce32:	f001 fb39 	bl	800e4a8 <pvTaskIncrementMutexHeldCount>
 800ce36:	4602      	mov	r2, r0
 800ce38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce3a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ce3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce3e:	691b      	ldr	r3, [r3, #16]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d00f      	beq.n	800ce64 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ce44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce46:	3310      	adds	r3, #16
 800ce48:	4618      	mov	r0, r3
 800ce4a:	f000 ff95 	bl	800dd78 <xTaskRemoveFromEventList>
 800ce4e:	4603      	mov	r3, r0
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d007      	beq.n	800ce64 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ce54:	4b54      	ldr	r3, [pc, #336]	@ (800cfa8 <xQueueSemaphoreTake+0x21c>)
 800ce56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ce5a:	601a      	str	r2, [r3, #0]
 800ce5c:	f3bf 8f4f 	dsb	sy
 800ce60:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ce64:	f002 f842 	bl	800eeec <vPortExitCritical>
				return pdPASS;
 800ce68:	2301      	movs	r3, #1
 800ce6a:	e098      	b.n	800cf9e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ce6c:	683b      	ldr	r3, [r7, #0]
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	d112      	bne.n	800ce98 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ce72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d00b      	beq.n	800ce90 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800ce78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce7c:	f383 8811 	msr	BASEPRI, r3
 800ce80:	f3bf 8f6f 	isb	sy
 800ce84:	f3bf 8f4f 	dsb	sy
 800ce88:	617b      	str	r3, [r7, #20]
}
 800ce8a:	bf00      	nop
 800ce8c:	bf00      	nop
 800ce8e:	e7fd      	b.n	800ce8c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ce90:	f002 f82c 	bl	800eeec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ce94:	2300      	movs	r3, #0
 800ce96:	e082      	b.n	800cf9e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ce98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d106      	bne.n	800ceac <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ce9e:	f107 030c 	add.w	r3, r7, #12
 800cea2:	4618      	mov	r0, r3
 800cea4:	f000 ffce 	bl	800de44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cea8:	2301      	movs	r3, #1
 800ceaa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ceac:	f002 f81e 	bl	800eeec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ceb0:	f000 fcd4 	bl	800d85c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ceb4:	f001 ffe8 	bl	800ee88 <vPortEnterCritical>
 800ceb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ceba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cebe:	b25b      	sxtb	r3, r3
 800cec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cec4:	d103      	bne.n	800cece <xQueueSemaphoreTake+0x142>
 800cec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cec8:	2200      	movs	r2, #0
 800ceca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ced0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ced4:	b25b      	sxtb	r3, r3
 800ced6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ceda:	d103      	bne.n	800cee4 <xQueueSemaphoreTake+0x158>
 800cedc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cede:	2200      	movs	r2, #0
 800cee0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cee4:	f002 f802 	bl	800eeec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cee8:	463a      	mov	r2, r7
 800ceea:	f107 030c 	add.w	r3, r7, #12
 800ceee:	4611      	mov	r1, r2
 800cef0:	4618      	mov	r0, r3
 800cef2:	f000 ffbd 	bl	800de70 <xTaskCheckForTimeOut>
 800cef6:	4603      	mov	r3, r0
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d132      	bne.n	800cf62 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cefc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cefe:	f000 f992 	bl	800d226 <prvIsQueueEmpty>
 800cf02:	4603      	mov	r3, r0
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d026      	beq.n	800cf56 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cf08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d109      	bne.n	800cf24 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800cf10:	f001 ffba 	bl	800ee88 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cf14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf16:	689b      	ldr	r3, [r3, #8]
 800cf18:	4618      	mov	r0, r3
 800cf1a:	f001 f969 	bl	800e1f0 <xTaskPriorityInherit>
 800cf1e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800cf20:	f001 ffe4 	bl	800eeec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cf24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf26:	3324      	adds	r3, #36	@ 0x24
 800cf28:	683a      	ldr	r2, [r7, #0]
 800cf2a:	4611      	mov	r1, r2
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	f000 fed1 	bl	800dcd4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800cf32:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cf34:	f000 f925 	bl	800d182 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800cf38:	f000 fcd6 	bl	800d8e8 <xTaskResumeAll>
 800cf3c:	4603      	mov	r3, r0
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	f47f af67 	bne.w	800ce12 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800cf44:	4b18      	ldr	r3, [pc, #96]	@ (800cfa8 <xQueueSemaphoreTake+0x21c>)
 800cf46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cf4a:	601a      	str	r2, [r3, #0]
 800cf4c:	f3bf 8f4f 	dsb	sy
 800cf50:	f3bf 8f6f 	isb	sy
 800cf54:	e75d      	b.n	800ce12 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800cf56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cf58:	f000 f913 	bl	800d182 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cf5c:	f000 fcc4 	bl	800d8e8 <xTaskResumeAll>
 800cf60:	e757      	b.n	800ce12 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800cf62:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cf64:	f000 f90d 	bl	800d182 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cf68:	f000 fcbe 	bl	800d8e8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cf6c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cf6e:	f000 f95a 	bl	800d226 <prvIsQueueEmpty>
 800cf72:	4603      	mov	r3, r0
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	f43f af4c 	beq.w	800ce12 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800cf7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d00d      	beq.n	800cf9c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800cf80:	f001 ff82 	bl	800ee88 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800cf84:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cf86:	f000 f854 	bl	800d032 <prvGetDisinheritPriorityAfterTimeout>
 800cf8a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800cf8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf8e:	689b      	ldr	r3, [r3, #8]
 800cf90:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cf92:	4618      	mov	r0, r3
 800cf94:	f001 fa04 	bl	800e3a0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800cf98:	f001 ffa8 	bl	800eeec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800cf9c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	3738      	adds	r7, #56	@ 0x38
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	bd80      	pop	{r7, pc}
 800cfa6:	bf00      	nop
 800cfa8:	e000ed04 	.word	0xe000ed04

0800cfac <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800cfac:	b580      	push	{r7, lr}
 800cfae:	b084      	sub	sp, #16
 800cfb0:	af00      	add	r7, sp, #0
 800cfb2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d10b      	bne.n	800cfd2 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800cfba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfbe:	f383 8811 	msr	BASEPRI, r3
 800cfc2:	f3bf 8f6f 	isb	sy
 800cfc6:	f3bf 8f4f 	dsb	sy
 800cfca:	60bb      	str	r3, [r7, #8]
}
 800cfcc:	bf00      	nop
 800cfce:	bf00      	nop
 800cfd0:	e7fd      	b.n	800cfce <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800cfd2:	f001 ff59 	bl	800ee88 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cfda:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800cfdc:	f001 ff86 	bl	800eeec <vPortExitCritical>

	return uxReturn;
 800cfe0:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	3710      	adds	r7, #16
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	bd80      	pop	{r7, pc}

0800cfea <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800cfea:	b580      	push	{r7, lr}
 800cfec:	b084      	sub	sp, #16
 800cfee:	af00      	add	r7, sp, #0
 800cff0:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d10b      	bne.n	800d014 <vQueueDelete+0x2a>
	__asm volatile
 800cffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d000:	f383 8811 	msr	BASEPRI, r3
 800d004:	f3bf 8f6f 	isb	sy
 800d008:	f3bf 8f4f 	dsb	sy
 800d00c:	60bb      	str	r3, [r7, #8]
}
 800d00e:	bf00      	nop
 800d010:	bf00      	nop
 800d012:	e7fd      	b.n	800d010 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800d014:	68f8      	ldr	r0, [r7, #12]
 800d016:	f000 f95f 	bl	800d2d8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800d020:	2b00      	cmp	r3, #0
 800d022:	d102      	bne.n	800d02a <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800d024:	68f8      	ldr	r0, [r7, #12]
 800d026:	f002 fa03 	bl	800f430 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800d02a:	bf00      	nop
 800d02c:	3710      	adds	r7, #16
 800d02e:	46bd      	mov	sp, r7
 800d030:	bd80      	pop	{r7, pc}

0800d032 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800d032:	b480      	push	{r7}
 800d034:	b085      	sub	sp, #20
 800d036:	af00      	add	r7, sp, #0
 800d038:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d006      	beq.n	800d050 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800d04c:	60fb      	str	r3, [r7, #12]
 800d04e:	e001      	b.n	800d054 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800d050:	2300      	movs	r3, #0
 800d052:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800d054:	68fb      	ldr	r3, [r7, #12]
	}
 800d056:	4618      	mov	r0, r3
 800d058:	3714      	adds	r7, #20
 800d05a:	46bd      	mov	sp, r7
 800d05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d060:	4770      	bx	lr

0800d062 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d062:	b580      	push	{r7, lr}
 800d064:	b086      	sub	sp, #24
 800d066:	af00      	add	r7, sp, #0
 800d068:	60f8      	str	r0, [r7, #12]
 800d06a:	60b9      	str	r1, [r7, #8]
 800d06c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d06e:	2300      	movs	r3, #0
 800d070:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d076:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d10d      	bne.n	800d09c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d14d      	bne.n	800d124 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	689b      	ldr	r3, [r3, #8]
 800d08c:	4618      	mov	r0, r3
 800d08e:	f001 f917 	bl	800e2c0 <xTaskPriorityDisinherit>
 800d092:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	2200      	movs	r2, #0
 800d098:	609a      	str	r2, [r3, #8]
 800d09a:	e043      	b.n	800d124 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d119      	bne.n	800d0d6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	6858      	ldr	r0, [r3, #4]
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0aa:	461a      	mov	r2, r3
 800d0ac:	68b9      	ldr	r1, [r7, #8]
 800d0ae:	f003 fd8c 	bl	8010bca <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	685a      	ldr	r2, [r3, #4]
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0ba:	441a      	add	r2, r3
 800d0bc:	68fb      	ldr	r3, [r7, #12]
 800d0be:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	685a      	ldr	r2, [r3, #4]
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	689b      	ldr	r3, [r3, #8]
 800d0c8:	429a      	cmp	r2, r3
 800d0ca:	d32b      	bcc.n	800d124 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	681a      	ldr	r2, [r3, #0]
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	605a      	str	r2, [r3, #4]
 800d0d4:	e026      	b.n	800d124 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	68d8      	ldr	r0, [r3, #12]
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0de:	461a      	mov	r2, r3
 800d0e0:	68b9      	ldr	r1, [r7, #8]
 800d0e2:	f003 fd72 	bl	8010bca <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	68da      	ldr	r2, [r3, #12]
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0ee:	425b      	negs	r3, r3
 800d0f0:	441a      	add	r2, r3
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	68da      	ldr	r2, [r3, #12]
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	429a      	cmp	r2, r3
 800d100:	d207      	bcs.n	800d112 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	689a      	ldr	r2, [r3, #8]
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d10a:	425b      	negs	r3, r3
 800d10c:	441a      	add	r2, r3
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	2b02      	cmp	r3, #2
 800d116:	d105      	bne.n	800d124 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d118:	693b      	ldr	r3, [r7, #16]
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d002      	beq.n	800d124 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d11e:	693b      	ldr	r3, [r7, #16]
 800d120:	3b01      	subs	r3, #1
 800d122:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d124:	693b      	ldr	r3, [r7, #16]
 800d126:	1c5a      	adds	r2, r3, #1
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800d12c:	697b      	ldr	r3, [r7, #20]
}
 800d12e:	4618      	mov	r0, r3
 800d130:	3718      	adds	r7, #24
 800d132:	46bd      	mov	sp, r7
 800d134:	bd80      	pop	{r7, pc}

0800d136 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d136:	b580      	push	{r7, lr}
 800d138:	b082      	sub	sp, #8
 800d13a:	af00      	add	r7, sp, #0
 800d13c:	6078      	str	r0, [r7, #4]
 800d13e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d144:	2b00      	cmp	r3, #0
 800d146:	d018      	beq.n	800d17a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	68da      	ldr	r2, [r3, #12]
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d150:	441a      	add	r2, r3
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	68da      	ldr	r2, [r3, #12]
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	689b      	ldr	r3, [r3, #8]
 800d15e:	429a      	cmp	r2, r3
 800d160:	d303      	bcc.n	800d16a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	681a      	ldr	r2, [r3, #0]
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	68d9      	ldr	r1, [r3, #12]
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d172:	461a      	mov	r2, r3
 800d174:	6838      	ldr	r0, [r7, #0]
 800d176:	f003 fd28 	bl	8010bca <memcpy>
	}
}
 800d17a:	bf00      	nop
 800d17c:	3708      	adds	r7, #8
 800d17e:	46bd      	mov	sp, r7
 800d180:	bd80      	pop	{r7, pc}

0800d182 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d182:	b580      	push	{r7, lr}
 800d184:	b084      	sub	sp, #16
 800d186:	af00      	add	r7, sp, #0
 800d188:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d18a:	f001 fe7d 	bl	800ee88 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d194:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d196:	e011      	b.n	800d1bc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d012      	beq.n	800d1c6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	3324      	adds	r3, #36	@ 0x24
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	f000 fde7 	bl	800dd78 <xTaskRemoveFromEventList>
 800d1aa:	4603      	mov	r3, r0
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d001      	beq.n	800d1b4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d1b0:	f000 fec2 	bl	800df38 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d1b4:	7bfb      	ldrb	r3, [r7, #15]
 800d1b6:	3b01      	subs	r3, #1
 800d1b8:	b2db      	uxtb	r3, r3
 800d1ba:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d1bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	dce9      	bgt.n	800d198 <prvUnlockQueue+0x16>
 800d1c4:	e000      	b.n	800d1c8 <prvUnlockQueue+0x46>
					break;
 800d1c6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	22ff      	movs	r2, #255	@ 0xff
 800d1cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800d1d0:	f001 fe8c 	bl	800eeec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d1d4:	f001 fe58 	bl	800ee88 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d1de:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d1e0:	e011      	b.n	800d206 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	691b      	ldr	r3, [r3, #16]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d012      	beq.n	800d210 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	3310      	adds	r3, #16
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	f000 fdc2 	bl	800dd78 <xTaskRemoveFromEventList>
 800d1f4:	4603      	mov	r3, r0
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d001      	beq.n	800d1fe <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d1fa:	f000 fe9d 	bl	800df38 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d1fe:	7bbb      	ldrb	r3, [r7, #14]
 800d200:	3b01      	subs	r3, #1
 800d202:	b2db      	uxtb	r3, r3
 800d204:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d206:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	dce9      	bgt.n	800d1e2 <prvUnlockQueue+0x60>
 800d20e:	e000      	b.n	800d212 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d210:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	22ff      	movs	r2, #255	@ 0xff
 800d216:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800d21a:	f001 fe67 	bl	800eeec <vPortExitCritical>
}
 800d21e:	bf00      	nop
 800d220:	3710      	adds	r7, #16
 800d222:	46bd      	mov	sp, r7
 800d224:	bd80      	pop	{r7, pc}

0800d226 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d226:	b580      	push	{r7, lr}
 800d228:	b084      	sub	sp, #16
 800d22a:	af00      	add	r7, sp, #0
 800d22c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d22e:	f001 fe2b 	bl	800ee88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d236:	2b00      	cmp	r3, #0
 800d238:	d102      	bne.n	800d240 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d23a:	2301      	movs	r3, #1
 800d23c:	60fb      	str	r3, [r7, #12]
 800d23e:	e001      	b.n	800d244 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d240:	2300      	movs	r3, #0
 800d242:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d244:	f001 fe52 	bl	800eeec <vPortExitCritical>

	return xReturn;
 800d248:	68fb      	ldr	r3, [r7, #12]
}
 800d24a:	4618      	mov	r0, r3
 800d24c:	3710      	adds	r7, #16
 800d24e:	46bd      	mov	sp, r7
 800d250:	bd80      	pop	{r7, pc}

0800d252 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d252:	b580      	push	{r7, lr}
 800d254:	b084      	sub	sp, #16
 800d256:	af00      	add	r7, sp, #0
 800d258:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d25a:	f001 fe15 	bl	800ee88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d266:	429a      	cmp	r2, r3
 800d268:	d102      	bne.n	800d270 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d26a:	2301      	movs	r3, #1
 800d26c:	60fb      	str	r3, [r7, #12]
 800d26e:	e001      	b.n	800d274 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d270:	2300      	movs	r3, #0
 800d272:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d274:	f001 fe3a 	bl	800eeec <vPortExitCritical>

	return xReturn;
 800d278:	68fb      	ldr	r3, [r7, #12]
}
 800d27a:	4618      	mov	r0, r3
 800d27c:	3710      	adds	r7, #16
 800d27e:	46bd      	mov	sp, r7
 800d280:	bd80      	pop	{r7, pc}
	...

0800d284 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d284:	b480      	push	{r7}
 800d286:	b085      	sub	sp, #20
 800d288:	af00      	add	r7, sp, #0
 800d28a:	6078      	str	r0, [r7, #4]
 800d28c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d28e:	2300      	movs	r3, #0
 800d290:	60fb      	str	r3, [r7, #12]
 800d292:	e014      	b.n	800d2be <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d294:	4a0f      	ldr	r2, [pc, #60]	@ (800d2d4 <vQueueAddToRegistry+0x50>)
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d10b      	bne.n	800d2b8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d2a0:	490c      	ldr	r1, [pc, #48]	@ (800d2d4 <vQueueAddToRegistry+0x50>)
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	683a      	ldr	r2, [r7, #0]
 800d2a6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d2aa:	4a0a      	ldr	r2, [pc, #40]	@ (800d2d4 <vQueueAddToRegistry+0x50>)
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	00db      	lsls	r3, r3, #3
 800d2b0:	4413      	add	r3, r2
 800d2b2:	687a      	ldr	r2, [r7, #4]
 800d2b4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d2b6:	e006      	b.n	800d2c6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	3301      	adds	r3, #1
 800d2bc:	60fb      	str	r3, [r7, #12]
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	2b07      	cmp	r3, #7
 800d2c2:	d9e7      	bls.n	800d294 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d2c4:	bf00      	nop
 800d2c6:	bf00      	nop
 800d2c8:	3714      	adds	r7, #20
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d0:	4770      	bx	lr
 800d2d2:	bf00      	nop
 800d2d4:	24000b90 	.word	0x24000b90

0800d2d8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800d2d8:	b480      	push	{r7}
 800d2da:	b085      	sub	sp, #20
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	60fb      	str	r3, [r7, #12]
 800d2e4:	e016      	b.n	800d314 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800d2e6:	4a10      	ldr	r2, [pc, #64]	@ (800d328 <vQueueUnregisterQueue+0x50>)
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	00db      	lsls	r3, r3, #3
 800d2ec:	4413      	add	r3, r2
 800d2ee:	685b      	ldr	r3, [r3, #4]
 800d2f0:	687a      	ldr	r2, [r7, #4]
 800d2f2:	429a      	cmp	r2, r3
 800d2f4:	d10b      	bne.n	800d30e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800d2f6:	4a0c      	ldr	r2, [pc, #48]	@ (800d328 <vQueueUnregisterQueue+0x50>)
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	2100      	movs	r1, #0
 800d2fc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800d300:	4a09      	ldr	r2, [pc, #36]	@ (800d328 <vQueueUnregisterQueue+0x50>)
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	00db      	lsls	r3, r3, #3
 800d306:	4413      	add	r3, r2
 800d308:	2200      	movs	r2, #0
 800d30a:	605a      	str	r2, [r3, #4]
				break;
 800d30c:	e006      	b.n	800d31c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	3301      	adds	r3, #1
 800d312:	60fb      	str	r3, [r7, #12]
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	2b07      	cmp	r3, #7
 800d318:	d9e5      	bls.n	800d2e6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800d31a:	bf00      	nop
 800d31c:	bf00      	nop
 800d31e:	3714      	adds	r7, #20
 800d320:	46bd      	mov	sp, r7
 800d322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d326:	4770      	bx	lr
 800d328:	24000b90 	.word	0x24000b90

0800d32c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	b086      	sub	sp, #24
 800d330:	af00      	add	r7, sp, #0
 800d332:	60f8      	str	r0, [r7, #12]
 800d334:	60b9      	str	r1, [r7, #8]
 800d336:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d33c:	f001 fda4 	bl	800ee88 <vPortEnterCritical>
 800d340:	697b      	ldr	r3, [r7, #20]
 800d342:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d346:	b25b      	sxtb	r3, r3
 800d348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d34c:	d103      	bne.n	800d356 <vQueueWaitForMessageRestricted+0x2a>
 800d34e:	697b      	ldr	r3, [r7, #20]
 800d350:	2200      	movs	r2, #0
 800d352:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d356:	697b      	ldr	r3, [r7, #20]
 800d358:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d35c:	b25b      	sxtb	r3, r3
 800d35e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d362:	d103      	bne.n	800d36c <vQueueWaitForMessageRestricted+0x40>
 800d364:	697b      	ldr	r3, [r7, #20]
 800d366:	2200      	movs	r2, #0
 800d368:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d36c:	f001 fdbe 	bl	800eeec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d370:	697b      	ldr	r3, [r7, #20]
 800d372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d374:	2b00      	cmp	r3, #0
 800d376:	d106      	bne.n	800d386 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d378:	697b      	ldr	r3, [r7, #20]
 800d37a:	3324      	adds	r3, #36	@ 0x24
 800d37c:	687a      	ldr	r2, [r7, #4]
 800d37e:	68b9      	ldr	r1, [r7, #8]
 800d380:	4618      	mov	r0, r3
 800d382:	f000 fccd 	bl	800dd20 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d386:	6978      	ldr	r0, [r7, #20]
 800d388:	f7ff fefb 	bl	800d182 <prvUnlockQueue>
	}
 800d38c:	bf00      	nop
 800d38e:	3718      	adds	r7, #24
 800d390:	46bd      	mov	sp, r7
 800d392:	bd80      	pop	{r7, pc}

0800d394 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d394:	b580      	push	{r7, lr}
 800d396:	b08e      	sub	sp, #56	@ 0x38
 800d398:	af04      	add	r7, sp, #16
 800d39a:	60f8      	str	r0, [r7, #12]
 800d39c:	60b9      	str	r1, [r7, #8]
 800d39e:	607a      	str	r2, [r7, #4]
 800d3a0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d3a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d10b      	bne.n	800d3c0 <xTaskCreateStatic+0x2c>
	__asm volatile
 800d3a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3ac:	f383 8811 	msr	BASEPRI, r3
 800d3b0:	f3bf 8f6f 	isb	sy
 800d3b4:	f3bf 8f4f 	dsb	sy
 800d3b8:	623b      	str	r3, [r7, #32]
}
 800d3ba:	bf00      	nop
 800d3bc:	bf00      	nop
 800d3be:	e7fd      	b.n	800d3bc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d3c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d10b      	bne.n	800d3de <xTaskCreateStatic+0x4a>
	__asm volatile
 800d3c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3ca:	f383 8811 	msr	BASEPRI, r3
 800d3ce:	f3bf 8f6f 	isb	sy
 800d3d2:	f3bf 8f4f 	dsb	sy
 800d3d6:	61fb      	str	r3, [r7, #28]
}
 800d3d8:	bf00      	nop
 800d3da:	bf00      	nop
 800d3dc:	e7fd      	b.n	800d3da <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d3de:	23a8      	movs	r3, #168	@ 0xa8
 800d3e0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d3e2:	693b      	ldr	r3, [r7, #16]
 800d3e4:	2ba8      	cmp	r3, #168	@ 0xa8
 800d3e6:	d00b      	beq.n	800d400 <xTaskCreateStatic+0x6c>
	__asm volatile
 800d3e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3ec:	f383 8811 	msr	BASEPRI, r3
 800d3f0:	f3bf 8f6f 	isb	sy
 800d3f4:	f3bf 8f4f 	dsb	sy
 800d3f8:	61bb      	str	r3, [r7, #24]
}
 800d3fa:	bf00      	nop
 800d3fc:	bf00      	nop
 800d3fe:	e7fd      	b.n	800d3fc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d400:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d404:	2b00      	cmp	r3, #0
 800d406:	d01e      	beq.n	800d446 <xTaskCreateStatic+0xb2>
 800d408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d01b      	beq.n	800d446 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d40e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d410:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d414:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d416:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d41a:	2202      	movs	r2, #2
 800d41c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d420:	2300      	movs	r3, #0
 800d422:	9303      	str	r3, [sp, #12]
 800d424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d426:	9302      	str	r3, [sp, #8]
 800d428:	f107 0314 	add.w	r3, r7, #20
 800d42c:	9301      	str	r3, [sp, #4]
 800d42e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d430:	9300      	str	r3, [sp, #0]
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	687a      	ldr	r2, [r7, #4]
 800d436:	68b9      	ldr	r1, [r7, #8]
 800d438:	68f8      	ldr	r0, [r7, #12]
 800d43a:	f000 f851 	bl	800d4e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d43e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d440:	f000 f8f6 	bl	800d630 <prvAddNewTaskToReadyList>
 800d444:	e001      	b.n	800d44a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800d446:	2300      	movs	r3, #0
 800d448:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d44a:	697b      	ldr	r3, [r7, #20]
	}
 800d44c:	4618      	mov	r0, r3
 800d44e:	3728      	adds	r7, #40	@ 0x28
 800d450:	46bd      	mov	sp, r7
 800d452:	bd80      	pop	{r7, pc}

0800d454 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d454:	b580      	push	{r7, lr}
 800d456:	b08c      	sub	sp, #48	@ 0x30
 800d458:	af04      	add	r7, sp, #16
 800d45a:	60f8      	str	r0, [r7, #12]
 800d45c:	60b9      	str	r1, [r7, #8]
 800d45e:	603b      	str	r3, [r7, #0]
 800d460:	4613      	mov	r3, r2
 800d462:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d464:	88fb      	ldrh	r3, [r7, #6]
 800d466:	009b      	lsls	r3, r3, #2
 800d468:	4618      	mov	r0, r3
 800d46a:	f001 ff13 	bl	800f294 <pvPortMalloc>
 800d46e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d470:	697b      	ldr	r3, [r7, #20]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d00e      	beq.n	800d494 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d476:	20a8      	movs	r0, #168	@ 0xa8
 800d478:	f001 ff0c 	bl	800f294 <pvPortMalloc>
 800d47c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d47e:	69fb      	ldr	r3, [r7, #28]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d003      	beq.n	800d48c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d484:	69fb      	ldr	r3, [r7, #28]
 800d486:	697a      	ldr	r2, [r7, #20]
 800d488:	631a      	str	r2, [r3, #48]	@ 0x30
 800d48a:	e005      	b.n	800d498 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d48c:	6978      	ldr	r0, [r7, #20]
 800d48e:	f001 ffcf 	bl	800f430 <vPortFree>
 800d492:	e001      	b.n	800d498 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d494:	2300      	movs	r3, #0
 800d496:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d498:	69fb      	ldr	r3, [r7, #28]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d017      	beq.n	800d4ce <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d49e:	69fb      	ldr	r3, [r7, #28]
 800d4a0:	2200      	movs	r2, #0
 800d4a2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d4a6:	88fa      	ldrh	r2, [r7, #6]
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	9303      	str	r3, [sp, #12]
 800d4ac:	69fb      	ldr	r3, [r7, #28]
 800d4ae:	9302      	str	r3, [sp, #8]
 800d4b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4b2:	9301      	str	r3, [sp, #4]
 800d4b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4b6:	9300      	str	r3, [sp, #0]
 800d4b8:	683b      	ldr	r3, [r7, #0]
 800d4ba:	68b9      	ldr	r1, [r7, #8]
 800d4bc:	68f8      	ldr	r0, [r7, #12]
 800d4be:	f000 f80f 	bl	800d4e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d4c2:	69f8      	ldr	r0, [r7, #28]
 800d4c4:	f000 f8b4 	bl	800d630 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d4c8:	2301      	movs	r3, #1
 800d4ca:	61bb      	str	r3, [r7, #24]
 800d4cc:	e002      	b.n	800d4d4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d4ce:	f04f 33ff 	mov.w	r3, #4294967295
 800d4d2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d4d4:	69bb      	ldr	r3, [r7, #24]
	}
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	3720      	adds	r7, #32
 800d4da:	46bd      	mov	sp, r7
 800d4dc:	bd80      	pop	{r7, pc}
	...

0800d4e0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b088      	sub	sp, #32
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	60f8      	str	r0, [r7, #12]
 800d4e8:	60b9      	str	r1, [r7, #8]
 800d4ea:	607a      	str	r2, [r7, #4]
 800d4ec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d4ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4f0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	009b      	lsls	r3, r3, #2
 800d4f6:	461a      	mov	r2, r3
 800d4f8:	21a5      	movs	r1, #165	@ 0xa5
 800d4fa:	f003 fa3d 	bl	8010978 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d4fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d500:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d502:	6879      	ldr	r1, [r7, #4]
 800d504:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800d508:	440b      	add	r3, r1
 800d50a:	009b      	lsls	r3, r3, #2
 800d50c:	4413      	add	r3, r2
 800d50e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d510:	69bb      	ldr	r3, [r7, #24]
 800d512:	f023 0307 	bic.w	r3, r3, #7
 800d516:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d518:	69bb      	ldr	r3, [r7, #24]
 800d51a:	f003 0307 	and.w	r3, r3, #7
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d00b      	beq.n	800d53a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800d522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d526:	f383 8811 	msr	BASEPRI, r3
 800d52a:	f3bf 8f6f 	isb	sy
 800d52e:	f3bf 8f4f 	dsb	sy
 800d532:	617b      	str	r3, [r7, #20]
}
 800d534:	bf00      	nop
 800d536:	bf00      	nop
 800d538:	e7fd      	b.n	800d536 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d53a:	68bb      	ldr	r3, [r7, #8]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d01f      	beq.n	800d580 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d540:	2300      	movs	r3, #0
 800d542:	61fb      	str	r3, [r7, #28]
 800d544:	e012      	b.n	800d56c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d546:	68ba      	ldr	r2, [r7, #8]
 800d548:	69fb      	ldr	r3, [r7, #28]
 800d54a:	4413      	add	r3, r2
 800d54c:	7819      	ldrb	r1, [r3, #0]
 800d54e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d550:	69fb      	ldr	r3, [r7, #28]
 800d552:	4413      	add	r3, r2
 800d554:	3334      	adds	r3, #52	@ 0x34
 800d556:	460a      	mov	r2, r1
 800d558:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d55a:	68ba      	ldr	r2, [r7, #8]
 800d55c:	69fb      	ldr	r3, [r7, #28]
 800d55e:	4413      	add	r3, r2
 800d560:	781b      	ldrb	r3, [r3, #0]
 800d562:	2b00      	cmp	r3, #0
 800d564:	d006      	beq.n	800d574 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d566:	69fb      	ldr	r3, [r7, #28]
 800d568:	3301      	adds	r3, #1
 800d56a:	61fb      	str	r3, [r7, #28]
 800d56c:	69fb      	ldr	r3, [r7, #28]
 800d56e:	2b0f      	cmp	r3, #15
 800d570:	d9e9      	bls.n	800d546 <prvInitialiseNewTask+0x66>
 800d572:	e000      	b.n	800d576 <prvInitialiseNewTask+0x96>
			{
				break;
 800d574:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d578:	2200      	movs	r2, #0
 800d57a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d57e:	e003      	b.n	800d588 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d582:	2200      	movs	r2, #0
 800d584:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d58a:	2b37      	cmp	r3, #55	@ 0x37
 800d58c:	d901      	bls.n	800d592 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d58e:	2337      	movs	r3, #55	@ 0x37
 800d590:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d594:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d596:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d59a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d59c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d59e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5a0:	2200      	movs	r2, #0
 800d5a2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d5a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5a6:	3304      	adds	r3, #4
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	f7fe fecf 	bl	800c34c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d5ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5b0:	3318      	adds	r3, #24
 800d5b2:	4618      	mov	r0, r3
 800d5b4:	f7fe feca 	bl	800c34c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d5b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5bc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5c0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d5c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5c6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5cc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d5ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d5d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5d8:	2200      	movs	r2, #0
 800d5da:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d5de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5e0:	3354      	adds	r3, #84	@ 0x54
 800d5e2:	224c      	movs	r2, #76	@ 0x4c
 800d5e4:	2100      	movs	r1, #0
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	f003 f9c6 	bl	8010978 <memset>
 800d5ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5ee:	4a0d      	ldr	r2, [pc, #52]	@ (800d624 <prvInitialiseNewTask+0x144>)
 800d5f0:	659a      	str	r2, [r3, #88]	@ 0x58
 800d5f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5f4:	4a0c      	ldr	r2, [pc, #48]	@ (800d628 <prvInitialiseNewTask+0x148>)
 800d5f6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800d5f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5fa:	4a0c      	ldr	r2, [pc, #48]	@ (800d62c <prvInitialiseNewTask+0x14c>)
 800d5fc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d5fe:	683a      	ldr	r2, [r7, #0]
 800d600:	68f9      	ldr	r1, [r7, #12]
 800d602:	69b8      	ldr	r0, [r7, #24]
 800d604:	f001 fb12 	bl	800ec2c <pxPortInitialiseStack>
 800d608:	4602      	mov	r2, r0
 800d60a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d60c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d60e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d610:	2b00      	cmp	r3, #0
 800d612:	d002      	beq.n	800d61a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d616:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d618:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d61a:	bf00      	nop
 800d61c:	3720      	adds	r7, #32
 800d61e:	46bd      	mov	sp, r7
 800d620:	bd80      	pop	{r7, pc}
 800d622:	bf00      	nop
 800d624:	24004e3c 	.word	0x24004e3c
 800d628:	24004ea4 	.word	0x24004ea4
 800d62c:	24004f0c 	.word	0x24004f0c

0800d630 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d630:	b580      	push	{r7, lr}
 800d632:	b082      	sub	sp, #8
 800d634:	af00      	add	r7, sp, #0
 800d636:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d638:	f001 fc26 	bl	800ee88 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d63c:	4b2d      	ldr	r3, [pc, #180]	@ (800d6f4 <prvAddNewTaskToReadyList+0xc4>)
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	3301      	adds	r3, #1
 800d642:	4a2c      	ldr	r2, [pc, #176]	@ (800d6f4 <prvAddNewTaskToReadyList+0xc4>)
 800d644:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d646:	4b2c      	ldr	r3, [pc, #176]	@ (800d6f8 <prvAddNewTaskToReadyList+0xc8>)
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d109      	bne.n	800d662 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d64e:	4a2a      	ldr	r2, [pc, #168]	@ (800d6f8 <prvAddNewTaskToReadyList+0xc8>)
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d654:	4b27      	ldr	r3, [pc, #156]	@ (800d6f4 <prvAddNewTaskToReadyList+0xc4>)
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	2b01      	cmp	r3, #1
 800d65a:	d110      	bne.n	800d67e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d65c:	f000 fce6 	bl	800e02c <prvInitialiseTaskLists>
 800d660:	e00d      	b.n	800d67e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d662:	4b26      	ldr	r3, [pc, #152]	@ (800d6fc <prvAddNewTaskToReadyList+0xcc>)
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	2b00      	cmp	r3, #0
 800d668:	d109      	bne.n	800d67e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d66a:	4b23      	ldr	r3, [pc, #140]	@ (800d6f8 <prvAddNewTaskToReadyList+0xc8>)
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d674:	429a      	cmp	r2, r3
 800d676:	d802      	bhi.n	800d67e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d678:	4a1f      	ldr	r2, [pc, #124]	@ (800d6f8 <prvAddNewTaskToReadyList+0xc8>)
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d67e:	4b20      	ldr	r3, [pc, #128]	@ (800d700 <prvAddNewTaskToReadyList+0xd0>)
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	3301      	adds	r3, #1
 800d684:	4a1e      	ldr	r2, [pc, #120]	@ (800d700 <prvAddNewTaskToReadyList+0xd0>)
 800d686:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d688:	4b1d      	ldr	r3, [pc, #116]	@ (800d700 <prvAddNewTaskToReadyList+0xd0>)
 800d68a:	681a      	ldr	r2, [r3, #0]
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d694:	4b1b      	ldr	r3, [pc, #108]	@ (800d704 <prvAddNewTaskToReadyList+0xd4>)
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	429a      	cmp	r2, r3
 800d69a:	d903      	bls.n	800d6a4 <prvAddNewTaskToReadyList+0x74>
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6a0:	4a18      	ldr	r2, [pc, #96]	@ (800d704 <prvAddNewTaskToReadyList+0xd4>)
 800d6a2:	6013      	str	r3, [r2, #0]
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6a8:	4613      	mov	r3, r2
 800d6aa:	009b      	lsls	r3, r3, #2
 800d6ac:	4413      	add	r3, r2
 800d6ae:	009b      	lsls	r3, r3, #2
 800d6b0:	4a15      	ldr	r2, [pc, #84]	@ (800d708 <prvAddNewTaskToReadyList+0xd8>)
 800d6b2:	441a      	add	r2, r3
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	3304      	adds	r3, #4
 800d6b8:	4619      	mov	r1, r3
 800d6ba:	4610      	mov	r0, r2
 800d6bc:	f7fe fe53 	bl	800c366 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d6c0:	f001 fc14 	bl	800eeec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d6c4:	4b0d      	ldr	r3, [pc, #52]	@ (800d6fc <prvAddNewTaskToReadyList+0xcc>)
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d00e      	beq.n	800d6ea <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d6cc:	4b0a      	ldr	r3, [pc, #40]	@ (800d6f8 <prvAddNewTaskToReadyList+0xc8>)
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6d6:	429a      	cmp	r2, r3
 800d6d8:	d207      	bcs.n	800d6ea <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d6da:	4b0c      	ldr	r3, [pc, #48]	@ (800d70c <prvAddNewTaskToReadyList+0xdc>)
 800d6dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d6e0:	601a      	str	r2, [r3, #0]
 800d6e2:	f3bf 8f4f 	dsb	sy
 800d6e6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d6ea:	bf00      	nop
 800d6ec:	3708      	adds	r7, #8
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	bd80      	pop	{r7, pc}
 800d6f2:	bf00      	nop
 800d6f4:	240010a4 	.word	0x240010a4
 800d6f8:	24000bd0 	.word	0x24000bd0
 800d6fc:	240010b0 	.word	0x240010b0
 800d700:	240010c0 	.word	0x240010c0
 800d704:	240010ac 	.word	0x240010ac
 800d708:	24000bd4 	.word	0x24000bd4
 800d70c:	e000ed04 	.word	0xe000ed04

0800d710 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d710:	b580      	push	{r7, lr}
 800d712:	b084      	sub	sp, #16
 800d714:	af00      	add	r7, sp, #0
 800d716:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d718:	2300      	movs	r3, #0
 800d71a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d018      	beq.n	800d754 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d722:	4b14      	ldr	r3, [pc, #80]	@ (800d774 <vTaskDelay+0x64>)
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d00b      	beq.n	800d742 <vTaskDelay+0x32>
	__asm volatile
 800d72a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d72e:	f383 8811 	msr	BASEPRI, r3
 800d732:	f3bf 8f6f 	isb	sy
 800d736:	f3bf 8f4f 	dsb	sy
 800d73a:	60bb      	str	r3, [r7, #8]
}
 800d73c:	bf00      	nop
 800d73e:	bf00      	nop
 800d740:	e7fd      	b.n	800d73e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d742:	f000 f88b 	bl	800d85c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d746:	2100      	movs	r1, #0
 800d748:	6878      	ldr	r0, [r7, #4]
 800d74a:	f000 fec1 	bl	800e4d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d74e:	f000 f8cb 	bl	800d8e8 <xTaskResumeAll>
 800d752:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d107      	bne.n	800d76a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800d75a:	4b07      	ldr	r3, [pc, #28]	@ (800d778 <vTaskDelay+0x68>)
 800d75c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d760:	601a      	str	r2, [r3, #0]
 800d762:	f3bf 8f4f 	dsb	sy
 800d766:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d76a:	bf00      	nop
 800d76c:	3710      	adds	r7, #16
 800d76e:	46bd      	mov	sp, r7
 800d770:	bd80      	pop	{r7, pc}
 800d772:	bf00      	nop
 800d774:	240010cc 	.word	0x240010cc
 800d778:	e000ed04 	.word	0xe000ed04

0800d77c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d77c:	b580      	push	{r7, lr}
 800d77e:	b08a      	sub	sp, #40	@ 0x28
 800d780:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d782:	2300      	movs	r3, #0
 800d784:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d786:	2300      	movs	r3, #0
 800d788:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d78a:	463a      	mov	r2, r7
 800d78c:	1d39      	adds	r1, r7, #4
 800d78e:	f107 0308 	add.w	r3, r7, #8
 800d792:	4618      	mov	r0, r3
 800d794:	f7fe fd86 	bl	800c2a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d798:	6839      	ldr	r1, [r7, #0]
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	68ba      	ldr	r2, [r7, #8]
 800d79e:	9202      	str	r2, [sp, #8]
 800d7a0:	9301      	str	r3, [sp, #4]
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	9300      	str	r3, [sp, #0]
 800d7a6:	2300      	movs	r3, #0
 800d7a8:	460a      	mov	r2, r1
 800d7aa:	4924      	ldr	r1, [pc, #144]	@ (800d83c <vTaskStartScheduler+0xc0>)
 800d7ac:	4824      	ldr	r0, [pc, #144]	@ (800d840 <vTaskStartScheduler+0xc4>)
 800d7ae:	f7ff fdf1 	bl	800d394 <xTaskCreateStatic>
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	4a23      	ldr	r2, [pc, #140]	@ (800d844 <vTaskStartScheduler+0xc8>)
 800d7b6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d7b8:	4b22      	ldr	r3, [pc, #136]	@ (800d844 <vTaskStartScheduler+0xc8>)
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d002      	beq.n	800d7c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d7c0:	2301      	movs	r3, #1
 800d7c2:	617b      	str	r3, [r7, #20]
 800d7c4:	e001      	b.n	800d7ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d7ca:	697b      	ldr	r3, [r7, #20]
 800d7cc:	2b01      	cmp	r3, #1
 800d7ce:	d102      	bne.n	800d7d6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d7d0:	f000 fed2 	bl	800e578 <xTimerCreateTimerTask>
 800d7d4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d7d6:	697b      	ldr	r3, [r7, #20]
 800d7d8:	2b01      	cmp	r3, #1
 800d7da:	d11b      	bne.n	800d814 <vTaskStartScheduler+0x98>
	__asm volatile
 800d7dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7e0:	f383 8811 	msr	BASEPRI, r3
 800d7e4:	f3bf 8f6f 	isb	sy
 800d7e8:	f3bf 8f4f 	dsb	sy
 800d7ec:	613b      	str	r3, [r7, #16]
}
 800d7ee:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d7f0:	4b15      	ldr	r3, [pc, #84]	@ (800d848 <vTaskStartScheduler+0xcc>)
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	3354      	adds	r3, #84	@ 0x54
 800d7f6:	4a15      	ldr	r2, [pc, #84]	@ (800d84c <vTaskStartScheduler+0xd0>)
 800d7f8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d7fa:	4b15      	ldr	r3, [pc, #84]	@ (800d850 <vTaskStartScheduler+0xd4>)
 800d7fc:	f04f 32ff 	mov.w	r2, #4294967295
 800d800:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d802:	4b14      	ldr	r3, [pc, #80]	@ (800d854 <vTaskStartScheduler+0xd8>)
 800d804:	2201      	movs	r2, #1
 800d806:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d808:	4b13      	ldr	r3, [pc, #76]	@ (800d858 <vTaskStartScheduler+0xdc>)
 800d80a:	2200      	movs	r2, #0
 800d80c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d80e:	f001 fa97 	bl	800ed40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d812:	e00f      	b.n	800d834 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d814:	697b      	ldr	r3, [r7, #20]
 800d816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d81a:	d10b      	bne.n	800d834 <vTaskStartScheduler+0xb8>
	__asm volatile
 800d81c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d820:	f383 8811 	msr	BASEPRI, r3
 800d824:	f3bf 8f6f 	isb	sy
 800d828:	f3bf 8f4f 	dsb	sy
 800d82c:	60fb      	str	r3, [r7, #12]
}
 800d82e:	bf00      	nop
 800d830:	bf00      	nop
 800d832:	e7fd      	b.n	800d830 <vTaskStartScheduler+0xb4>
}
 800d834:	bf00      	nop
 800d836:	3718      	adds	r7, #24
 800d838:	46bd      	mov	sp, r7
 800d83a:	bd80      	pop	{r7, pc}
 800d83c:	08013fd8 	.word	0x08013fd8
 800d840:	0800df51 	.word	0x0800df51
 800d844:	240010c8 	.word	0x240010c8
 800d848:	24000bd0 	.word	0x24000bd0
 800d84c:	24000020 	.word	0x24000020
 800d850:	240010c4 	.word	0x240010c4
 800d854:	240010b0 	.word	0x240010b0
 800d858:	240010a8 	.word	0x240010a8

0800d85c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d85c:	b480      	push	{r7}
 800d85e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d860:	4b04      	ldr	r3, [pc, #16]	@ (800d874 <vTaskSuspendAll+0x18>)
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	3301      	adds	r3, #1
 800d866:	4a03      	ldr	r2, [pc, #12]	@ (800d874 <vTaskSuspendAll+0x18>)
 800d868:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d86a:	bf00      	nop
 800d86c:	46bd      	mov	sp, r7
 800d86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d872:	4770      	bx	lr
 800d874:	240010cc 	.word	0x240010cc

0800d878 <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 800d878:	b480      	push	{r7}
 800d87a:	b083      	sub	sp, #12
 800d87c:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 800d87e:	2300      	movs	r3, #0
 800d880:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 800d882:	4b14      	ldr	r3, [pc, #80]	@ (800d8d4 <prvGetExpectedIdleTime+0x5c>)
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	2b00      	cmp	r3, #0
 800d888:	d001      	beq.n	800d88e <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 800d88a:	2301      	movs	r3, #1
 800d88c:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 800d88e:	4b12      	ldr	r3, [pc, #72]	@ (800d8d8 <prvGetExpectedIdleTime+0x60>)
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d894:	2b00      	cmp	r3, #0
 800d896:	d002      	beq.n	800d89e <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 800d898:	2300      	movs	r3, #0
 800d89a:	607b      	str	r3, [r7, #4]
 800d89c:	e012      	b.n	800d8c4 <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 800d89e:	4b0f      	ldr	r3, [pc, #60]	@ (800d8dc <prvGetExpectedIdleTime+0x64>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	2b01      	cmp	r3, #1
 800d8a4:	d902      	bls.n	800d8ac <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 800d8a6:	2300      	movs	r3, #0
 800d8a8:	607b      	str	r3, [r7, #4]
 800d8aa:	e00b      	b.n	800d8c4 <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 800d8ac:	683b      	ldr	r3, [r7, #0]
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d002      	beq.n	800d8b8 <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	607b      	str	r3, [r7, #4]
 800d8b6:	e005      	b.n	800d8c4 <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 800d8b8:	4b09      	ldr	r3, [pc, #36]	@ (800d8e0 <prvGetExpectedIdleTime+0x68>)
 800d8ba:	681a      	ldr	r2, [r3, #0]
 800d8bc:	4b09      	ldr	r3, [pc, #36]	@ (800d8e4 <prvGetExpectedIdleTime+0x6c>)
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	1ad3      	subs	r3, r2, r3
 800d8c2:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 800d8c4:	687b      	ldr	r3, [r7, #4]
	}
 800d8c6:	4618      	mov	r0, r3
 800d8c8:	370c      	adds	r7, #12
 800d8ca:	46bd      	mov	sp, r7
 800d8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8d0:	4770      	bx	lr
 800d8d2:	bf00      	nop
 800d8d4:	240010ac 	.word	0x240010ac
 800d8d8:	24000bd0 	.word	0x24000bd0
 800d8dc:	24000bd4 	.word	0x24000bd4
 800d8e0:	240010c4 	.word	0x240010c4
 800d8e4:	240010a8 	.word	0x240010a8

0800d8e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b084      	sub	sp, #16
 800d8ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d8ee:	2300      	movs	r3, #0
 800d8f0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d8f6:	4b42      	ldr	r3, [pc, #264]	@ (800da00 <xTaskResumeAll+0x118>)
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d10b      	bne.n	800d916 <xTaskResumeAll+0x2e>
	__asm volatile
 800d8fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d902:	f383 8811 	msr	BASEPRI, r3
 800d906:	f3bf 8f6f 	isb	sy
 800d90a:	f3bf 8f4f 	dsb	sy
 800d90e:	603b      	str	r3, [r7, #0]
}
 800d910:	bf00      	nop
 800d912:	bf00      	nop
 800d914:	e7fd      	b.n	800d912 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d916:	f001 fab7 	bl	800ee88 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d91a:	4b39      	ldr	r3, [pc, #228]	@ (800da00 <xTaskResumeAll+0x118>)
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	3b01      	subs	r3, #1
 800d920:	4a37      	ldr	r2, [pc, #220]	@ (800da00 <xTaskResumeAll+0x118>)
 800d922:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d924:	4b36      	ldr	r3, [pc, #216]	@ (800da00 <xTaskResumeAll+0x118>)
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d162      	bne.n	800d9f2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d92c:	4b35      	ldr	r3, [pc, #212]	@ (800da04 <xTaskResumeAll+0x11c>)
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d05e      	beq.n	800d9f2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d934:	e02f      	b.n	800d996 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d936:	4b34      	ldr	r3, [pc, #208]	@ (800da08 <xTaskResumeAll+0x120>)
 800d938:	68db      	ldr	r3, [r3, #12]
 800d93a:	68db      	ldr	r3, [r3, #12]
 800d93c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	3318      	adds	r3, #24
 800d942:	4618      	mov	r0, r3
 800d944:	f7fe fd6c 	bl	800c420 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	3304      	adds	r3, #4
 800d94c:	4618      	mov	r0, r3
 800d94e:	f7fe fd67 	bl	800c420 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d956:	4b2d      	ldr	r3, [pc, #180]	@ (800da0c <xTaskResumeAll+0x124>)
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	429a      	cmp	r2, r3
 800d95c:	d903      	bls.n	800d966 <xTaskResumeAll+0x7e>
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d962:	4a2a      	ldr	r2, [pc, #168]	@ (800da0c <xTaskResumeAll+0x124>)
 800d964:	6013      	str	r3, [r2, #0]
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d96a:	4613      	mov	r3, r2
 800d96c:	009b      	lsls	r3, r3, #2
 800d96e:	4413      	add	r3, r2
 800d970:	009b      	lsls	r3, r3, #2
 800d972:	4a27      	ldr	r2, [pc, #156]	@ (800da10 <xTaskResumeAll+0x128>)
 800d974:	441a      	add	r2, r3
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	3304      	adds	r3, #4
 800d97a:	4619      	mov	r1, r3
 800d97c:	4610      	mov	r0, r2
 800d97e:	f7fe fcf2 	bl	800c366 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d986:	4b23      	ldr	r3, [pc, #140]	@ (800da14 <xTaskResumeAll+0x12c>)
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d98c:	429a      	cmp	r2, r3
 800d98e:	d302      	bcc.n	800d996 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800d990:	4b21      	ldr	r3, [pc, #132]	@ (800da18 <xTaskResumeAll+0x130>)
 800d992:	2201      	movs	r2, #1
 800d994:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d996:	4b1c      	ldr	r3, [pc, #112]	@ (800da08 <xTaskResumeAll+0x120>)
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d1cb      	bne.n	800d936 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d001      	beq.n	800d9a8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d9a4:	f000 fbe6 	bl	800e174 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d9a8:	4b1c      	ldr	r3, [pc, #112]	@ (800da1c <xTaskResumeAll+0x134>)
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d010      	beq.n	800d9d6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d9b4:	f000 f86e 	bl	800da94 <xTaskIncrementTick>
 800d9b8:	4603      	mov	r3, r0
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d002      	beq.n	800d9c4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800d9be:	4b16      	ldr	r3, [pc, #88]	@ (800da18 <xTaskResumeAll+0x130>)
 800d9c0:	2201      	movs	r2, #1
 800d9c2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	3b01      	subs	r3, #1
 800d9c8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d1f1      	bne.n	800d9b4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800d9d0:	4b12      	ldr	r3, [pc, #72]	@ (800da1c <xTaskResumeAll+0x134>)
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d9d6:	4b10      	ldr	r3, [pc, #64]	@ (800da18 <xTaskResumeAll+0x130>)
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d009      	beq.n	800d9f2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d9de:	2301      	movs	r3, #1
 800d9e0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d9e2:	4b0f      	ldr	r3, [pc, #60]	@ (800da20 <xTaskResumeAll+0x138>)
 800d9e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d9e8:	601a      	str	r2, [r3, #0]
 800d9ea:	f3bf 8f4f 	dsb	sy
 800d9ee:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d9f2:	f001 fa7b 	bl	800eeec <vPortExitCritical>

	return xAlreadyYielded;
 800d9f6:	68bb      	ldr	r3, [r7, #8]
}
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	3710      	adds	r7, #16
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	bd80      	pop	{r7, pc}
 800da00:	240010cc 	.word	0x240010cc
 800da04:	240010a4 	.word	0x240010a4
 800da08:	24001064 	.word	0x24001064
 800da0c:	240010ac 	.word	0x240010ac
 800da10:	24000bd4 	.word	0x24000bd4
 800da14:	24000bd0 	.word	0x24000bd0
 800da18:	240010b8 	.word	0x240010b8
 800da1c:	240010b4 	.word	0x240010b4
 800da20:	e000ed04 	.word	0xe000ed04

0800da24 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800da24:	b480      	push	{r7}
 800da26:	b083      	sub	sp, #12
 800da28:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800da2a:	4b05      	ldr	r3, [pc, #20]	@ (800da40 <xTaskGetTickCount+0x1c>)
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800da30:	687b      	ldr	r3, [r7, #4]
}
 800da32:	4618      	mov	r0, r3
 800da34:	370c      	adds	r7, #12
 800da36:	46bd      	mov	sp, r7
 800da38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da3c:	4770      	bx	lr
 800da3e:	bf00      	nop
 800da40:	240010a8 	.word	0x240010a8

0800da44 <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 800da44:	b480      	push	{r7}
 800da46:	b085      	sub	sp, #20
 800da48:	af00      	add	r7, sp, #0
 800da4a:	6078      	str	r0, [r7, #4]
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 800da4c:	4b0f      	ldr	r3, [pc, #60]	@ (800da8c <vTaskStepTick+0x48>)
 800da4e:	681a      	ldr	r2, [r3, #0]
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	441a      	add	r2, r3
 800da54:	4b0e      	ldr	r3, [pc, #56]	@ (800da90 <vTaskStepTick+0x4c>)
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	429a      	cmp	r2, r3
 800da5a:	d90b      	bls.n	800da74 <vTaskStepTick+0x30>
	__asm volatile
 800da5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da60:	f383 8811 	msr	BASEPRI, r3
 800da64:	f3bf 8f6f 	isb	sy
 800da68:	f3bf 8f4f 	dsb	sy
 800da6c:	60fb      	str	r3, [r7, #12]
}
 800da6e:	bf00      	nop
 800da70:	bf00      	nop
 800da72:	e7fd      	b.n	800da70 <vTaskStepTick+0x2c>
		xTickCount += xTicksToJump;
 800da74:	4b05      	ldr	r3, [pc, #20]	@ (800da8c <vTaskStepTick+0x48>)
 800da76:	681a      	ldr	r2, [r3, #0]
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	4413      	add	r3, r2
 800da7c:	4a03      	ldr	r2, [pc, #12]	@ (800da8c <vTaskStepTick+0x48>)
 800da7e:	6013      	str	r3, [r2, #0]
		traceINCREASE_TICK_COUNT( xTicksToJump );
	}
 800da80:	bf00      	nop
 800da82:	3714      	adds	r7, #20
 800da84:	46bd      	mov	sp, r7
 800da86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da8a:	4770      	bx	lr
 800da8c:	240010a8 	.word	0x240010a8
 800da90:	240010c4 	.word	0x240010c4

0800da94 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800da94:	b580      	push	{r7, lr}
 800da96:	b086      	sub	sp, #24
 800da98:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800da9a:	2300      	movs	r3, #0
 800da9c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800da9e:	4b4f      	ldr	r3, [pc, #316]	@ (800dbdc <xTaskIncrementTick+0x148>)
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	f040 8090 	bne.w	800dbc8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800daa8:	4b4d      	ldr	r3, [pc, #308]	@ (800dbe0 <xTaskIncrementTick+0x14c>)
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	3301      	adds	r3, #1
 800daae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800dab0:	4a4b      	ldr	r2, [pc, #300]	@ (800dbe0 <xTaskIncrementTick+0x14c>)
 800dab2:	693b      	ldr	r3, [r7, #16]
 800dab4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800dab6:	693b      	ldr	r3, [r7, #16]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d121      	bne.n	800db00 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800dabc:	4b49      	ldr	r3, [pc, #292]	@ (800dbe4 <xTaskIncrementTick+0x150>)
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d00b      	beq.n	800dade <xTaskIncrementTick+0x4a>
	__asm volatile
 800dac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800daca:	f383 8811 	msr	BASEPRI, r3
 800dace:	f3bf 8f6f 	isb	sy
 800dad2:	f3bf 8f4f 	dsb	sy
 800dad6:	603b      	str	r3, [r7, #0]
}
 800dad8:	bf00      	nop
 800dada:	bf00      	nop
 800dadc:	e7fd      	b.n	800dada <xTaskIncrementTick+0x46>
 800dade:	4b41      	ldr	r3, [pc, #260]	@ (800dbe4 <xTaskIncrementTick+0x150>)
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	60fb      	str	r3, [r7, #12]
 800dae4:	4b40      	ldr	r3, [pc, #256]	@ (800dbe8 <xTaskIncrementTick+0x154>)
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	4a3e      	ldr	r2, [pc, #248]	@ (800dbe4 <xTaskIncrementTick+0x150>)
 800daea:	6013      	str	r3, [r2, #0]
 800daec:	4a3e      	ldr	r2, [pc, #248]	@ (800dbe8 <xTaskIncrementTick+0x154>)
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	6013      	str	r3, [r2, #0]
 800daf2:	4b3e      	ldr	r3, [pc, #248]	@ (800dbec <xTaskIncrementTick+0x158>)
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	3301      	adds	r3, #1
 800daf8:	4a3c      	ldr	r2, [pc, #240]	@ (800dbec <xTaskIncrementTick+0x158>)
 800dafa:	6013      	str	r3, [r2, #0]
 800dafc:	f000 fb3a 	bl	800e174 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800db00:	4b3b      	ldr	r3, [pc, #236]	@ (800dbf0 <xTaskIncrementTick+0x15c>)
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	693a      	ldr	r2, [r7, #16]
 800db06:	429a      	cmp	r2, r3
 800db08:	d349      	bcc.n	800db9e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800db0a:	4b36      	ldr	r3, [pc, #216]	@ (800dbe4 <xTaskIncrementTick+0x150>)
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d104      	bne.n	800db1e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800db14:	4b36      	ldr	r3, [pc, #216]	@ (800dbf0 <xTaskIncrementTick+0x15c>)
 800db16:	f04f 32ff 	mov.w	r2, #4294967295
 800db1a:	601a      	str	r2, [r3, #0]
					break;
 800db1c:	e03f      	b.n	800db9e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800db1e:	4b31      	ldr	r3, [pc, #196]	@ (800dbe4 <xTaskIncrementTick+0x150>)
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	68db      	ldr	r3, [r3, #12]
 800db24:	68db      	ldr	r3, [r3, #12]
 800db26:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800db28:	68bb      	ldr	r3, [r7, #8]
 800db2a:	685b      	ldr	r3, [r3, #4]
 800db2c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800db2e:	693a      	ldr	r2, [r7, #16]
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	429a      	cmp	r2, r3
 800db34:	d203      	bcs.n	800db3e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800db36:	4a2e      	ldr	r2, [pc, #184]	@ (800dbf0 <xTaskIncrementTick+0x15c>)
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800db3c:	e02f      	b.n	800db9e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800db3e:	68bb      	ldr	r3, [r7, #8]
 800db40:	3304      	adds	r3, #4
 800db42:	4618      	mov	r0, r3
 800db44:	f7fe fc6c 	bl	800c420 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800db48:	68bb      	ldr	r3, [r7, #8]
 800db4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d004      	beq.n	800db5a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800db50:	68bb      	ldr	r3, [r7, #8]
 800db52:	3318      	adds	r3, #24
 800db54:	4618      	mov	r0, r3
 800db56:	f7fe fc63 	bl	800c420 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800db5a:	68bb      	ldr	r3, [r7, #8]
 800db5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db5e:	4b25      	ldr	r3, [pc, #148]	@ (800dbf4 <xTaskIncrementTick+0x160>)
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	429a      	cmp	r2, r3
 800db64:	d903      	bls.n	800db6e <xTaskIncrementTick+0xda>
 800db66:	68bb      	ldr	r3, [r7, #8]
 800db68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db6a:	4a22      	ldr	r2, [pc, #136]	@ (800dbf4 <xTaskIncrementTick+0x160>)
 800db6c:	6013      	str	r3, [r2, #0]
 800db6e:	68bb      	ldr	r3, [r7, #8]
 800db70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db72:	4613      	mov	r3, r2
 800db74:	009b      	lsls	r3, r3, #2
 800db76:	4413      	add	r3, r2
 800db78:	009b      	lsls	r3, r3, #2
 800db7a:	4a1f      	ldr	r2, [pc, #124]	@ (800dbf8 <xTaskIncrementTick+0x164>)
 800db7c:	441a      	add	r2, r3
 800db7e:	68bb      	ldr	r3, [r7, #8]
 800db80:	3304      	adds	r3, #4
 800db82:	4619      	mov	r1, r3
 800db84:	4610      	mov	r0, r2
 800db86:	f7fe fbee 	bl	800c366 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800db8a:	68bb      	ldr	r3, [r7, #8]
 800db8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db8e:	4b1b      	ldr	r3, [pc, #108]	@ (800dbfc <xTaskIncrementTick+0x168>)
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db94:	429a      	cmp	r2, r3
 800db96:	d3b8      	bcc.n	800db0a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800db98:	2301      	movs	r3, #1
 800db9a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800db9c:	e7b5      	b.n	800db0a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800db9e:	4b17      	ldr	r3, [pc, #92]	@ (800dbfc <xTaskIncrementTick+0x168>)
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dba4:	4914      	ldr	r1, [pc, #80]	@ (800dbf8 <xTaskIncrementTick+0x164>)
 800dba6:	4613      	mov	r3, r2
 800dba8:	009b      	lsls	r3, r3, #2
 800dbaa:	4413      	add	r3, r2
 800dbac:	009b      	lsls	r3, r3, #2
 800dbae:	440b      	add	r3, r1
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	2b01      	cmp	r3, #1
 800dbb4:	d901      	bls.n	800dbba <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800dbb6:	2301      	movs	r3, #1
 800dbb8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800dbba:	4b11      	ldr	r3, [pc, #68]	@ (800dc00 <xTaskIncrementTick+0x16c>)
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d007      	beq.n	800dbd2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800dbc2:	2301      	movs	r3, #1
 800dbc4:	617b      	str	r3, [r7, #20]
 800dbc6:	e004      	b.n	800dbd2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800dbc8:	4b0e      	ldr	r3, [pc, #56]	@ (800dc04 <xTaskIncrementTick+0x170>)
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	3301      	adds	r3, #1
 800dbce:	4a0d      	ldr	r2, [pc, #52]	@ (800dc04 <xTaskIncrementTick+0x170>)
 800dbd0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800dbd2:	697b      	ldr	r3, [r7, #20]
}
 800dbd4:	4618      	mov	r0, r3
 800dbd6:	3718      	adds	r7, #24
 800dbd8:	46bd      	mov	sp, r7
 800dbda:	bd80      	pop	{r7, pc}
 800dbdc:	240010cc 	.word	0x240010cc
 800dbe0:	240010a8 	.word	0x240010a8
 800dbe4:	2400105c 	.word	0x2400105c
 800dbe8:	24001060 	.word	0x24001060
 800dbec:	240010bc 	.word	0x240010bc
 800dbf0:	240010c4 	.word	0x240010c4
 800dbf4:	240010ac 	.word	0x240010ac
 800dbf8:	24000bd4 	.word	0x24000bd4
 800dbfc:	24000bd0 	.word	0x24000bd0
 800dc00:	240010b8 	.word	0x240010b8
 800dc04:	240010b4 	.word	0x240010b4

0800dc08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800dc08:	b480      	push	{r7}
 800dc0a:	b085      	sub	sp, #20
 800dc0c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800dc0e:	4b2b      	ldr	r3, [pc, #172]	@ (800dcbc <vTaskSwitchContext+0xb4>)
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d003      	beq.n	800dc1e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800dc16:	4b2a      	ldr	r3, [pc, #168]	@ (800dcc0 <vTaskSwitchContext+0xb8>)
 800dc18:	2201      	movs	r2, #1
 800dc1a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800dc1c:	e047      	b.n	800dcae <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800dc1e:	4b28      	ldr	r3, [pc, #160]	@ (800dcc0 <vTaskSwitchContext+0xb8>)
 800dc20:	2200      	movs	r2, #0
 800dc22:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc24:	4b27      	ldr	r3, [pc, #156]	@ (800dcc4 <vTaskSwitchContext+0xbc>)
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	60fb      	str	r3, [r7, #12]
 800dc2a:	e011      	b.n	800dc50 <vTaskSwitchContext+0x48>
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d10b      	bne.n	800dc4a <vTaskSwitchContext+0x42>
	__asm volatile
 800dc32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc36:	f383 8811 	msr	BASEPRI, r3
 800dc3a:	f3bf 8f6f 	isb	sy
 800dc3e:	f3bf 8f4f 	dsb	sy
 800dc42:	607b      	str	r3, [r7, #4]
}
 800dc44:	bf00      	nop
 800dc46:	bf00      	nop
 800dc48:	e7fd      	b.n	800dc46 <vTaskSwitchContext+0x3e>
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	3b01      	subs	r3, #1
 800dc4e:	60fb      	str	r3, [r7, #12]
 800dc50:	491d      	ldr	r1, [pc, #116]	@ (800dcc8 <vTaskSwitchContext+0xc0>)
 800dc52:	68fa      	ldr	r2, [r7, #12]
 800dc54:	4613      	mov	r3, r2
 800dc56:	009b      	lsls	r3, r3, #2
 800dc58:	4413      	add	r3, r2
 800dc5a:	009b      	lsls	r3, r3, #2
 800dc5c:	440b      	add	r3, r1
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d0e3      	beq.n	800dc2c <vTaskSwitchContext+0x24>
 800dc64:	68fa      	ldr	r2, [r7, #12]
 800dc66:	4613      	mov	r3, r2
 800dc68:	009b      	lsls	r3, r3, #2
 800dc6a:	4413      	add	r3, r2
 800dc6c:	009b      	lsls	r3, r3, #2
 800dc6e:	4a16      	ldr	r2, [pc, #88]	@ (800dcc8 <vTaskSwitchContext+0xc0>)
 800dc70:	4413      	add	r3, r2
 800dc72:	60bb      	str	r3, [r7, #8]
 800dc74:	68bb      	ldr	r3, [r7, #8]
 800dc76:	685b      	ldr	r3, [r3, #4]
 800dc78:	685a      	ldr	r2, [r3, #4]
 800dc7a:	68bb      	ldr	r3, [r7, #8]
 800dc7c:	605a      	str	r2, [r3, #4]
 800dc7e:	68bb      	ldr	r3, [r7, #8]
 800dc80:	685a      	ldr	r2, [r3, #4]
 800dc82:	68bb      	ldr	r3, [r7, #8]
 800dc84:	3308      	adds	r3, #8
 800dc86:	429a      	cmp	r2, r3
 800dc88:	d104      	bne.n	800dc94 <vTaskSwitchContext+0x8c>
 800dc8a:	68bb      	ldr	r3, [r7, #8]
 800dc8c:	685b      	ldr	r3, [r3, #4]
 800dc8e:	685a      	ldr	r2, [r3, #4]
 800dc90:	68bb      	ldr	r3, [r7, #8]
 800dc92:	605a      	str	r2, [r3, #4]
 800dc94:	68bb      	ldr	r3, [r7, #8]
 800dc96:	685b      	ldr	r3, [r3, #4]
 800dc98:	68db      	ldr	r3, [r3, #12]
 800dc9a:	4a0c      	ldr	r2, [pc, #48]	@ (800dccc <vTaskSwitchContext+0xc4>)
 800dc9c:	6013      	str	r3, [r2, #0]
 800dc9e:	4a09      	ldr	r2, [pc, #36]	@ (800dcc4 <vTaskSwitchContext+0xbc>)
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800dca4:	4b09      	ldr	r3, [pc, #36]	@ (800dccc <vTaskSwitchContext+0xc4>)
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	3354      	adds	r3, #84	@ 0x54
 800dcaa:	4a09      	ldr	r2, [pc, #36]	@ (800dcd0 <vTaskSwitchContext+0xc8>)
 800dcac:	6013      	str	r3, [r2, #0]
}
 800dcae:	bf00      	nop
 800dcb0:	3714      	adds	r7, #20
 800dcb2:	46bd      	mov	sp, r7
 800dcb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb8:	4770      	bx	lr
 800dcba:	bf00      	nop
 800dcbc:	240010cc 	.word	0x240010cc
 800dcc0:	240010b8 	.word	0x240010b8
 800dcc4:	240010ac 	.word	0x240010ac
 800dcc8:	24000bd4 	.word	0x24000bd4
 800dccc:	24000bd0 	.word	0x24000bd0
 800dcd0:	24000020 	.word	0x24000020

0800dcd4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800dcd4:	b580      	push	{r7, lr}
 800dcd6:	b084      	sub	sp, #16
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	6078      	str	r0, [r7, #4]
 800dcdc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d10b      	bne.n	800dcfc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800dce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dce8:	f383 8811 	msr	BASEPRI, r3
 800dcec:	f3bf 8f6f 	isb	sy
 800dcf0:	f3bf 8f4f 	dsb	sy
 800dcf4:	60fb      	str	r3, [r7, #12]
}
 800dcf6:	bf00      	nop
 800dcf8:	bf00      	nop
 800dcfa:	e7fd      	b.n	800dcf8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dcfc:	4b07      	ldr	r3, [pc, #28]	@ (800dd1c <vTaskPlaceOnEventList+0x48>)
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	3318      	adds	r3, #24
 800dd02:	4619      	mov	r1, r3
 800dd04:	6878      	ldr	r0, [r7, #4]
 800dd06:	f7fe fb52 	bl	800c3ae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800dd0a:	2101      	movs	r1, #1
 800dd0c:	6838      	ldr	r0, [r7, #0]
 800dd0e:	f000 fbdf 	bl	800e4d0 <prvAddCurrentTaskToDelayedList>
}
 800dd12:	bf00      	nop
 800dd14:	3710      	adds	r7, #16
 800dd16:	46bd      	mov	sp, r7
 800dd18:	bd80      	pop	{r7, pc}
 800dd1a:	bf00      	nop
 800dd1c:	24000bd0 	.word	0x24000bd0

0800dd20 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b086      	sub	sp, #24
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	60f8      	str	r0, [r7, #12]
 800dd28:	60b9      	str	r1, [r7, #8]
 800dd2a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d10b      	bne.n	800dd4a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800dd32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd36:	f383 8811 	msr	BASEPRI, r3
 800dd3a:	f3bf 8f6f 	isb	sy
 800dd3e:	f3bf 8f4f 	dsb	sy
 800dd42:	617b      	str	r3, [r7, #20]
}
 800dd44:	bf00      	nop
 800dd46:	bf00      	nop
 800dd48:	e7fd      	b.n	800dd46 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dd4a:	4b0a      	ldr	r3, [pc, #40]	@ (800dd74 <vTaskPlaceOnEventListRestricted+0x54>)
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	3318      	adds	r3, #24
 800dd50:	4619      	mov	r1, r3
 800dd52:	68f8      	ldr	r0, [r7, #12]
 800dd54:	f7fe fb07 	bl	800c366 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d002      	beq.n	800dd64 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800dd5e:	f04f 33ff 	mov.w	r3, #4294967295
 800dd62:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800dd64:	6879      	ldr	r1, [r7, #4]
 800dd66:	68b8      	ldr	r0, [r7, #8]
 800dd68:	f000 fbb2 	bl	800e4d0 <prvAddCurrentTaskToDelayedList>
	}
 800dd6c:	bf00      	nop
 800dd6e:	3718      	adds	r7, #24
 800dd70:	46bd      	mov	sp, r7
 800dd72:	bd80      	pop	{r7, pc}
 800dd74:	24000bd0 	.word	0x24000bd0

0800dd78 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b086      	sub	sp, #24
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	68db      	ldr	r3, [r3, #12]
 800dd84:	68db      	ldr	r3, [r3, #12]
 800dd86:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800dd88:	693b      	ldr	r3, [r7, #16]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d10b      	bne.n	800dda6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800dd8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd92:	f383 8811 	msr	BASEPRI, r3
 800dd96:	f3bf 8f6f 	isb	sy
 800dd9a:	f3bf 8f4f 	dsb	sy
 800dd9e:	60fb      	str	r3, [r7, #12]
}
 800dda0:	bf00      	nop
 800dda2:	bf00      	nop
 800dda4:	e7fd      	b.n	800dda2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800dda6:	693b      	ldr	r3, [r7, #16]
 800dda8:	3318      	adds	r3, #24
 800ddaa:	4618      	mov	r0, r3
 800ddac:	f7fe fb38 	bl	800c420 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ddb0:	4b1e      	ldr	r3, [pc, #120]	@ (800de2c <xTaskRemoveFromEventList+0xb4>)
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d11f      	bne.n	800ddf8 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ddb8:	693b      	ldr	r3, [r7, #16]
 800ddba:	3304      	adds	r3, #4
 800ddbc:	4618      	mov	r0, r3
 800ddbe:	f7fe fb2f 	bl	800c420 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ddc2:	693b      	ldr	r3, [r7, #16]
 800ddc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ddc6:	4b1a      	ldr	r3, [pc, #104]	@ (800de30 <xTaskRemoveFromEventList+0xb8>)
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	429a      	cmp	r2, r3
 800ddcc:	d903      	bls.n	800ddd6 <xTaskRemoveFromEventList+0x5e>
 800ddce:	693b      	ldr	r3, [r7, #16]
 800ddd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddd2:	4a17      	ldr	r2, [pc, #92]	@ (800de30 <xTaskRemoveFromEventList+0xb8>)
 800ddd4:	6013      	str	r3, [r2, #0]
 800ddd6:	693b      	ldr	r3, [r7, #16]
 800ddd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ddda:	4613      	mov	r3, r2
 800dddc:	009b      	lsls	r3, r3, #2
 800ddde:	4413      	add	r3, r2
 800dde0:	009b      	lsls	r3, r3, #2
 800dde2:	4a14      	ldr	r2, [pc, #80]	@ (800de34 <xTaskRemoveFromEventList+0xbc>)
 800dde4:	441a      	add	r2, r3
 800dde6:	693b      	ldr	r3, [r7, #16]
 800dde8:	3304      	adds	r3, #4
 800ddea:	4619      	mov	r1, r3
 800ddec:	4610      	mov	r0, r2
 800ddee:	f7fe faba 	bl	800c366 <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 800ddf2:	f000 f9bf 	bl	800e174 <prvResetNextTaskUnblockTime>
 800ddf6:	e005      	b.n	800de04 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ddf8:	693b      	ldr	r3, [r7, #16]
 800ddfa:	3318      	adds	r3, #24
 800ddfc:	4619      	mov	r1, r3
 800ddfe:	480e      	ldr	r0, [pc, #56]	@ (800de38 <xTaskRemoveFromEventList+0xc0>)
 800de00:	f7fe fab1 	bl	800c366 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800de04:	693b      	ldr	r3, [r7, #16]
 800de06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de08:	4b0c      	ldr	r3, [pc, #48]	@ (800de3c <xTaskRemoveFromEventList+0xc4>)
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de0e:	429a      	cmp	r2, r3
 800de10:	d905      	bls.n	800de1e <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800de12:	2301      	movs	r3, #1
 800de14:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800de16:	4b0a      	ldr	r3, [pc, #40]	@ (800de40 <xTaskRemoveFromEventList+0xc8>)
 800de18:	2201      	movs	r2, #1
 800de1a:	601a      	str	r2, [r3, #0]
 800de1c:	e001      	b.n	800de22 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800de1e:	2300      	movs	r3, #0
 800de20:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800de22:	697b      	ldr	r3, [r7, #20]
}
 800de24:	4618      	mov	r0, r3
 800de26:	3718      	adds	r7, #24
 800de28:	46bd      	mov	sp, r7
 800de2a:	bd80      	pop	{r7, pc}
 800de2c:	240010cc 	.word	0x240010cc
 800de30:	240010ac 	.word	0x240010ac
 800de34:	24000bd4 	.word	0x24000bd4
 800de38:	24001064 	.word	0x24001064
 800de3c:	24000bd0 	.word	0x24000bd0
 800de40:	240010b8 	.word	0x240010b8

0800de44 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800de44:	b480      	push	{r7}
 800de46:	b083      	sub	sp, #12
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800de4c:	4b06      	ldr	r3, [pc, #24]	@ (800de68 <vTaskInternalSetTimeOutState+0x24>)
 800de4e:	681a      	ldr	r2, [r3, #0]
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800de54:	4b05      	ldr	r3, [pc, #20]	@ (800de6c <vTaskInternalSetTimeOutState+0x28>)
 800de56:	681a      	ldr	r2, [r3, #0]
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	605a      	str	r2, [r3, #4]
}
 800de5c:	bf00      	nop
 800de5e:	370c      	adds	r7, #12
 800de60:	46bd      	mov	sp, r7
 800de62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de66:	4770      	bx	lr
 800de68:	240010bc 	.word	0x240010bc
 800de6c:	240010a8 	.word	0x240010a8

0800de70 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800de70:	b580      	push	{r7, lr}
 800de72:	b088      	sub	sp, #32
 800de74:	af00      	add	r7, sp, #0
 800de76:	6078      	str	r0, [r7, #4]
 800de78:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d10b      	bne.n	800de98 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800de80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de84:	f383 8811 	msr	BASEPRI, r3
 800de88:	f3bf 8f6f 	isb	sy
 800de8c:	f3bf 8f4f 	dsb	sy
 800de90:	613b      	str	r3, [r7, #16]
}
 800de92:	bf00      	nop
 800de94:	bf00      	nop
 800de96:	e7fd      	b.n	800de94 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800de98:	683b      	ldr	r3, [r7, #0]
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d10b      	bne.n	800deb6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800de9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dea2:	f383 8811 	msr	BASEPRI, r3
 800dea6:	f3bf 8f6f 	isb	sy
 800deaa:	f3bf 8f4f 	dsb	sy
 800deae:	60fb      	str	r3, [r7, #12]
}
 800deb0:	bf00      	nop
 800deb2:	bf00      	nop
 800deb4:	e7fd      	b.n	800deb2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800deb6:	f000 ffe7 	bl	800ee88 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800deba:	4b1d      	ldr	r3, [pc, #116]	@ (800df30 <xTaskCheckForTimeOut+0xc0>)
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	685b      	ldr	r3, [r3, #4]
 800dec4:	69ba      	ldr	r2, [r7, #24]
 800dec6:	1ad3      	subs	r3, r2, r3
 800dec8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800deca:	683b      	ldr	r3, [r7, #0]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ded2:	d102      	bne.n	800deda <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ded4:	2300      	movs	r3, #0
 800ded6:	61fb      	str	r3, [r7, #28]
 800ded8:	e023      	b.n	800df22 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	681a      	ldr	r2, [r3, #0]
 800dede:	4b15      	ldr	r3, [pc, #84]	@ (800df34 <xTaskCheckForTimeOut+0xc4>)
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	429a      	cmp	r2, r3
 800dee4:	d007      	beq.n	800def6 <xTaskCheckForTimeOut+0x86>
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	685b      	ldr	r3, [r3, #4]
 800deea:	69ba      	ldr	r2, [r7, #24]
 800deec:	429a      	cmp	r2, r3
 800deee:	d302      	bcc.n	800def6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800def0:	2301      	movs	r3, #1
 800def2:	61fb      	str	r3, [r7, #28]
 800def4:	e015      	b.n	800df22 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800def6:	683b      	ldr	r3, [r7, #0]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	697a      	ldr	r2, [r7, #20]
 800defc:	429a      	cmp	r2, r3
 800defe:	d20b      	bcs.n	800df18 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800df00:	683b      	ldr	r3, [r7, #0]
 800df02:	681a      	ldr	r2, [r3, #0]
 800df04:	697b      	ldr	r3, [r7, #20]
 800df06:	1ad2      	subs	r2, r2, r3
 800df08:	683b      	ldr	r3, [r7, #0]
 800df0a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800df0c:	6878      	ldr	r0, [r7, #4]
 800df0e:	f7ff ff99 	bl	800de44 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800df12:	2300      	movs	r3, #0
 800df14:	61fb      	str	r3, [r7, #28]
 800df16:	e004      	b.n	800df22 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800df18:	683b      	ldr	r3, [r7, #0]
 800df1a:	2200      	movs	r2, #0
 800df1c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800df1e:	2301      	movs	r3, #1
 800df20:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800df22:	f000 ffe3 	bl	800eeec <vPortExitCritical>

	return xReturn;
 800df26:	69fb      	ldr	r3, [r7, #28]
}
 800df28:	4618      	mov	r0, r3
 800df2a:	3720      	adds	r7, #32
 800df2c:	46bd      	mov	sp, r7
 800df2e:	bd80      	pop	{r7, pc}
 800df30:	240010a8 	.word	0x240010a8
 800df34:	240010bc 	.word	0x240010bc

0800df38 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800df38:	b480      	push	{r7}
 800df3a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800df3c:	4b03      	ldr	r3, [pc, #12]	@ (800df4c <vTaskMissedYield+0x14>)
 800df3e:	2201      	movs	r2, #1
 800df40:	601a      	str	r2, [r3, #0]
}
 800df42:	bf00      	nop
 800df44:	46bd      	mov	sp, r7
 800df46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df4a:	4770      	bx	lr
 800df4c:	240010b8 	.word	0x240010b8

0800df50 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800df50:	b580      	push	{r7, lr}
 800df52:	b084      	sub	sp, #16
 800df54:	af00      	add	r7, sp, #0
 800df56:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800df58:	f000 f8a8 	bl	800e0ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800df5c:	4b18      	ldr	r3, [pc, #96]	@ (800dfc0 <prvIdleTask+0x70>)
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	2b01      	cmp	r3, #1
 800df62:	d907      	bls.n	800df74 <prvIdleTask+0x24>
			{
				taskYIELD();
 800df64:	4b17      	ldr	r3, [pc, #92]	@ (800dfc4 <prvIdleTask+0x74>)
 800df66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800df6a:	601a      	str	r2, [r3, #0]
 800df6c:	f3bf 8f4f 	dsb	sy
 800df70:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 800df74:	f7ff fc80 	bl	800d878 <prvGetExpectedIdleTime>
 800df78:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	2b01      	cmp	r3, #1
 800df7e:	d9eb      	bls.n	800df58 <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 800df80:	f7ff fc6c 	bl	800d85c <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 800df84:	4b10      	ldr	r3, [pc, #64]	@ (800dfc8 <prvIdleTask+0x78>)
 800df86:	681a      	ldr	r2, [r3, #0]
 800df88:	4b10      	ldr	r3, [pc, #64]	@ (800dfcc <prvIdleTask+0x7c>)
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	429a      	cmp	r2, r3
 800df8e:	d20b      	bcs.n	800dfa8 <prvIdleTask+0x58>
	__asm volatile
 800df90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df94:	f383 8811 	msr	BASEPRI, r3
 800df98:	f3bf 8f6f 	isb	sy
 800df9c:	f3bf 8f4f 	dsb	sy
 800dfa0:	60bb      	str	r3, [r7, #8]
}
 800dfa2:	bf00      	nop
 800dfa4:	bf00      	nop
 800dfa6:	e7fd      	b.n	800dfa4 <prvIdleTask+0x54>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 800dfa8:	f7ff fc66 	bl	800d878 <prvGetExpectedIdleTime>
 800dfac:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	2b01      	cmp	r3, #1
 800dfb2:	d902      	bls.n	800dfba <prvIdleTask+0x6a>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 800dfb4:	68f8      	ldr	r0, [r7, #12]
 800dfb6:	f001 f819 	bl	800efec <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 800dfba:	f7ff fc95 	bl	800d8e8 <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 800dfbe:	e7cb      	b.n	800df58 <prvIdleTask+0x8>
 800dfc0:	24000bd4 	.word	0x24000bd4
 800dfc4:	e000ed04 	.word	0xe000ed04
 800dfc8:	240010c4 	.word	0x240010c4
 800dfcc:	240010a8 	.word	0x240010a8

0800dfd0 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE != 0 )

	eSleepModeStatus eTaskConfirmSleepModeStatus( void )
	{
 800dfd0:	b480      	push	{r7}
 800dfd2:	b083      	sub	sp, #12
 800dfd4:	af00      	add	r7, sp, #0
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
 800dfd6:	2301      	movs	r3, #1
 800dfd8:	603b      	str	r3, [r7, #0]
	eSleepModeStatus eReturn = eStandardSleep;
 800dfda:	2301      	movs	r3, #1
 800dfdc:	71fb      	strb	r3, [r7, #7]

		/* This function must be called from a critical section. */

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 800dfde:	4b0f      	ldr	r3, [pc, #60]	@ (800e01c <eTaskConfirmSleepModeStatus+0x4c>)
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d002      	beq.n	800dfec <eTaskConfirmSleepModeStatus+0x1c>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 800dfe6:	2300      	movs	r3, #0
 800dfe8:	71fb      	strb	r3, [r7, #7]
 800dfea:	e010      	b.n	800e00e <eTaskConfirmSleepModeStatus+0x3e>
		}
		else if( xYieldPending != pdFALSE )
 800dfec:	4b0c      	ldr	r3, [pc, #48]	@ (800e020 <eTaskConfirmSleepModeStatus+0x50>)
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d002      	beq.n	800dffa <eTaskConfirmSleepModeStatus+0x2a>
		{
			/* A yield was pended while the scheduler was suspended. */
			eReturn = eAbortSleep;
 800dff4:	2300      	movs	r3, #0
 800dff6:	71fb      	strb	r3, [r7, #7]
 800dff8:	e009      	b.n	800e00e <eTaskConfirmSleepModeStatus+0x3e>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 800dffa:	4b0a      	ldr	r3, [pc, #40]	@ (800e024 <eTaskConfirmSleepModeStatus+0x54>)
 800dffc:	681a      	ldr	r2, [r3, #0]
 800dffe:	4b0a      	ldr	r3, [pc, #40]	@ (800e028 <eTaskConfirmSleepModeStatus+0x58>)
 800e000:	6819      	ldr	r1, [r3, #0]
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	1acb      	subs	r3, r1, r3
 800e006:	429a      	cmp	r2, r3
 800e008:	d101      	bne.n	800e00e <eTaskConfirmSleepModeStatus+0x3e>
			{
				eReturn = eNoTasksWaitingTimeout;
 800e00a:	2302      	movs	r3, #2
 800e00c:	71fb      	strb	r3, [r7, #7]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
 800e00e:	79fb      	ldrb	r3, [r7, #7]
	}
 800e010:	4618      	mov	r0, r3
 800e012:	370c      	adds	r7, #12
 800e014:	46bd      	mov	sp, r7
 800e016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e01a:	4770      	bx	lr
 800e01c:	24001064 	.word	0x24001064
 800e020:	240010b8 	.word	0x240010b8
 800e024:	24001090 	.word	0x24001090
 800e028:	240010a4 	.word	0x240010a4

0800e02c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e02c:	b580      	push	{r7, lr}
 800e02e:	b082      	sub	sp, #8
 800e030:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e032:	2300      	movs	r3, #0
 800e034:	607b      	str	r3, [r7, #4]
 800e036:	e00c      	b.n	800e052 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e038:	687a      	ldr	r2, [r7, #4]
 800e03a:	4613      	mov	r3, r2
 800e03c:	009b      	lsls	r3, r3, #2
 800e03e:	4413      	add	r3, r2
 800e040:	009b      	lsls	r3, r3, #2
 800e042:	4a12      	ldr	r2, [pc, #72]	@ (800e08c <prvInitialiseTaskLists+0x60>)
 800e044:	4413      	add	r3, r2
 800e046:	4618      	mov	r0, r3
 800e048:	f7fe f960 	bl	800c30c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	3301      	adds	r3, #1
 800e050:	607b      	str	r3, [r7, #4]
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	2b37      	cmp	r3, #55	@ 0x37
 800e056:	d9ef      	bls.n	800e038 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e058:	480d      	ldr	r0, [pc, #52]	@ (800e090 <prvInitialiseTaskLists+0x64>)
 800e05a:	f7fe f957 	bl	800c30c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e05e:	480d      	ldr	r0, [pc, #52]	@ (800e094 <prvInitialiseTaskLists+0x68>)
 800e060:	f7fe f954 	bl	800c30c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e064:	480c      	ldr	r0, [pc, #48]	@ (800e098 <prvInitialiseTaskLists+0x6c>)
 800e066:	f7fe f951 	bl	800c30c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e06a:	480c      	ldr	r0, [pc, #48]	@ (800e09c <prvInitialiseTaskLists+0x70>)
 800e06c:	f7fe f94e 	bl	800c30c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e070:	480b      	ldr	r0, [pc, #44]	@ (800e0a0 <prvInitialiseTaskLists+0x74>)
 800e072:	f7fe f94b 	bl	800c30c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e076:	4b0b      	ldr	r3, [pc, #44]	@ (800e0a4 <prvInitialiseTaskLists+0x78>)
 800e078:	4a05      	ldr	r2, [pc, #20]	@ (800e090 <prvInitialiseTaskLists+0x64>)
 800e07a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e07c:	4b0a      	ldr	r3, [pc, #40]	@ (800e0a8 <prvInitialiseTaskLists+0x7c>)
 800e07e:	4a05      	ldr	r2, [pc, #20]	@ (800e094 <prvInitialiseTaskLists+0x68>)
 800e080:	601a      	str	r2, [r3, #0]
}
 800e082:	bf00      	nop
 800e084:	3708      	adds	r7, #8
 800e086:	46bd      	mov	sp, r7
 800e088:	bd80      	pop	{r7, pc}
 800e08a:	bf00      	nop
 800e08c:	24000bd4 	.word	0x24000bd4
 800e090:	24001034 	.word	0x24001034
 800e094:	24001048 	.word	0x24001048
 800e098:	24001064 	.word	0x24001064
 800e09c:	24001078 	.word	0x24001078
 800e0a0:	24001090 	.word	0x24001090
 800e0a4:	2400105c 	.word	0x2400105c
 800e0a8:	24001060 	.word	0x24001060

0800e0ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e0ac:	b580      	push	{r7, lr}
 800e0ae:	b082      	sub	sp, #8
 800e0b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e0b2:	e019      	b.n	800e0e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e0b4:	f000 fee8 	bl	800ee88 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e0b8:	4b10      	ldr	r3, [pc, #64]	@ (800e0fc <prvCheckTasksWaitingTermination+0x50>)
 800e0ba:	68db      	ldr	r3, [r3, #12]
 800e0bc:	68db      	ldr	r3, [r3, #12]
 800e0be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	3304      	adds	r3, #4
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	f7fe f9ab 	bl	800c420 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e0ca:	4b0d      	ldr	r3, [pc, #52]	@ (800e100 <prvCheckTasksWaitingTermination+0x54>)
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	3b01      	subs	r3, #1
 800e0d0:	4a0b      	ldr	r2, [pc, #44]	@ (800e100 <prvCheckTasksWaitingTermination+0x54>)
 800e0d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e0d4:	4b0b      	ldr	r3, [pc, #44]	@ (800e104 <prvCheckTasksWaitingTermination+0x58>)
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	3b01      	subs	r3, #1
 800e0da:	4a0a      	ldr	r2, [pc, #40]	@ (800e104 <prvCheckTasksWaitingTermination+0x58>)
 800e0dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e0de:	f000 ff05 	bl	800eeec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e0e2:	6878      	ldr	r0, [r7, #4]
 800e0e4:	f000 f810 	bl	800e108 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e0e8:	4b06      	ldr	r3, [pc, #24]	@ (800e104 <prvCheckTasksWaitingTermination+0x58>)
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d1e1      	bne.n	800e0b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e0f0:	bf00      	nop
 800e0f2:	bf00      	nop
 800e0f4:	3708      	adds	r7, #8
 800e0f6:	46bd      	mov	sp, r7
 800e0f8:	bd80      	pop	{r7, pc}
 800e0fa:	bf00      	nop
 800e0fc:	24001078 	.word	0x24001078
 800e100:	240010a4 	.word	0x240010a4
 800e104:	2400108c 	.word	0x2400108c

0800e108 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e108:	b580      	push	{r7, lr}
 800e10a:	b084      	sub	sp, #16
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	3354      	adds	r3, #84	@ 0x54
 800e114:	4618      	mov	r0, r3
 800e116:	f002 fc7b 	bl	8010a10 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e120:	2b00      	cmp	r3, #0
 800e122:	d108      	bne.n	800e136 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e128:	4618      	mov	r0, r3
 800e12a:	f001 f981 	bl	800f430 <vPortFree>
				vPortFree( pxTCB );
 800e12e:	6878      	ldr	r0, [r7, #4]
 800e130:	f001 f97e 	bl	800f430 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e134:	e019      	b.n	800e16a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e13c:	2b01      	cmp	r3, #1
 800e13e:	d103      	bne.n	800e148 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e140:	6878      	ldr	r0, [r7, #4]
 800e142:	f001 f975 	bl	800f430 <vPortFree>
	}
 800e146:	e010      	b.n	800e16a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e14e:	2b02      	cmp	r3, #2
 800e150:	d00b      	beq.n	800e16a <prvDeleteTCB+0x62>
	__asm volatile
 800e152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e156:	f383 8811 	msr	BASEPRI, r3
 800e15a:	f3bf 8f6f 	isb	sy
 800e15e:	f3bf 8f4f 	dsb	sy
 800e162:	60fb      	str	r3, [r7, #12]
}
 800e164:	bf00      	nop
 800e166:	bf00      	nop
 800e168:	e7fd      	b.n	800e166 <prvDeleteTCB+0x5e>
	}
 800e16a:	bf00      	nop
 800e16c:	3710      	adds	r7, #16
 800e16e:	46bd      	mov	sp, r7
 800e170:	bd80      	pop	{r7, pc}
	...

0800e174 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e174:	b480      	push	{r7}
 800e176:	b083      	sub	sp, #12
 800e178:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e17a:	4b0c      	ldr	r3, [pc, #48]	@ (800e1ac <prvResetNextTaskUnblockTime+0x38>)
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d104      	bne.n	800e18e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e184:	4b0a      	ldr	r3, [pc, #40]	@ (800e1b0 <prvResetNextTaskUnblockTime+0x3c>)
 800e186:	f04f 32ff 	mov.w	r2, #4294967295
 800e18a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e18c:	e008      	b.n	800e1a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e18e:	4b07      	ldr	r3, [pc, #28]	@ (800e1ac <prvResetNextTaskUnblockTime+0x38>)
 800e190:	681b      	ldr	r3, [r3, #0]
 800e192:	68db      	ldr	r3, [r3, #12]
 800e194:	68db      	ldr	r3, [r3, #12]
 800e196:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	685b      	ldr	r3, [r3, #4]
 800e19c:	4a04      	ldr	r2, [pc, #16]	@ (800e1b0 <prvResetNextTaskUnblockTime+0x3c>)
 800e19e:	6013      	str	r3, [r2, #0]
}
 800e1a0:	bf00      	nop
 800e1a2:	370c      	adds	r7, #12
 800e1a4:	46bd      	mov	sp, r7
 800e1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1aa:	4770      	bx	lr
 800e1ac:	2400105c 	.word	0x2400105c
 800e1b0:	240010c4 	.word	0x240010c4

0800e1b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e1b4:	b480      	push	{r7}
 800e1b6:	b083      	sub	sp, #12
 800e1b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e1ba:	4b0b      	ldr	r3, [pc, #44]	@ (800e1e8 <xTaskGetSchedulerState+0x34>)
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d102      	bne.n	800e1c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e1c2:	2301      	movs	r3, #1
 800e1c4:	607b      	str	r3, [r7, #4]
 800e1c6:	e008      	b.n	800e1da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e1c8:	4b08      	ldr	r3, [pc, #32]	@ (800e1ec <xTaskGetSchedulerState+0x38>)
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d102      	bne.n	800e1d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e1d0:	2302      	movs	r3, #2
 800e1d2:	607b      	str	r3, [r7, #4]
 800e1d4:	e001      	b.n	800e1da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e1da:	687b      	ldr	r3, [r7, #4]
	}
 800e1dc:	4618      	mov	r0, r3
 800e1de:	370c      	adds	r7, #12
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e6:	4770      	bx	lr
 800e1e8:	240010b0 	.word	0x240010b0
 800e1ec:	240010cc 	.word	0x240010cc

0800e1f0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800e1f0:	b580      	push	{r7, lr}
 800e1f2:	b084      	sub	sp, #16
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	2b00      	cmp	r3, #0
 800e204:	d051      	beq.n	800e2aa <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e206:	68bb      	ldr	r3, [r7, #8]
 800e208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e20a:	4b2a      	ldr	r3, [pc, #168]	@ (800e2b4 <xTaskPriorityInherit+0xc4>)
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e210:	429a      	cmp	r2, r3
 800e212:	d241      	bcs.n	800e298 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e214:	68bb      	ldr	r3, [r7, #8]
 800e216:	699b      	ldr	r3, [r3, #24]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	db06      	blt.n	800e22a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e21c:	4b25      	ldr	r3, [pc, #148]	@ (800e2b4 <xTaskPriorityInherit+0xc4>)
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e222:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e226:	68bb      	ldr	r3, [r7, #8]
 800e228:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e22a:	68bb      	ldr	r3, [r7, #8]
 800e22c:	6959      	ldr	r1, [r3, #20]
 800e22e:	68bb      	ldr	r3, [r7, #8]
 800e230:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e232:	4613      	mov	r3, r2
 800e234:	009b      	lsls	r3, r3, #2
 800e236:	4413      	add	r3, r2
 800e238:	009b      	lsls	r3, r3, #2
 800e23a:	4a1f      	ldr	r2, [pc, #124]	@ (800e2b8 <xTaskPriorityInherit+0xc8>)
 800e23c:	4413      	add	r3, r2
 800e23e:	4299      	cmp	r1, r3
 800e240:	d122      	bne.n	800e288 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e242:	68bb      	ldr	r3, [r7, #8]
 800e244:	3304      	adds	r3, #4
 800e246:	4618      	mov	r0, r3
 800e248:	f7fe f8ea 	bl	800c420 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e24c:	4b19      	ldr	r3, [pc, #100]	@ (800e2b4 <xTaskPriorityInherit+0xc4>)
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e252:	68bb      	ldr	r3, [r7, #8]
 800e254:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e256:	68bb      	ldr	r3, [r7, #8]
 800e258:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e25a:	4b18      	ldr	r3, [pc, #96]	@ (800e2bc <xTaskPriorityInherit+0xcc>)
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	429a      	cmp	r2, r3
 800e260:	d903      	bls.n	800e26a <xTaskPriorityInherit+0x7a>
 800e262:	68bb      	ldr	r3, [r7, #8]
 800e264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e266:	4a15      	ldr	r2, [pc, #84]	@ (800e2bc <xTaskPriorityInherit+0xcc>)
 800e268:	6013      	str	r3, [r2, #0]
 800e26a:	68bb      	ldr	r3, [r7, #8]
 800e26c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e26e:	4613      	mov	r3, r2
 800e270:	009b      	lsls	r3, r3, #2
 800e272:	4413      	add	r3, r2
 800e274:	009b      	lsls	r3, r3, #2
 800e276:	4a10      	ldr	r2, [pc, #64]	@ (800e2b8 <xTaskPriorityInherit+0xc8>)
 800e278:	441a      	add	r2, r3
 800e27a:	68bb      	ldr	r3, [r7, #8]
 800e27c:	3304      	adds	r3, #4
 800e27e:	4619      	mov	r1, r3
 800e280:	4610      	mov	r0, r2
 800e282:	f7fe f870 	bl	800c366 <vListInsertEnd>
 800e286:	e004      	b.n	800e292 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e288:	4b0a      	ldr	r3, [pc, #40]	@ (800e2b4 <xTaskPriorityInherit+0xc4>)
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e28e:	68bb      	ldr	r3, [r7, #8]
 800e290:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800e292:	2301      	movs	r3, #1
 800e294:	60fb      	str	r3, [r7, #12]
 800e296:	e008      	b.n	800e2aa <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800e298:	68bb      	ldr	r3, [r7, #8]
 800e29a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e29c:	4b05      	ldr	r3, [pc, #20]	@ (800e2b4 <xTaskPriorityInherit+0xc4>)
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2a2:	429a      	cmp	r2, r3
 800e2a4:	d201      	bcs.n	800e2aa <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800e2a6:	2301      	movs	r3, #1
 800e2a8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e2aa:	68fb      	ldr	r3, [r7, #12]
	}
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	3710      	adds	r7, #16
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	bd80      	pop	{r7, pc}
 800e2b4:	24000bd0 	.word	0x24000bd0
 800e2b8:	24000bd4 	.word	0x24000bd4
 800e2bc:	240010ac 	.word	0x240010ac

0800e2c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	b086      	sub	sp, #24
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d058      	beq.n	800e388 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e2d6:	4b2f      	ldr	r3, [pc, #188]	@ (800e394 <xTaskPriorityDisinherit+0xd4>)
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	693a      	ldr	r2, [r7, #16]
 800e2dc:	429a      	cmp	r2, r3
 800e2de:	d00b      	beq.n	800e2f8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800e2e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2e4:	f383 8811 	msr	BASEPRI, r3
 800e2e8:	f3bf 8f6f 	isb	sy
 800e2ec:	f3bf 8f4f 	dsb	sy
 800e2f0:	60fb      	str	r3, [r7, #12]
}
 800e2f2:	bf00      	nop
 800e2f4:	bf00      	nop
 800e2f6:	e7fd      	b.n	800e2f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e2f8:	693b      	ldr	r3, [r7, #16]
 800e2fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d10b      	bne.n	800e318 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800e300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e304:	f383 8811 	msr	BASEPRI, r3
 800e308:	f3bf 8f6f 	isb	sy
 800e30c:	f3bf 8f4f 	dsb	sy
 800e310:	60bb      	str	r3, [r7, #8]
}
 800e312:	bf00      	nop
 800e314:	bf00      	nop
 800e316:	e7fd      	b.n	800e314 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800e318:	693b      	ldr	r3, [r7, #16]
 800e31a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e31c:	1e5a      	subs	r2, r3, #1
 800e31e:	693b      	ldr	r3, [r7, #16]
 800e320:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e322:	693b      	ldr	r3, [r7, #16]
 800e324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e326:	693b      	ldr	r3, [r7, #16]
 800e328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e32a:	429a      	cmp	r2, r3
 800e32c:	d02c      	beq.n	800e388 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e32e:	693b      	ldr	r3, [r7, #16]
 800e330:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e332:	2b00      	cmp	r3, #0
 800e334:	d128      	bne.n	800e388 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e336:	693b      	ldr	r3, [r7, #16]
 800e338:	3304      	adds	r3, #4
 800e33a:	4618      	mov	r0, r3
 800e33c:	f7fe f870 	bl	800c420 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e340:	693b      	ldr	r3, [r7, #16]
 800e342:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e344:	693b      	ldr	r3, [r7, #16]
 800e346:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e348:	693b      	ldr	r3, [r7, #16]
 800e34a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e34c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e350:	693b      	ldr	r3, [r7, #16]
 800e352:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e354:	693b      	ldr	r3, [r7, #16]
 800e356:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e358:	4b0f      	ldr	r3, [pc, #60]	@ (800e398 <xTaskPriorityDisinherit+0xd8>)
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	429a      	cmp	r2, r3
 800e35e:	d903      	bls.n	800e368 <xTaskPriorityDisinherit+0xa8>
 800e360:	693b      	ldr	r3, [r7, #16]
 800e362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e364:	4a0c      	ldr	r2, [pc, #48]	@ (800e398 <xTaskPriorityDisinherit+0xd8>)
 800e366:	6013      	str	r3, [r2, #0]
 800e368:	693b      	ldr	r3, [r7, #16]
 800e36a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e36c:	4613      	mov	r3, r2
 800e36e:	009b      	lsls	r3, r3, #2
 800e370:	4413      	add	r3, r2
 800e372:	009b      	lsls	r3, r3, #2
 800e374:	4a09      	ldr	r2, [pc, #36]	@ (800e39c <xTaskPriorityDisinherit+0xdc>)
 800e376:	441a      	add	r2, r3
 800e378:	693b      	ldr	r3, [r7, #16]
 800e37a:	3304      	adds	r3, #4
 800e37c:	4619      	mov	r1, r3
 800e37e:	4610      	mov	r0, r2
 800e380:	f7fd fff1 	bl	800c366 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e384:	2301      	movs	r3, #1
 800e386:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e388:	697b      	ldr	r3, [r7, #20]
	}
 800e38a:	4618      	mov	r0, r3
 800e38c:	3718      	adds	r7, #24
 800e38e:	46bd      	mov	sp, r7
 800e390:	bd80      	pop	{r7, pc}
 800e392:	bf00      	nop
 800e394:	24000bd0 	.word	0x24000bd0
 800e398:	240010ac 	.word	0x240010ac
 800e39c:	24000bd4 	.word	0x24000bd4

0800e3a0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	b088      	sub	sp, #32
 800e3a4:	af00      	add	r7, sp, #0
 800e3a6:	6078      	str	r0, [r7, #4]
 800e3a8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800e3ae:	2301      	movs	r3, #1
 800e3b0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d06c      	beq.n	800e492 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800e3b8:	69bb      	ldr	r3, [r7, #24]
 800e3ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d10b      	bne.n	800e3d8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800e3c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3c4:	f383 8811 	msr	BASEPRI, r3
 800e3c8:	f3bf 8f6f 	isb	sy
 800e3cc:	f3bf 8f4f 	dsb	sy
 800e3d0:	60fb      	str	r3, [r7, #12]
}
 800e3d2:	bf00      	nop
 800e3d4:	bf00      	nop
 800e3d6:	e7fd      	b.n	800e3d4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800e3d8:	69bb      	ldr	r3, [r7, #24]
 800e3da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e3dc:	683a      	ldr	r2, [r7, #0]
 800e3de:	429a      	cmp	r2, r3
 800e3e0:	d902      	bls.n	800e3e8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800e3e2:	683b      	ldr	r3, [r7, #0]
 800e3e4:	61fb      	str	r3, [r7, #28]
 800e3e6:	e002      	b.n	800e3ee <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800e3e8:	69bb      	ldr	r3, [r7, #24]
 800e3ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e3ec:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800e3ee:	69bb      	ldr	r3, [r7, #24]
 800e3f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3f2:	69fa      	ldr	r2, [r7, #28]
 800e3f4:	429a      	cmp	r2, r3
 800e3f6:	d04c      	beq.n	800e492 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800e3f8:	69bb      	ldr	r3, [r7, #24]
 800e3fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e3fc:	697a      	ldr	r2, [r7, #20]
 800e3fe:	429a      	cmp	r2, r3
 800e400:	d147      	bne.n	800e492 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800e402:	4b26      	ldr	r3, [pc, #152]	@ (800e49c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	69ba      	ldr	r2, [r7, #24]
 800e408:	429a      	cmp	r2, r3
 800e40a:	d10b      	bne.n	800e424 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800e40c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e410:	f383 8811 	msr	BASEPRI, r3
 800e414:	f3bf 8f6f 	isb	sy
 800e418:	f3bf 8f4f 	dsb	sy
 800e41c:	60bb      	str	r3, [r7, #8]
}
 800e41e:	bf00      	nop
 800e420:	bf00      	nop
 800e422:	e7fd      	b.n	800e420 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800e424:	69bb      	ldr	r3, [r7, #24]
 800e426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e428:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800e42a:	69bb      	ldr	r3, [r7, #24]
 800e42c:	69fa      	ldr	r2, [r7, #28]
 800e42e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e430:	69bb      	ldr	r3, [r7, #24]
 800e432:	699b      	ldr	r3, [r3, #24]
 800e434:	2b00      	cmp	r3, #0
 800e436:	db04      	blt.n	800e442 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e438:	69fb      	ldr	r3, [r7, #28]
 800e43a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e43e:	69bb      	ldr	r3, [r7, #24]
 800e440:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e442:	69bb      	ldr	r3, [r7, #24]
 800e444:	6959      	ldr	r1, [r3, #20]
 800e446:	693a      	ldr	r2, [r7, #16]
 800e448:	4613      	mov	r3, r2
 800e44a:	009b      	lsls	r3, r3, #2
 800e44c:	4413      	add	r3, r2
 800e44e:	009b      	lsls	r3, r3, #2
 800e450:	4a13      	ldr	r2, [pc, #76]	@ (800e4a0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e452:	4413      	add	r3, r2
 800e454:	4299      	cmp	r1, r3
 800e456:	d11c      	bne.n	800e492 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e458:	69bb      	ldr	r3, [r7, #24]
 800e45a:	3304      	adds	r3, #4
 800e45c:	4618      	mov	r0, r3
 800e45e:	f7fd ffdf 	bl	800c420 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800e462:	69bb      	ldr	r3, [r7, #24]
 800e464:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e466:	4b0f      	ldr	r3, [pc, #60]	@ (800e4a4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	429a      	cmp	r2, r3
 800e46c:	d903      	bls.n	800e476 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800e46e:	69bb      	ldr	r3, [r7, #24]
 800e470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e472:	4a0c      	ldr	r2, [pc, #48]	@ (800e4a4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800e474:	6013      	str	r3, [r2, #0]
 800e476:	69bb      	ldr	r3, [r7, #24]
 800e478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e47a:	4613      	mov	r3, r2
 800e47c:	009b      	lsls	r3, r3, #2
 800e47e:	4413      	add	r3, r2
 800e480:	009b      	lsls	r3, r3, #2
 800e482:	4a07      	ldr	r2, [pc, #28]	@ (800e4a0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e484:	441a      	add	r2, r3
 800e486:	69bb      	ldr	r3, [r7, #24]
 800e488:	3304      	adds	r3, #4
 800e48a:	4619      	mov	r1, r3
 800e48c:	4610      	mov	r0, r2
 800e48e:	f7fd ff6a 	bl	800c366 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e492:	bf00      	nop
 800e494:	3720      	adds	r7, #32
 800e496:	46bd      	mov	sp, r7
 800e498:	bd80      	pop	{r7, pc}
 800e49a:	bf00      	nop
 800e49c:	24000bd0 	.word	0x24000bd0
 800e4a0:	24000bd4 	.word	0x24000bd4
 800e4a4:	240010ac 	.word	0x240010ac

0800e4a8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e4a8:	b480      	push	{r7}
 800e4aa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e4ac:	4b07      	ldr	r3, [pc, #28]	@ (800e4cc <pvTaskIncrementMutexHeldCount+0x24>)
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d004      	beq.n	800e4be <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e4b4:	4b05      	ldr	r3, [pc, #20]	@ (800e4cc <pvTaskIncrementMutexHeldCount+0x24>)
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e4ba:	3201      	adds	r2, #1
 800e4bc:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800e4be:	4b03      	ldr	r3, [pc, #12]	@ (800e4cc <pvTaskIncrementMutexHeldCount+0x24>)
 800e4c0:	681b      	ldr	r3, [r3, #0]
	}
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ca:	4770      	bx	lr
 800e4cc:	24000bd0 	.word	0x24000bd0

0800e4d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e4d0:	b580      	push	{r7, lr}
 800e4d2:	b084      	sub	sp, #16
 800e4d4:	af00      	add	r7, sp, #0
 800e4d6:	6078      	str	r0, [r7, #4]
 800e4d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e4da:	4b21      	ldr	r3, [pc, #132]	@ (800e560 <prvAddCurrentTaskToDelayedList+0x90>)
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e4e0:	4b20      	ldr	r3, [pc, #128]	@ (800e564 <prvAddCurrentTaskToDelayedList+0x94>)
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	3304      	adds	r3, #4
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	f7fd ff9a 	bl	800c420 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4f2:	d10a      	bne.n	800e50a <prvAddCurrentTaskToDelayedList+0x3a>
 800e4f4:	683b      	ldr	r3, [r7, #0]
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d007      	beq.n	800e50a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e4fa:	4b1a      	ldr	r3, [pc, #104]	@ (800e564 <prvAddCurrentTaskToDelayedList+0x94>)
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	3304      	adds	r3, #4
 800e500:	4619      	mov	r1, r3
 800e502:	4819      	ldr	r0, [pc, #100]	@ (800e568 <prvAddCurrentTaskToDelayedList+0x98>)
 800e504:	f7fd ff2f 	bl	800c366 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e508:	e026      	b.n	800e558 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e50a:	68fa      	ldr	r2, [r7, #12]
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	4413      	add	r3, r2
 800e510:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e512:	4b14      	ldr	r3, [pc, #80]	@ (800e564 <prvAddCurrentTaskToDelayedList+0x94>)
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	68ba      	ldr	r2, [r7, #8]
 800e518:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e51a:	68ba      	ldr	r2, [r7, #8]
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	429a      	cmp	r2, r3
 800e520:	d209      	bcs.n	800e536 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e522:	4b12      	ldr	r3, [pc, #72]	@ (800e56c <prvAddCurrentTaskToDelayedList+0x9c>)
 800e524:	681a      	ldr	r2, [r3, #0]
 800e526:	4b0f      	ldr	r3, [pc, #60]	@ (800e564 <prvAddCurrentTaskToDelayedList+0x94>)
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	3304      	adds	r3, #4
 800e52c:	4619      	mov	r1, r3
 800e52e:	4610      	mov	r0, r2
 800e530:	f7fd ff3d 	bl	800c3ae <vListInsert>
}
 800e534:	e010      	b.n	800e558 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e536:	4b0e      	ldr	r3, [pc, #56]	@ (800e570 <prvAddCurrentTaskToDelayedList+0xa0>)
 800e538:	681a      	ldr	r2, [r3, #0]
 800e53a:	4b0a      	ldr	r3, [pc, #40]	@ (800e564 <prvAddCurrentTaskToDelayedList+0x94>)
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	3304      	adds	r3, #4
 800e540:	4619      	mov	r1, r3
 800e542:	4610      	mov	r0, r2
 800e544:	f7fd ff33 	bl	800c3ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e548:	4b0a      	ldr	r3, [pc, #40]	@ (800e574 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	68ba      	ldr	r2, [r7, #8]
 800e54e:	429a      	cmp	r2, r3
 800e550:	d202      	bcs.n	800e558 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e552:	4a08      	ldr	r2, [pc, #32]	@ (800e574 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e554:	68bb      	ldr	r3, [r7, #8]
 800e556:	6013      	str	r3, [r2, #0]
}
 800e558:	bf00      	nop
 800e55a:	3710      	adds	r7, #16
 800e55c:	46bd      	mov	sp, r7
 800e55e:	bd80      	pop	{r7, pc}
 800e560:	240010a8 	.word	0x240010a8
 800e564:	24000bd0 	.word	0x24000bd0
 800e568:	24001090 	.word	0x24001090
 800e56c:	24001060 	.word	0x24001060
 800e570:	2400105c 	.word	0x2400105c
 800e574:	240010c4 	.word	0x240010c4

0800e578 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	b08a      	sub	sp, #40	@ 0x28
 800e57c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e57e:	2300      	movs	r3, #0
 800e580:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e582:	f000 fb13 	bl	800ebac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e586:	4b1d      	ldr	r3, [pc, #116]	@ (800e5fc <xTimerCreateTimerTask+0x84>)
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d021      	beq.n	800e5d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e58e:	2300      	movs	r3, #0
 800e590:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e592:	2300      	movs	r3, #0
 800e594:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e596:	1d3a      	adds	r2, r7, #4
 800e598:	f107 0108 	add.w	r1, r7, #8
 800e59c:	f107 030c 	add.w	r3, r7, #12
 800e5a0:	4618      	mov	r0, r3
 800e5a2:	f7fd fe99 	bl	800c2d8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e5a6:	6879      	ldr	r1, [r7, #4]
 800e5a8:	68bb      	ldr	r3, [r7, #8]
 800e5aa:	68fa      	ldr	r2, [r7, #12]
 800e5ac:	9202      	str	r2, [sp, #8]
 800e5ae:	9301      	str	r3, [sp, #4]
 800e5b0:	2302      	movs	r3, #2
 800e5b2:	9300      	str	r3, [sp, #0]
 800e5b4:	2300      	movs	r3, #0
 800e5b6:	460a      	mov	r2, r1
 800e5b8:	4911      	ldr	r1, [pc, #68]	@ (800e600 <xTimerCreateTimerTask+0x88>)
 800e5ba:	4812      	ldr	r0, [pc, #72]	@ (800e604 <xTimerCreateTimerTask+0x8c>)
 800e5bc:	f7fe feea 	bl	800d394 <xTaskCreateStatic>
 800e5c0:	4603      	mov	r3, r0
 800e5c2:	4a11      	ldr	r2, [pc, #68]	@ (800e608 <xTimerCreateTimerTask+0x90>)
 800e5c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e5c6:	4b10      	ldr	r3, [pc, #64]	@ (800e608 <xTimerCreateTimerTask+0x90>)
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d001      	beq.n	800e5d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e5ce:	2301      	movs	r3, #1
 800e5d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e5d2:	697b      	ldr	r3, [r7, #20]
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d10b      	bne.n	800e5f0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800e5d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5dc:	f383 8811 	msr	BASEPRI, r3
 800e5e0:	f3bf 8f6f 	isb	sy
 800e5e4:	f3bf 8f4f 	dsb	sy
 800e5e8:	613b      	str	r3, [r7, #16]
}
 800e5ea:	bf00      	nop
 800e5ec:	bf00      	nop
 800e5ee:	e7fd      	b.n	800e5ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e5f0:	697b      	ldr	r3, [r7, #20]
}
 800e5f2:	4618      	mov	r0, r3
 800e5f4:	3718      	adds	r7, #24
 800e5f6:	46bd      	mov	sp, r7
 800e5f8:	bd80      	pop	{r7, pc}
 800e5fa:	bf00      	nop
 800e5fc:	24001100 	.word	0x24001100
 800e600:	08013fe0 	.word	0x08013fe0
 800e604:	0800e745 	.word	0x0800e745
 800e608:	24001104 	.word	0x24001104

0800e60c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e60c:	b580      	push	{r7, lr}
 800e60e:	b08a      	sub	sp, #40	@ 0x28
 800e610:	af00      	add	r7, sp, #0
 800e612:	60f8      	str	r0, [r7, #12]
 800e614:	60b9      	str	r1, [r7, #8]
 800e616:	607a      	str	r2, [r7, #4]
 800e618:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e61a:	2300      	movs	r3, #0
 800e61c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	2b00      	cmp	r3, #0
 800e622:	d10b      	bne.n	800e63c <xTimerGenericCommand+0x30>
	__asm volatile
 800e624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e628:	f383 8811 	msr	BASEPRI, r3
 800e62c:	f3bf 8f6f 	isb	sy
 800e630:	f3bf 8f4f 	dsb	sy
 800e634:	623b      	str	r3, [r7, #32]
}
 800e636:	bf00      	nop
 800e638:	bf00      	nop
 800e63a:	e7fd      	b.n	800e638 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e63c:	4b19      	ldr	r3, [pc, #100]	@ (800e6a4 <xTimerGenericCommand+0x98>)
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	2b00      	cmp	r3, #0
 800e642:	d02a      	beq.n	800e69a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e644:	68bb      	ldr	r3, [r7, #8]
 800e646:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e650:	68bb      	ldr	r3, [r7, #8]
 800e652:	2b05      	cmp	r3, #5
 800e654:	dc18      	bgt.n	800e688 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e656:	f7ff fdad 	bl	800e1b4 <xTaskGetSchedulerState>
 800e65a:	4603      	mov	r3, r0
 800e65c:	2b02      	cmp	r3, #2
 800e65e:	d109      	bne.n	800e674 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e660:	4b10      	ldr	r3, [pc, #64]	@ (800e6a4 <xTimerGenericCommand+0x98>)
 800e662:	6818      	ldr	r0, [r3, #0]
 800e664:	f107 0110 	add.w	r1, r7, #16
 800e668:	2300      	movs	r3, #0
 800e66a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e66c:	f7fe f87c 	bl	800c768 <xQueueGenericSend>
 800e670:	6278      	str	r0, [r7, #36]	@ 0x24
 800e672:	e012      	b.n	800e69a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e674:	4b0b      	ldr	r3, [pc, #44]	@ (800e6a4 <xTimerGenericCommand+0x98>)
 800e676:	6818      	ldr	r0, [r3, #0]
 800e678:	f107 0110 	add.w	r1, r7, #16
 800e67c:	2300      	movs	r3, #0
 800e67e:	2200      	movs	r2, #0
 800e680:	f7fe f872 	bl	800c768 <xQueueGenericSend>
 800e684:	6278      	str	r0, [r7, #36]	@ 0x24
 800e686:	e008      	b.n	800e69a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e688:	4b06      	ldr	r3, [pc, #24]	@ (800e6a4 <xTimerGenericCommand+0x98>)
 800e68a:	6818      	ldr	r0, [r3, #0]
 800e68c:	f107 0110 	add.w	r1, r7, #16
 800e690:	2300      	movs	r3, #0
 800e692:	683a      	ldr	r2, [r7, #0]
 800e694:	f7fe f96a 	bl	800c96c <xQueueGenericSendFromISR>
 800e698:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e69c:	4618      	mov	r0, r3
 800e69e:	3728      	adds	r7, #40	@ 0x28
 800e6a0:	46bd      	mov	sp, r7
 800e6a2:	bd80      	pop	{r7, pc}
 800e6a4:	24001100 	.word	0x24001100

0800e6a8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e6a8:	b580      	push	{r7, lr}
 800e6aa:	b088      	sub	sp, #32
 800e6ac:	af02      	add	r7, sp, #8
 800e6ae:	6078      	str	r0, [r7, #4]
 800e6b0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e6b2:	4b23      	ldr	r3, [pc, #140]	@ (800e740 <prvProcessExpiredTimer+0x98>)
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	68db      	ldr	r3, [r3, #12]
 800e6b8:	68db      	ldr	r3, [r3, #12]
 800e6ba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e6bc:	697b      	ldr	r3, [r7, #20]
 800e6be:	3304      	adds	r3, #4
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	f7fd fead 	bl	800c420 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e6c6:	697b      	ldr	r3, [r7, #20]
 800e6c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e6cc:	f003 0304 	and.w	r3, r3, #4
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d023      	beq.n	800e71c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e6d4:	697b      	ldr	r3, [r7, #20]
 800e6d6:	699a      	ldr	r2, [r3, #24]
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	18d1      	adds	r1, r2, r3
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	683a      	ldr	r2, [r7, #0]
 800e6e0:	6978      	ldr	r0, [r7, #20]
 800e6e2:	f000 f8d5 	bl	800e890 <prvInsertTimerInActiveList>
 800e6e6:	4603      	mov	r3, r0
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d020      	beq.n	800e72e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	9300      	str	r3, [sp, #0]
 800e6f0:	2300      	movs	r3, #0
 800e6f2:	687a      	ldr	r2, [r7, #4]
 800e6f4:	2100      	movs	r1, #0
 800e6f6:	6978      	ldr	r0, [r7, #20]
 800e6f8:	f7ff ff88 	bl	800e60c <xTimerGenericCommand>
 800e6fc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e6fe:	693b      	ldr	r3, [r7, #16]
 800e700:	2b00      	cmp	r3, #0
 800e702:	d114      	bne.n	800e72e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800e704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e708:	f383 8811 	msr	BASEPRI, r3
 800e70c:	f3bf 8f6f 	isb	sy
 800e710:	f3bf 8f4f 	dsb	sy
 800e714:	60fb      	str	r3, [r7, #12]
}
 800e716:	bf00      	nop
 800e718:	bf00      	nop
 800e71a:	e7fd      	b.n	800e718 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e71c:	697b      	ldr	r3, [r7, #20]
 800e71e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e722:	f023 0301 	bic.w	r3, r3, #1
 800e726:	b2da      	uxtb	r2, r3
 800e728:	697b      	ldr	r3, [r7, #20]
 800e72a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e72e:	697b      	ldr	r3, [r7, #20]
 800e730:	6a1b      	ldr	r3, [r3, #32]
 800e732:	6978      	ldr	r0, [r7, #20]
 800e734:	4798      	blx	r3
}
 800e736:	bf00      	nop
 800e738:	3718      	adds	r7, #24
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd80      	pop	{r7, pc}
 800e73e:	bf00      	nop
 800e740:	240010f8 	.word	0x240010f8

0800e744 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e744:	b580      	push	{r7, lr}
 800e746:	b084      	sub	sp, #16
 800e748:	af00      	add	r7, sp, #0
 800e74a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e74c:	f107 0308 	add.w	r3, r7, #8
 800e750:	4618      	mov	r0, r3
 800e752:	f000 f859 	bl	800e808 <prvGetNextExpireTime>
 800e756:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e758:	68bb      	ldr	r3, [r7, #8]
 800e75a:	4619      	mov	r1, r3
 800e75c:	68f8      	ldr	r0, [r7, #12]
 800e75e:	f000 f805 	bl	800e76c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e762:	f000 f8d7 	bl	800e914 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e766:	bf00      	nop
 800e768:	e7f0      	b.n	800e74c <prvTimerTask+0x8>
	...

0800e76c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e76c:	b580      	push	{r7, lr}
 800e76e:	b084      	sub	sp, #16
 800e770:	af00      	add	r7, sp, #0
 800e772:	6078      	str	r0, [r7, #4]
 800e774:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e776:	f7ff f871 	bl	800d85c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e77a:	f107 0308 	add.w	r3, r7, #8
 800e77e:	4618      	mov	r0, r3
 800e780:	f000 f866 	bl	800e850 <prvSampleTimeNow>
 800e784:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e786:	68bb      	ldr	r3, [r7, #8]
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d130      	bne.n	800e7ee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e78c:	683b      	ldr	r3, [r7, #0]
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d10a      	bne.n	800e7a8 <prvProcessTimerOrBlockTask+0x3c>
 800e792:	687a      	ldr	r2, [r7, #4]
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	429a      	cmp	r2, r3
 800e798:	d806      	bhi.n	800e7a8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e79a:	f7ff f8a5 	bl	800d8e8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e79e:	68f9      	ldr	r1, [r7, #12]
 800e7a0:	6878      	ldr	r0, [r7, #4]
 800e7a2:	f7ff ff81 	bl	800e6a8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e7a6:	e024      	b.n	800e7f2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e7a8:	683b      	ldr	r3, [r7, #0]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d008      	beq.n	800e7c0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e7ae:	4b13      	ldr	r3, [pc, #76]	@ (800e7fc <prvProcessTimerOrBlockTask+0x90>)
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d101      	bne.n	800e7bc <prvProcessTimerOrBlockTask+0x50>
 800e7b8:	2301      	movs	r3, #1
 800e7ba:	e000      	b.n	800e7be <prvProcessTimerOrBlockTask+0x52>
 800e7bc:	2300      	movs	r3, #0
 800e7be:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e7c0:	4b0f      	ldr	r3, [pc, #60]	@ (800e800 <prvProcessTimerOrBlockTask+0x94>)
 800e7c2:	6818      	ldr	r0, [r3, #0]
 800e7c4:	687a      	ldr	r2, [r7, #4]
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	1ad3      	subs	r3, r2, r3
 800e7ca:	683a      	ldr	r2, [r7, #0]
 800e7cc:	4619      	mov	r1, r3
 800e7ce:	f7fe fdad 	bl	800d32c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e7d2:	f7ff f889 	bl	800d8e8 <xTaskResumeAll>
 800e7d6:	4603      	mov	r3, r0
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d10a      	bne.n	800e7f2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e7dc:	4b09      	ldr	r3, [pc, #36]	@ (800e804 <prvProcessTimerOrBlockTask+0x98>)
 800e7de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e7e2:	601a      	str	r2, [r3, #0]
 800e7e4:	f3bf 8f4f 	dsb	sy
 800e7e8:	f3bf 8f6f 	isb	sy
}
 800e7ec:	e001      	b.n	800e7f2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e7ee:	f7ff f87b 	bl	800d8e8 <xTaskResumeAll>
}
 800e7f2:	bf00      	nop
 800e7f4:	3710      	adds	r7, #16
 800e7f6:	46bd      	mov	sp, r7
 800e7f8:	bd80      	pop	{r7, pc}
 800e7fa:	bf00      	nop
 800e7fc:	240010fc 	.word	0x240010fc
 800e800:	24001100 	.word	0x24001100
 800e804:	e000ed04 	.word	0xe000ed04

0800e808 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e808:	b480      	push	{r7}
 800e80a:	b085      	sub	sp, #20
 800e80c:	af00      	add	r7, sp, #0
 800e80e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e810:	4b0e      	ldr	r3, [pc, #56]	@ (800e84c <prvGetNextExpireTime+0x44>)
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d101      	bne.n	800e81e <prvGetNextExpireTime+0x16>
 800e81a:	2201      	movs	r2, #1
 800e81c:	e000      	b.n	800e820 <prvGetNextExpireTime+0x18>
 800e81e:	2200      	movs	r2, #0
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d105      	bne.n	800e838 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e82c:	4b07      	ldr	r3, [pc, #28]	@ (800e84c <prvGetNextExpireTime+0x44>)
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	68db      	ldr	r3, [r3, #12]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	60fb      	str	r3, [r7, #12]
 800e836:	e001      	b.n	800e83c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e838:	2300      	movs	r3, #0
 800e83a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e83c:	68fb      	ldr	r3, [r7, #12]
}
 800e83e:	4618      	mov	r0, r3
 800e840:	3714      	adds	r7, #20
 800e842:	46bd      	mov	sp, r7
 800e844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e848:	4770      	bx	lr
 800e84a:	bf00      	nop
 800e84c:	240010f8 	.word	0x240010f8

0800e850 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e850:	b580      	push	{r7, lr}
 800e852:	b084      	sub	sp, #16
 800e854:	af00      	add	r7, sp, #0
 800e856:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e858:	f7ff f8e4 	bl	800da24 <xTaskGetTickCount>
 800e85c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e85e:	4b0b      	ldr	r3, [pc, #44]	@ (800e88c <prvSampleTimeNow+0x3c>)
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	68fa      	ldr	r2, [r7, #12]
 800e864:	429a      	cmp	r2, r3
 800e866:	d205      	bcs.n	800e874 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e868:	f000 f93a 	bl	800eae0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	2201      	movs	r2, #1
 800e870:	601a      	str	r2, [r3, #0]
 800e872:	e002      	b.n	800e87a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	2200      	movs	r2, #0
 800e878:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e87a:	4a04      	ldr	r2, [pc, #16]	@ (800e88c <prvSampleTimeNow+0x3c>)
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e880:	68fb      	ldr	r3, [r7, #12]
}
 800e882:	4618      	mov	r0, r3
 800e884:	3710      	adds	r7, #16
 800e886:	46bd      	mov	sp, r7
 800e888:	bd80      	pop	{r7, pc}
 800e88a:	bf00      	nop
 800e88c:	24001108 	.word	0x24001108

0800e890 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e890:	b580      	push	{r7, lr}
 800e892:	b086      	sub	sp, #24
 800e894:	af00      	add	r7, sp, #0
 800e896:	60f8      	str	r0, [r7, #12]
 800e898:	60b9      	str	r1, [r7, #8]
 800e89a:	607a      	str	r2, [r7, #4]
 800e89c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e89e:	2300      	movs	r3, #0
 800e8a0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	68ba      	ldr	r2, [r7, #8]
 800e8a6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	68fa      	ldr	r2, [r7, #12]
 800e8ac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e8ae:	68ba      	ldr	r2, [r7, #8]
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	429a      	cmp	r2, r3
 800e8b4:	d812      	bhi.n	800e8dc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e8b6:	687a      	ldr	r2, [r7, #4]
 800e8b8:	683b      	ldr	r3, [r7, #0]
 800e8ba:	1ad2      	subs	r2, r2, r3
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	699b      	ldr	r3, [r3, #24]
 800e8c0:	429a      	cmp	r2, r3
 800e8c2:	d302      	bcc.n	800e8ca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e8c4:	2301      	movs	r3, #1
 800e8c6:	617b      	str	r3, [r7, #20]
 800e8c8:	e01b      	b.n	800e902 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e8ca:	4b10      	ldr	r3, [pc, #64]	@ (800e90c <prvInsertTimerInActiveList+0x7c>)
 800e8cc:	681a      	ldr	r2, [r3, #0]
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	3304      	adds	r3, #4
 800e8d2:	4619      	mov	r1, r3
 800e8d4:	4610      	mov	r0, r2
 800e8d6:	f7fd fd6a 	bl	800c3ae <vListInsert>
 800e8da:	e012      	b.n	800e902 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e8dc:	687a      	ldr	r2, [r7, #4]
 800e8de:	683b      	ldr	r3, [r7, #0]
 800e8e0:	429a      	cmp	r2, r3
 800e8e2:	d206      	bcs.n	800e8f2 <prvInsertTimerInActiveList+0x62>
 800e8e4:	68ba      	ldr	r2, [r7, #8]
 800e8e6:	683b      	ldr	r3, [r7, #0]
 800e8e8:	429a      	cmp	r2, r3
 800e8ea:	d302      	bcc.n	800e8f2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e8ec:	2301      	movs	r3, #1
 800e8ee:	617b      	str	r3, [r7, #20]
 800e8f0:	e007      	b.n	800e902 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e8f2:	4b07      	ldr	r3, [pc, #28]	@ (800e910 <prvInsertTimerInActiveList+0x80>)
 800e8f4:	681a      	ldr	r2, [r3, #0]
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	3304      	adds	r3, #4
 800e8fa:	4619      	mov	r1, r3
 800e8fc:	4610      	mov	r0, r2
 800e8fe:	f7fd fd56 	bl	800c3ae <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e902:	697b      	ldr	r3, [r7, #20]
}
 800e904:	4618      	mov	r0, r3
 800e906:	3718      	adds	r7, #24
 800e908:	46bd      	mov	sp, r7
 800e90a:	bd80      	pop	{r7, pc}
 800e90c:	240010fc 	.word	0x240010fc
 800e910:	240010f8 	.word	0x240010f8

0800e914 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e914:	b580      	push	{r7, lr}
 800e916:	b08e      	sub	sp, #56	@ 0x38
 800e918:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e91a:	e0ce      	b.n	800eaba <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	da19      	bge.n	800e956 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e922:	1d3b      	adds	r3, r7, #4
 800e924:	3304      	adds	r3, #4
 800e926:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d10b      	bne.n	800e946 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800e92e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e932:	f383 8811 	msr	BASEPRI, r3
 800e936:	f3bf 8f6f 	isb	sy
 800e93a:	f3bf 8f4f 	dsb	sy
 800e93e:	61fb      	str	r3, [r7, #28]
}
 800e940:	bf00      	nop
 800e942:	bf00      	nop
 800e944:	e7fd      	b.n	800e942 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e94c:	6850      	ldr	r0, [r2, #4]
 800e94e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e950:	6892      	ldr	r2, [r2, #8]
 800e952:	4611      	mov	r1, r2
 800e954:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	f2c0 80ae 	blt.w	800eaba <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e964:	695b      	ldr	r3, [r3, #20]
 800e966:	2b00      	cmp	r3, #0
 800e968:	d004      	beq.n	800e974 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e96a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e96c:	3304      	adds	r3, #4
 800e96e:	4618      	mov	r0, r3
 800e970:	f7fd fd56 	bl	800c420 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e974:	463b      	mov	r3, r7
 800e976:	4618      	mov	r0, r3
 800e978:	f7ff ff6a 	bl	800e850 <prvSampleTimeNow>
 800e97c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	2b09      	cmp	r3, #9
 800e982:	f200 8097 	bhi.w	800eab4 <prvProcessReceivedCommands+0x1a0>
 800e986:	a201      	add	r2, pc, #4	@ (adr r2, 800e98c <prvProcessReceivedCommands+0x78>)
 800e988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e98c:	0800e9b5 	.word	0x0800e9b5
 800e990:	0800e9b5 	.word	0x0800e9b5
 800e994:	0800e9b5 	.word	0x0800e9b5
 800e998:	0800ea2b 	.word	0x0800ea2b
 800e99c:	0800ea3f 	.word	0x0800ea3f
 800e9a0:	0800ea8b 	.word	0x0800ea8b
 800e9a4:	0800e9b5 	.word	0x0800e9b5
 800e9a8:	0800e9b5 	.word	0x0800e9b5
 800e9ac:	0800ea2b 	.word	0x0800ea2b
 800e9b0:	0800ea3f 	.word	0x0800ea3f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e9b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e9ba:	f043 0301 	orr.w	r3, r3, #1
 800e9be:	b2da      	uxtb	r2, r3
 800e9c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e9c6:	68ba      	ldr	r2, [r7, #8]
 800e9c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9ca:	699b      	ldr	r3, [r3, #24]
 800e9cc:	18d1      	adds	r1, r2, r3
 800e9ce:	68bb      	ldr	r3, [r7, #8]
 800e9d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e9d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e9d4:	f7ff ff5c 	bl	800e890 <prvInsertTimerInActiveList>
 800e9d8:	4603      	mov	r3, r0
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d06c      	beq.n	800eab8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e9de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9e0:	6a1b      	ldr	r3, [r3, #32]
 800e9e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e9e4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e9e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e9ec:	f003 0304 	and.w	r3, r3, #4
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d061      	beq.n	800eab8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e9f4:	68ba      	ldr	r2, [r7, #8]
 800e9f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9f8:	699b      	ldr	r3, [r3, #24]
 800e9fa:	441a      	add	r2, r3
 800e9fc:	2300      	movs	r3, #0
 800e9fe:	9300      	str	r3, [sp, #0]
 800ea00:	2300      	movs	r3, #0
 800ea02:	2100      	movs	r1, #0
 800ea04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ea06:	f7ff fe01 	bl	800e60c <xTimerGenericCommand>
 800ea0a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ea0c:	6a3b      	ldr	r3, [r7, #32]
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d152      	bne.n	800eab8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ea12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea16:	f383 8811 	msr	BASEPRI, r3
 800ea1a:	f3bf 8f6f 	isb	sy
 800ea1e:	f3bf 8f4f 	dsb	sy
 800ea22:	61bb      	str	r3, [r7, #24]
}
 800ea24:	bf00      	nop
 800ea26:	bf00      	nop
 800ea28:	e7fd      	b.n	800ea26 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ea2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ea30:	f023 0301 	bic.w	r3, r3, #1
 800ea34:	b2da      	uxtb	r2, r3
 800ea36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea38:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ea3c:	e03d      	b.n	800eaba <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ea3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ea44:	f043 0301 	orr.w	r3, r3, #1
 800ea48:	b2da      	uxtb	r2, r3
 800ea4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea4c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ea50:	68ba      	ldr	r2, [r7, #8]
 800ea52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea54:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ea56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea58:	699b      	ldr	r3, [r3, #24]
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d10b      	bne.n	800ea76 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800ea5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea62:	f383 8811 	msr	BASEPRI, r3
 800ea66:	f3bf 8f6f 	isb	sy
 800ea6a:	f3bf 8f4f 	dsb	sy
 800ea6e:	617b      	str	r3, [r7, #20]
}
 800ea70:	bf00      	nop
 800ea72:	bf00      	nop
 800ea74:	e7fd      	b.n	800ea72 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ea76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea78:	699a      	ldr	r2, [r3, #24]
 800ea7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea7c:	18d1      	adds	r1, r2, r3
 800ea7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ea82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ea84:	f7ff ff04 	bl	800e890 <prvInsertTimerInActiveList>
					break;
 800ea88:	e017      	b.n	800eaba <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ea8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ea90:	f003 0302 	and.w	r3, r3, #2
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d103      	bne.n	800eaa0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ea98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ea9a:	f000 fcc9 	bl	800f430 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ea9e:	e00c      	b.n	800eaba <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800eaa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eaa2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eaa6:	f023 0301 	bic.w	r3, r3, #1
 800eaaa:	b2da      	uxtb	r2, r3
 800eaac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eaae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800eab2:	e002      	b.n	800eaba <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800eab4:	bf00      	nop
 800eab6:	e000      	b.n	800eaba <prvProcessReceivedCommands+0x1a6>
					break;
 800eab8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800eaba:	4b08      	ldr	r3, [pc, #32]	@ (800eadc <prvProcessReceivedCommands+0x1c8>)
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	1d39      	adds	r1, r7, #4
 800eac0:	2200      	movs	r2, #0
 800eac2:	4618      	mov	r0, r3
 800eac4:	f7fe f880 	bl	800cbc8 <xQueueReceive>
 800eac8:	4603      	mov	r3, r0
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	f47f af26 	bne.w	800e91c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ead0:	bf00      	nop
 800ead2:	bf00      	nop
 800ead4:	3730      	adds	r7, #48	@ 0x30
 800ead6:	46bd      	mov	sp, r7
 800ead8:	bd80      	pop	{r7, pc}
 800eada:	bf00      	nop
 800eadc:	24001100 	.word	0x24001100

0800eae0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800eae0:	b580      	push	{r7, lr}
 800eae2:	b088      	sub	sp, #32
 800eae4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800eae6:	e049      	b.n	800eb7c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800eae8:	4b2e      	ldr	r3, [pc, #184]	@ (800eba4 <prvSwitchTimerLists+0xc4>)
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	68db      	ldr	r3, [r3, #12]
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eaf2:	4b2c      	ldr	r3, [pc, #176]	@ (800eba4 <prvSwitchTimerLists+0xc4>)
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	68db      	ldr	r3, [r3, #12]
 800eaf8:	68db      	ldr	r3, [r3, #12]
 800eafa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	3304      	adds	r3, #4
 800eb00:	4618      	mov	r0, r3
 800eb02:	f7fd fc8d 	bl	800c420 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	6a1b      	ldr	r3, [r3, #32]
 800eb0a:	68f8      	ldr	r0, [r7, #12]
 800eb0c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eb14:	f003 0304 	and.w	r3, r3, #4
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d02f      	beq.n	800eb7c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	699b      	ldr	r3, [r3, #24]
 800eb20:	693a      	ldr	r2, [r7, #16]
 800eb22:	4413      	add	r3, r2
 800eb24:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800eb26:	68ba      	ldr	r2, [r7, #8]
 800eb28:	693b      	ldr	r3, [r7, #16]
 800eb2a:	429a      	cmp	r2, r3
 800eb2c:	d90e      	bls.n	800eb4c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	68ba      	ldr	r2, [r7, #8]
 800eb32:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	68fa      	ldr	r2, [r7, #12]
 800eb38:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800eb3a:	4b1a      	ldr	r3, [pc, #104]	@ (800eba4 <prvSwitchTimerLists+0xc4>)
 800eb3c:	681a      	ldr	r2, [r3, #0]
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	3304      	adds	r3, #4
 800eb42:	4619      	mov	r1, r3
 800eb44:	4610      	mov	r0, r2
 800eb46:	f7fd fc32 	bl	800c3ae <vListInsert>
 800eb4a:	e017      	b.n	800eb7c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	9300      	str	r3, [sp, #0]
 800eb50:	2300      	movs	r3, #0
 800eb52:	693a      	ldr	r2, [r7, #16]
 800eb54:	2100      	movs	r1, #0
 800eb56:	68f8      	ldr	r0, [r7, #12]
 800eb58:	f7ff fd58 	bl	800e60c <xTimerGenericCommand>
 800eb5c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d10b      	bne.n	800eb7c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800eb64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb68:	f383 8811 	msr	BASEPRI, r3
 800eb6c:	f3bf 8f6f 	isb	sy
 800eb70:	f3bf 8f4f 	dsb	sy
 800eb74:	603b      	str	r3, [r7, #0]
}
 800eb76:	bf00      	nop
 800eb78:	bf00      	nop
 800eb7a:	e7fd      	b.n	800eb78 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800eb7c:	4b09      	ldr	r3, [pc, #36]	@ (800eba4 <prvSwitchTimerLists+0xc4>)
 800eb7e:	681b      	ldr	r3, [r3, #0]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d1b0      	bne.n	800eae8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800eb86:	4b07      	ldr	r3, [pc, #28]	@ (800eba4 <prvSwitchTimerLists+0xc4>)
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800eb8c:	4b06      	ldr	r3, [pc, #24]	@ (800eba8 <prvSwitchTimerLists+0xc8>)
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	4a04      	ldr	r2, [pc, #16]	@ (800eba4 <prvSwitchTimerLists+0xc4>)
 800eb92:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800eb94:	4a04      	ldr	r2, [pc, #16]	@ (800eba8 <prvSwitchTimerLists+0xc8>)
 800eb96:	697b      	ldr	r3, [r7, #20]
 800eb98:	6013      	str	r3, [r2, #0]
}
 800eb9a:	bf00      	nop
 800eb9c:	3718      	adds	r7, #24
 800eb9e:	46bd      	mov	sp, r7
 800eba0:	bd80      	pop	{r7, pc}
 800eba2:	bf00      	nop
 800eba4:	240010f8 	.word	0x240010f8
 800eba8:	240010fc 	.word	0x240010fc

0800ebac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ebac:	b580      	push	{r7, lr}
 800ebae:	b082      	sub	sp, #8
 800ebb0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ebb2:	f000 f969 	bl	800ee88 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ebb6:	4b15      	ldr	r3, [pc, #84]	@ (800ec0c <prvCheckForValidListAndQueue+0x60>)
 800ebb8:	681b      	ldr	r3, [r3, #0]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d120      	bne.n	800ec00 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ebbe:	4814      	ldr	r0, [pc, #80]	@ (800ec10 <prvCheckForValidListAndQueue+0x64>)
 800ebc0:	f7fd fba4 	bl	800c30c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ebc4:	4813      	ldr	r0, [pc, #76]	@ (800ec14 <prvCheckForValidListAndQueue+0x68>)
 800ebc6:	f7fd fba1 	bl	800c30c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ebca:	4b13      	ldr	r3, [pc, #76]	@ (800ec18 <prvCheckForValidListAndQueue+0x6c>)
 800ebcc:	4a10      	ldr	r2, [pc, #64]	@ (800ec10 <prvCheckForValidListAndQueue+0x64>)
 800ebce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ebd0:	4b12      	ldr	r3, [pc, #72]	@ (800ec1c <prvCheckForValidListAndQueue+0x70>)
 800ebd2:	4a10      	ldr	r2, [pc, #64]	@ (800ec14 <prvCheckForValidListAndQueue+0x68>)
 800ebd4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ebd6:	2300      	movs	r3, #0
 800ebd8:	9300      	str	r3, [sp, #0]
 800ebda:	4b11      	ldr	r3, [pc, #68]	@ (800ec20 <prvCheckForValidListAndQueue+0x74>)
 800ebdc:	4a11      	ldr	r2, [pc, #68]	@ (800ec24 <prvCheckForValidListAndQueue+0x78>)
 800ebde:	2110      	movs	r1, #16
 800ebe0:	200a      	movs	r0, #10
 800ebe2:	f7fd fcb1 	bl	800c548 <xQueueGenericCreateStatic>
 800ebe6:	4603      	mov	r3, r0
 800ebe8:	4a08      	ldr	r2, [pc, #32]	@ (800ec0c <prvCheckForValidListAndQueue+0x60>)
 800ebea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ebec:	4b07      	ldr	r3, [pc, #28]	@ (800ec0c <prvCheckForValidListAndQueue+0x60>)
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d005      	beq.n	800ec00 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ebf4:	4b05      	ldr	r3, [pc, #20]	@ (800ec0c <prvCheckForValidListAndQueue+0x60>)
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	490b      	ldr	r1, [pc, #44]	@ (800ec28 <prvCheckForValidListAndQueue+0x7c>)
 800ebfa:	4618      	mov	r0, r3
 800ebfc:	f7fe fb42 	bl	800d284 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ec00:	f000 f974 	bl	800eeec <vPortExitCritical>
}
 800ec04:	bf00      	nop
 800ec06:	46bd      	mov	sp, r7
 800ec08:	bd80      	pop	{r7, pc}
 800ec0a:	bf00      	nop
 800ec0c:	24001100 	.word	0x24001100
 800ec10:	240010d0 	.word	0x240010d0
 800ec14:	240010e4 	.word	0x240010e4
 800ec18:	240010f8 	.word	0x240010f8
 800ec1c:	240010fc 	.word	0x240010fc
 800ec20:	240011ac 	.word	0x240011ac
 800ec24:	2400110c 	.word	0x2400110c
 800ec28:	08013fe8 	.word	0x08013fe8

0800ec2c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ec2c:	b480      	push	{r7}
 800ec2e:	b085      	sub	sp, #20
 800ec30:	af00      	add	r7, sp, #0
 800ec32:	60f8      	str	r0, [r7, #12]
 800ec34:	60b9      	str	r1, [r7, #8]
 800ec36:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	3b04      	subs	r3, #4
 800ec3c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ec44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	3b04      	subs	r3, #4
 800ec4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ec4c:	68bb      	ldr	r3, [r7, #8]
 800ec4e:	f023 0201 	bic.w	r2, r3, #1
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	3b04      	subs	r3, #4
 800ec5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ec5c:	4a0c      	ldr	r2, [pc, #48]	@ (800ec90 <pxPortInitialiseStack+0x64>)
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	3b14      	subs	r3, #20
 800ec66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ec68:	687a      	ldr	r2, [r7, #4]
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ec6e:	68fb      	ldr	r3, [r7, #12]
 800ec70:	3b04      	subs	r3, #4
 800ec72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	f06f 0202 	mvn.w	r2, #2
 800ec7a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	3b20      	subs	r3, #32
 800ec80:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ec82:	68fb      	ldr	r3, [r7, #12]
}
 800ec84:	4618      	mov	r0, r3
 800ec86:	3714      	adds	r7, #20
 800ec88:	46bd      	mov	sp, r7
 800ec8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec8e:	4770      	bx	lr
 800ec90:	0800ec95 	.word	0x0800ec95

0800ec94 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ec94:	b480      	push	{r7}
 800ec96:	b085      	sub	sp, #20
 800ec98:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ec9e:	4b13      	ldr	r3, [pc, #76]	@ (800ecec <prvTaskExitError+0x58>)
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eca6:	d00b      	beq.n	800ecc0 <prvTaskExitError+0x2c>
	__asm volatile
 800eca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecac:	f383 8811 	msr	BASEPRI, r3
 800ecb0:	f3bf 8f6f 	isb	sy
 800ecb4:	f3bf 8f4f 	dsb	sy
 800ecb8:	60fb      	str	r3, [r7, #12]
}
 800ecba:	bf00      	nop
 800ecbc:	bf00      	nop
 800ecbe:	e7fd      	b.n	800ecbc <prvTaskExitError+0x28>
	__asm volatile
 800ecc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecc4:	f383 8811 	msr	BASEPRI, r3
 800ecc8:	f3bf 8f6f 	isb	sy
 800eccc:	f3bf 8f4f 	dsb	sy
 800ecd0:	60bb      	str	r3, [r7, #8]
}
 800ecd2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ecd4:	bf00      	nop
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d0fc      	beq.n	800ecd6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ecdc:	bf00      	nop
 800ecde:	bf00      	nop
 800ece0:	3714      	adds	r7, #20
 800ece2:	46bd      	mov	sp, r7
 800ece4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece8:	4770      	bx	lr
 800ecea:	bf00      	nop
 800ecec:	24000010 	.word	0x24000010

0800ecf0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ecf0:	4b07      	ldr	r3, [pc, #28]	@ (800ed10 <pxCurrentTCBConst2>)
 800ecf2:	6819      	ldr	r1, [r3, #0]
 800ecf4:	6808      	ldr	r0, [r1, #0]
 800ecf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecfa:	f380 8809 	msr	PSP, r0
 800ecfe:	f3bf 8f6f 	isb	sy
 800ed02:	f04f 0000 	mov.w	r0, #0
 800ed06:	f380 8811 	msr	BASEPRI, r0
 800ed0a:	4770      	bx	lr
 800ed0c:	f3af 8000 	nop.w

0800ed10 <pxCurrentTCBConst2>:
 800ed10:	24000bd0 	.word	0x24000bd0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ed14:	bf00      	nop
 800ed16:	bf00      	nop

0800ed18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ed18:	4808      	ldr	r0, [pc, #32]	@ (800ed3c <prvPortStartFirstTask+0x24>)
 800ed1a:	6800      	ldr	r0, [r0, #0]
 800ed1c:	6800      	ldr	r0, [r0, #0]
 800ed1e:	f380 8808 	msr	MSP, r0
 800ed22:	f04f 0000 	mov.w	r0, #0
 800ed26:	f380 8814 	msr	CONTROL, r0
 800ed2a:	b662      	cpsie	i
 800ed2c:	b661      	cpsie	f
 800ed2e:	f3bf 8f4f 	dsb	sy
 800ed32:	f3bf 8f6f 	isb	sy
 800ed36:	df00      	svc	0
 800ed38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ed3a:	bf00      	nop
 800ed3c:	e000ed08 	.word	0xe000ed08

0800ed40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ed40:	b580      	push	{r7, lr}
 800ed42:	b086      	sub	sp, #24
 800ed44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ed46:	4b47      	ldr	r3, [pc, #284]	@ (800ee64 <xPortStartScheduler+0x124>)
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	4a47      	ldr	r2, [pc, #284]	@ (800ee68 <xPortStartScheduler+0x128>)
 800ed4c:	4293      	cmp	r3, r2
 800ed4e:	d10b      	bne.n	800ed68 <xPortStartScheduler+0x28>
	__asm volatile
 800ed50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed54:	f383 8811 	msr	BASEPRI, r3
 800ed58:	f3bf 8f6f 	isb	sy
 800ed5c:	f3bf 8f4f 	dsb	sy
 800ed60:	613b      	str	r3, [r7, #16]
}
 800ed62:	bf00      	nop
 800ed64:	bf00      	nop
 800ed66:	e7fd      	b.n	800ed64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ed68:	4b3e      	ldr	r3, [pc, #248]	@ (800ee64 <xPortStartScheduler+0x124>)
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	4a3f      	ldr	r2, [pc, #252]	@ (800ee6c <xPortStartScheduler+0x12c>)
 800ed6e:	4293      	cmp	r3, r2
 800ed70:	d10b      	bne.n	800ed8a <xPortStartScheduler+0x4a>
	__asm volatile
 800ed72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed76:	f383 8811 	msr	BASEPRI, r3
 800ed7a:	f3bf 8f6f 	isb	sy
 800ed7e:	f3bf 8f4f 	dsb	sy
 800ed82:	60fb      	str	r3, [r7, #12]
}
 800ed84:	bf00      	nop
 800ed86:	bf00      	nop
 800ed88:	e7fd      	b.n	800ed86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ed8a:	4b39      	ldr	r3, [pc, #228]	@ (800ee70 <xPortStartScheduler+0x130>)
 800ed8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ed8e:	697b      	ldr	r3, [r7, #20]
 800ed90:	781b      	ldrb	r3, [r3, #0]
 800ed92:	b2db      	uxtb	r3, r3
 800ed94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ed96:	697b      	ldr	r3, [r7, #20]
 800ed98:	22ff      	movs	r2, #255	@ 0xff
 800ed9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ed9c:	697b      	ldr	r3, [r7, #20]
 800ed9e:	781b      	ldrb	r3, [r3, #0]
 800eda0:	b2db      	uxtb	r3, r3
 800eda2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800eda4:	78fb      	ldrb	r3, [r7, #3]
 800eda6:	b2db      	uxtb	r3, r3
 800eda8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800edac:	b2da      	uxtb	r2, r3
 800edae:	4b31      	ldr	r3, [pc, #196]	@ (800ee74 <xPortStartScheduler+0x134>)
 800edb0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800edb2:	4b31      	ldr	r3, [pc, #196]	@ (800ee78 <xPortStartScheduler+0x138>)
 800edb4:	2207      	movs	r2, #7
 800edb6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800edb8:	e009      	b.n	800edce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800edba:	4b2f      	ldr	r3, [pc, #188]	@ (800ee78 <xPortStartScheduler+0x138>)
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	3b01      	subs	r3, #1
 800edc0:	4a2d      	ldr	r2, [pc, #180]	@ (800ee78 <xPortStartScheduler+0x138>)
 800edc2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800edc4:	78fb      	ldrb	r3, [r7, #3]
 800edc6:	b2db      	uxtb	r3, r3
 800edc8:	005b      	lsls	r3, r3, #1
 800edca:	b2db      	uxtb	r3, r3
 800edcc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800edce:	78fb      	ldrb	r3, [r7, #3]
 800edd0:	b2db      	uxtb	r3, r3
 800edd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800edd6:	2b80      	cmp	r3, #128	@ 0x80
 800edd8:	d0ef      	beq.n	800edba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800edda:	4b27      	ldr	r3, [pc, #156]	@ (800ee78 <xPortStartScheduler+0x138>)
 800eddc:	681b      	ldr	r3, [r3, #0]
 800edde:	f1c3 0307 	rsb	r3, r3, #7
 800ede2:	2b04      	cmp	r3, #4
 800ede4:	d00b      	beq.n	800edfe <xPortStartScheduler+0xbe>
	__asm volatile
 800ede6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edea:	f383 8811 	msr	BASEPRI, r3
 800edee:	f3bf 8f6f 	isb	sy
 800edf2:	f3bf 8f4f 	dsb	sy
 800edf6:	60bb      	str	r3, [r7, #8]
}
 800edf8:	bf00      	nop
 800edfa:	bf00      	nop
 800edfc:	e7fd      	b.n	800edfa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800edfe:	4b1e      	ldr	r3, [pc, #120]	@ (800ee78 <xPortStartScheduler+0x138>)
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	021b      	lsls	r3, r3, #8
 800ee04:	4a1c      	ldr	r2, [pc, #112]	@ (800ee78 <xPortStartScheduler+0x138>)
 800ee06:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ee08:	4b1b      	ldr	r3, [pc, #108]	@ (800ee78 <xPortStartScheduler+0x138>)
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ee10:	4a19      	ldr	r2, [pc, #100]	@ (800ee78 <xPortStartScheduler+0x138>)
 800ee12:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	b2da      	uxtb	r2, r3
 800ee18:	697b      	ldr	r3, [r7, #20]
 800ee1a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ee1c:	4b17      	ldr	r3, [pc, #92]	@ (800ee7c <xPortStartScheduler+0x13c>)
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	4a16      	ldr	r2, [pc, #88]	@ (800ee7c <xPortStartScheduler+0x13c>)
 800ee22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ee26:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ee28:	4b14      	ldr	r3, [pc, #80]	@ (800ee7c <xPortStartScheduler+0x13c>)
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	4a13      	ldr	r2, [pc, #76]	@ (800ee7c <xPortStartScheduler+0x13c>)
 800ee2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ee32:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ee34:	f000 f9a6 	bl	800f184 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ee38:	4b11      	ldr	r3, [pc, #68]	@ (800ee80 <xPortStartScheduler+0x140>)
 800ee3a:	2200      	movs	r2, #0
 800ee3c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ee3e:	f000 f9dd 	bl	800f1fc <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ee42:	4b10      	ldr	r3, [pc, #64]	@ (800ee84 <xPortStartScheduler+0x144>)
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	4a0f      	ldr	r2, [pc, #60]	@ (800ee84 <xPortStartScheduler+0x144>)
 800ee48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ee4c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ee4e:	f7ff ff63 	bl	800ed18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ee52:	f7fe fed9 	bl	800dc08 <vTaskSwitchContext>
	prvTaskExitError();
 800ee56:	f7ff ff1d 	bl	800ec94 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ee5a:	2300      	movs	r3, #0
}
 800ee5c:	4618      	mov	r0, r3
 800ee5e:	3718      	adds	r7, #24
 800ee60:	46bd      	mov	sp, r7
 800ee62:	bd80      	pop	{r7, pc}
 800ee64:	e000ed00 	.word	0xe000ed00
 800ee68:	410fc271 	.word	0x410fc271
 800ee6c:	410fc270 	.word	0x410fc270
 800ee70:	e000e400 	.word	0xe000e400
 800ee74:	24001208 	.word	0x24001208
 800ee78:	2400120c 	.word	0x2400120c
 800ee7c:	e000ed20 	.word	0xe000ed20
 800ee80:	24000010 	.word	0x24000010
 800ee84:	e000ef34 	.word	0xe000ef34

0800ee88 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ee88:	b480      	push	{r7}
 800ee8a:	b083      	sub	sp, #12
 800ee8c:	af00      	add	r7, sp, #0
	__asm volatile
 800ee8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee92:	f383 8811 	msr	BASEPRI, r3
 800ee96:	f3bf 8f6f 	isb	sy
 800ee9a:	f3bf 8f4f 	dsb	sy
 800ee9e:	607b      	str	r3, [r7, #4]
}
 800eea0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800eea2:	4b10      	ldr	r3, [pc, #64]	@ (800eee4 <vPortEnterCritical+0x5c>)
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	3301      	adds	r3, #1
 800eea8:	4a0e      	ldr	r2, [pc, #56]	@ (800eee4 <vPortEnterCritical+0x5c>)
 800eeaa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800eeac:	4b0d      	ldr	r3, [pc, #52]	@ (800eee4 <vPortEnterCritical+0x5c>)
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	2b01      	cmp	r3, #1
 800eeb2:	d110      	bne.n	800eed6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800eeb4:	4b0c      	ldr	r3, [pc, #48]	@ (800eee8 <vPortEnterCritical+0x60>)
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	b2db      	uxtb	r3, r3
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d00b      	beq.n	800eed6 <vPortEnterCritical+0x4e>
	__asm volatile
 800eebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eec2:	f383 8811 	msr	BASEPRI, r3
 800eec6:	f3bf 8f6f 	isb	sy
 800eeca:	f3bf 8f4f 	dsb	sy
 800eece:	603b      	str	r3, [r7, #0]
}
 800eed0:	bf00      	nop
 800eed2:	bf00      	nop
 800eed4:	e7fd      	b.n	800eed2 <vPortEnterCritical+0x4a>
	}
}
 800eed6:	bf00      	nop
 800eed8:	370c      	adds	r7, #12
 800eeda:	46bd      	mov	sp, r7
 800eedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee0:	4770      	bx	lr
 800eee2:	bf00      	nop
 800eee4:	24000010 	.word	0x24000010
 800eee8:	e000ed04 	.word	0xe000ed04

0800eeec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800eeec:	b480      	push	{r7}
 800eeee:	b083      	sub	sp, #12
 800eef0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800eef2:	4b12      	ldr	r3, [pc, #72]	@ (800ef3c <vPortExitCritical+0x50>)
 800eef4:	681b      	ldr	r3, [r3, #0]
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d10b      	bne.n	800ef12 <vPortExitCritical+0x26>
	__asm volatile
 800eefa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eefe:	f383 8811 	msr	BASEPRI, r3
 800ef02:	f3bf 8f6f 	isb	sy
 800ef06:	f3bf 8f4f 	dsb	sy
 800ef0a:	607b      	str	r3, [r7, #4]
}
 800ef0c:	bf00      	nop
 800ef0e:	bf00      	nop
 800ef10:	e7fd      	b.n	800ef0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ef12:	4b0a      	ldr	r3, [pc, #40]	@ (800ef3c <vPortExitCritical+0x50>)
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	3b01      	subs	r3, #1
 800ef18:	4a08      	ldr	r2, [pc, #32]	@ (800ef3c <vPortExitCritical+0x50>)
 800ef1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ef1c:	4b07      	ldr	r3, [pc, #28]	@ (800ef3c <vPortExitCritical+0x50>)
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d105      	bne.n	800ef30 <vPortExitCritical+0x44>
 800ef24:	2300      	movs	r3, #0
 800ef26:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ef28:	683b      	ldr	r3, [r7, #0]
 800ef2a:	f383 8811 	msr	BASEPRI, r3
}
 800ef2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ef30:	bf00      	nop
 800ef32:	370c      	adds	r7, #12
 800ef34:	46bd      	mov	sp, r7
 800ef36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3a:	4770      	bx	lr
 800ef3c:	24000010 	.word	0x24000010

0800ef40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ef40:	f3ef 8009 	mrs	r0, PSP
 800ef44:	f3bf 8f6f 	isb	sy
 800ef48:	4b15      	ldr	r3, [pc, #84]	@ (800efa0 <pxCurrentTCBConst>)
 800ef4a:	681a      	ldr	r2, [r3, #0]
 800ef4c:	f01e 0f10 	tst.w	lr, #16
 800ef50:	bf08      	it	eq
 800ef52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ef56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef5a:	6010      	str	r0, [r2, #0]
 800ef5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ef60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ef64:	f380 8811 	msr	BASEPRI, r0
 800ef68:	f3bf 8f4f 	dsb	sy
 800ef6c:	f3bf 8f6f 	isb	sy
 800ef70:	f7fe fe4a 	bl	800dc08 <vTaskSwitchContext>
 800ef74:	f04f 0000 	mov.w	r0, #0
 800ef78:	f380 8811 	msr	BASEPRI, r0
 800ef7c:	bc09      	pop	{r0, r3}
 800ef7e:	6819      	ldr	r1, [r3, #0]
 800ef80:	6808      	ldr	r0, [r1, #0]
 800ef82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef86:	f01e 0f10 	tst.w	lr, #16
 800ef8a:	bf08      	it	eq
 800ef8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ef90:	f380 8809 	msr	PSP, r0
 800ef94:	f3bf 8f6f 	isb	sy
 800ef98:	4770      	bx	lr
 800ef9a:	bf00      	nop
 800ef9c:	f3af 8000 	nop.w

0800efa0 <pxCurrentTCBConst>:
 800efa0:	24000bd0 	.word	0x24000bd0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800efa4:	bf00      	nop
 800efa6:	bf00      	nop

0800efa8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800efa8:	b580      	push	{r7, lr}
 800efaa:	b082      	sub	sp, #8
 800efac:	af00      	add	r7, sp, #0
	__asm volatile
 800efae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efb2:	f383 8811 	msr	BASEPRI, r3
 800efb6:	f3bf 8f6f 	isb	sy
 800efba:	f3bf 8f4f 	dsb	sy
 800efbe:	607b      	str	r3, [r7, #4]
}
 800efc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800efc2:	f7fe fd67 	bl	800da94 <xTaskIncrementTick>
 800efc6:	4603      	mov	r3, r0
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d003      	beq.n	800efd4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800efcc:	4b06      	ldr	r3, [pc, #24]	@ (800efe8 <xPortSysTickHandler+0x40>)
 800efce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800efd2:	601a      	str	r2, [r3, #0]
 800efd4:	2300      	movs	r3, #0
 800efd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800efd8:	683b      	ldr	r3, [r7, #0]
 800efda:	f383 8811 	msr	BASEPRI, r3
}
 800efde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800efe0:	bf00      	nop
 800efe2:	3708      	adds	r7, #8
 800efe4:	46bd      	mov	sp, r7
 800efe6:	bd80      	pop	{r7, pc}
 800efe8:	e000ed04 	.word	0xe000ed04

0800efec <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE == 1 )

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 800efec:	b580      	push	{r7, lr}
 800efee:	b088      	sub	sp, #32
 800eff0:	af00      	add	r7, sp, #0
 800eff2:	6078      	str	r0, [r7, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 800eff4:	4b5d      	ldr	r3, [pc, #372]	@ (800f16c <vPortSuppressTicksAndSleep+0x180>)
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	687a      	ldr	r2, [r7, #4]
 800effa:	429a      	cmp	r2, r3
 800effc:	d902      	bls.n	800f004 <vPortSuppressTicksAndSleep+0x18>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 800effe:	4b5b      	ldr	r3, [pc, #364]	@ (800f16c <vPortSuppressTicksAndSleep+0x180>)
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	607b      	str	r3, [r7, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 800f004:	4b5a      	ldr	r3, [pc, #360]	@ (800f170 <vPortSuppressTicksAndSleep+0x184>)
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	4a59      	ldr	r2, [pc, #356]	@ (800f170 <vPortSuppressTicksAndSleep+0x184>)
 800f00a:	f023 0301 	bic.w	r3, r3, #1
 800f00e:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 800f010:	4b58      	ldr	r3, [pc, #352]	@ (800f174 <vPortSuppressTicksAndSleep+0x188>)
 800f012:	681a      	ldr	r2, [r3, #0]
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	3b01      	subs	r3, #1
 800f018:	4957      	ldr	r1, [pc, #348]	@ (800f178 <vPortSuppressTicksAndSleep+0x18c>)
 800f01a:	6809      	ldr	r1, [r1, #0]
 800f01c:	fb01 f303 	mul.w	r3, r1, r3
 800f020:	4413      	add	r3, r2
 800f022:	61fb      	str	r3, [r7, #28]
		if( ulReloadValue > ulStoppedTimerCompensation )
 800f024:	4b55      	ldr	r3, [pc, #340]	@ (800f17c <vPortSuppressTicksAndSleep+0x190>)
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	69fa      	ldr	r2, [r7, #28]
 800f02a:	429a      	cmp	r2, r3
 800f02c:	d904      	bls.n	800f038 <vPortSuppressTicksAndSleep+0x4c>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 800f02e:	4b53      	ldr	r3, [pc, #332]	@ (800f17c <vPortSuppressTicksAndSleep+0x190>)
 800f030:	681b      	ldr	r3, [r3, #0]
 800f032:	69fa      	ldr	r2, [r7, #28]
 800f034:	1ad3      	subs	r3, r2, r3
 800f036:	61fb      	str	r3, [r7, #28]
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" ::: "memory" );
 800f038:	b672      	cpsid	i
		__asm volatile( "dsb" );
 800f03a:	f3bf 8f4f 	dsb	sy
		__asm volatile( "isb" );
 800f03e:	f3bf 8f6f 	isb	sy

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 800f042:	f7fe ffc5 	bl	800dfd0 <eTaskConfirmSleepModeStatus>
 800f046:	4603      	mov	r3, r0
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d110      	bne.n	800f06e <vPortSuppressTicksAndSleep+0x82>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800f04c:	4b49      	ldr	r3, [pc, #292]	@ (800f174 <vPortSuppressTicksAndSleep+0x188>)
 800f04e:	4a4c      	ldr	r2, [pc, #304]	@ (800f180 <vPortSuppressTicksAndSleep+0x194>)
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	6013      	str	r3, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800f054:	4b46      	ldr	r3, [pc, #280]	@ (800f170 <vPortSuppressTicksAndSleep+0x184>)
 800f056:	681b      	ldr	r3, [r3, #0]
 800f058:	4a45      	ldr	r2, [pc, #276]	@ (800f170 <vPortSuppressTicksAndSleep+0x184>)
 800f05a:	f043 0301 	orr.w	r3, r3, #1
 800f05e:	6013      	str	r3, [r2, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800f060:	4b45      	ldr	r3, [pc, #276]	@ (800f178 <vPortSuppressTicksAndSleep+0x18c>)
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	4a46      	ldr	r2, [pc, #280]	@ (800f180 <vPortSuppressTicksAndSleep+0x194>)
 800f066:	3b01      	subs	r3, #1
 800f068:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" ::: "memory" );
 800f06a:	b662      	cpsie	i
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;

			/* Exit with interrupts enabled. */
			__asm volatile( "cpsie i" ::: "memory" );
		}
	}
 800f06c:	e079      	b.n	800f162 <vPortSuppressTicksAndSleep+0x176>
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 800f06e:	4a44      	ldr	r2, [pc, #272]	@ (800f180 <vPortSuppressTicksAndSleep+0x194>)
 800f070:	69fb      	ldr	r3, [r7, #28]
 800f072:	6013      	str	r3, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f074:	4b3f      	ldr	r3, [pc, #252]	@ (800f174 <vPortSuppressTicksAndSleep+0x188>)
 800f076:	2200      	movs	r2, #0
 800f078:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800f07a:	4b3d      	ldr	r3, [pc, #244]	@ (800f170 <vPortSuppressTicksAndSleep+0x184>)
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	4a3c      	ldr	r2, [pc, #240]	@ (800f170 <vPortSuppressTicksAndSleep+0x184>)
 800f080:	f043 0301 	orr.w	r3, r3, #1
 800f084:	6013      	str	r3, [r2, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	613b      	str	r3, [r7, #16]
			configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
 800f08a:	2300      	movs	r3, #0
 800f08c:	613b      	str	r3, [r7, #16]
 800f08e:	6938      	ldr	r0, [r7, #16]
 800f090:	f7f1 fda2 	bl	8000bd8 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 800f094:	693b      	ldr	r3, [r7, #16]
 800f096:	2b00      	cmp	r3, #0
 800f098:	d004      	beq.n	800f0a4 <vPortSuppressTicksAndSleep+0xb8>
				__asm volatile( "dsb" ::: "memory" );
 800f09a:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 800f09e:	bf30      	wfi
				__asm volatile( "isb" );
 800f0a0:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
 800f0a4:	6878      	ldr	r0, [r7, #4]
 800f0a6:	f7f1 fda1 	bl	8000bec <PostSleepProcessing>
			__asm volatile( "cpsie i" ::: "memory" );
 800f0aa:	b662      	cpsie	i
			__asm volatile( "dsb" );
 800f0ac:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800f0b0:	f3bf 8f6f 	isb	sy
			__asm volatile( "cpsid i" ::: "memory" );
 800f0b4:	b672      	cpsid	i
			__asm volatile( "dsb" );
 800f0b6:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 800f0ba:	f3bf 8f6f 	isb	sy
			portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
 800f0be:	4b2c      	ldr	r3, [pc, #176]	@ (800f170 <vPortSuppressTicksAndSleep+0x184>)
 800f0c0:	2206      	movs	r2, #6
 800f0c2:	601a      	str	r2, [r3, #0]
			if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 800f0c4:	4b2a      	ldr	r3, [pc, #168]	@ (800f170 <vPortSuppressTicksAndSleep+0x184>)
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d01d      	beq.n	800f10c <vPortSuppressTicksAndSleep+0x120>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 800f0d0:	4b29      	ldr	r3, [pc, #164]	@ (800f178 <vPortSuppressTicksAndSleep+0x18c>)
 800f0d2:	681a      	ldr	r2, [r3, #0]
 800f0d4:	4b27      	ldr	r3, [pc, #156]	@ (800f174 <vPortSuppressTicksAndSleep+0x188>)
 800f0d6:	6819      	ldr	r1, [r3, #0]
 800f0d8:	69fb      	ldr	r3, [r7, #28]
 800f0da:	1acb      	subs	r3, r1, r3
 800f0dc:	4413      	add	r3, r2
 800f0de:	3b01      	subs	r3, #1
 800f0e0:	617b      	str	r3, [r7, #20]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 800f0e2:	4b26      	ldr	r3, [pc, #152]	@ (800f17c <vPortSuppressTicksAndSleep+0x190>)
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	697a      	ldr	r2, [r7, #20]
 800f0e8:	429a      	cmp	r2, r3
 800f0ea:	d304      	bcc.n	800f0f6 <vPortSuppressTicksAndSleep+0x10a>
 800f0ec:	4b22      	ldr	r3, [pc, #136]	@ (800f178 <vPortSuppressTicksAndSleep+0x18c>)
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	697a      	ldr	r2, [r7, #20]
 800f0f2:	429a      	cmp	r2, r3
 800f0f4:	d903      	bls.n	800f0fe <vPortSuppressTicksAndSleep+0x112>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 800f0f6:	4b20      	ldr	r3, [pc, #128]	@ (800f178 <vPortSuppressTicksAndSleep+0x18c>)
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	3b01      	subs	r3, #1
 800f0fc:	617b      	str	r3, [r7, #20]
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 800f0fe:	4a20      	ldr	r2, [pc, #128]	@ (800f180 <vPortSuppressTicksAndSleep+0x194>)
 800f100:	697b      	ldr	r3, [r7, #20]
 800f102:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	3b01      	subs	r3, #1
 800f108:	61bb      	str	r3, [r7, #24]
 800f10a:	e018      	b.n	800f13e <vPortSuppressTicksAndSleep+0x152>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 800f10c:	4b1a      	ldr	r3, [pc, #104]	@ (800f178 <vPortSuppressTicksAndSleep+0x18c>)
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	687a      	ldr	r2, [r7, #4]
 800f112:	fb03 f202 	mul.w	r2, r3, r2
 800f116:	4b17      	ldr	r3, [pc, #92]	@ (800f174 <vPortSuppressTicksAndSleep+0x188>)
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	1ad3      	subs	r3, r2, r3
 800f11c:	60fb      	str	r3, [r7, #12]
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 800f11e:	4b16      	ldr	r3, [pc, #88]	@ (800f178 <vPortSuppressTicksAndSleep+0x18c>)
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	68fa      	ldr	r2, [r7, #12]
 800f124:	fbb2 f3f3 	udiv	r3, r2, r3
 800f128:	61bb      	str	r3, [r7, #24]
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 800f12a:	69bb      	ldr	r3, [r7, #24]
 800f12c:	3301      	adds	r3, #1
 800f12e:	4a12      	ldr	r2, [pc, #72]	@ (800f178 <vPortSuppressTicksAndSleep+0x18c>)
 800f130:	6812      	ldr	r2, [r2, #0]
 800f132:	fb03 f202 	mul.w	r2, r3, r2
 800f136:	4912      	ldr	r1, [pc, #72]	@ (800f180 <vPortSuppressTicksAndSleep+0x194>)
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	1ad3      	subs	r3, r2, r3
 800f13c:	600b      	str	r3, [r1, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f13e:	4b0d      	ldr	r3, [pc, #52]	@ (800f174 <vPortSuppressTicksAndSleep+0x188>)
 800f140:	2200      	movs	r2, #0
 800f142:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800f144:	4b0a      	ldr	r3, [pc, #40]	@ (800f170 <vPortSuppressTicksAndSleep+0x184>)
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	4a09      	ldr	r2, [pc, #36]	@ (800f170 <vPortSuppressTicksAndSleep+0x184>)
 800f14a:	f043 0301 	orr.w	r3, r3, #1
 800f14e:	6013      	str	r3, [r2, #0]
			vTaskStepTick( ulCompleteTickPeriods );
 800f150:	69b8      	ldr	r0, [r7, #24]
 800f152:	f7fe fc77 	bl	800da44 <vTaskStepTick>
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 800f156:	4b08      	ldr	r3, [pc, #32]	@ (800f178 <vPortSuppressTicksAndSleep+0x18c>)
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	4a09      	ldr	r2, [pc, #36]	@ (800f180 <vPortSuppressTicksAndSleep+0x194>)
 800f15c:	3b01      	subs	r3, #1
 800f15e:	6013      	str	r3, [r2, #0]
			__asm volatile( "cpsie i" ::: "memory" );
 800f160:	b662      	cpsie	i
	}
 800f162:	bf00      	nop
 800f164:	3720      	adds	r7, #32
 800f166:	46bd      	mov	sp, r7
 800f168:	bd80      	pop	{r7, pc}
 800f16a:	bf00      	nop
 800f16c:	24001200 	.word	0x24001200
 800f170:	e000e010 	.word	0xe000e010
 800f174:	e000e018 	.word	0xe000e018
 800f178:	240011fc 	.word	0x240011fc
 800f17c:	24001204 	.word	0x24001204
 800f180:	e000e014 	.word	0xe000e014

0800f184 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f184:	b480      	push	{r7}
 800f186:	af00      	add	r7, sp, #0
	/* Calculate the constants required to configure the tick interrupt. */
	#if( configUSE_TICKLESS_IDLE == 1 )
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 800f188:	4b14      	ldr	r3, [pc, #80]	@ (800f1dc <vPortSetupTimerInterrupt+0x58>)
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	4a14      	ldr	r2, [pc, #80]	@ (800f1e0 <vPortSetupTimerInterrupt+0x5c>)
 800f18e:	fba2 2303 	umull	r2, r3, r2, r3
 800f192:	099b      	lsrs	r3, r3, #6
 800f194:	4a13      	ldr	r2, [pc, #76]	@ (800f1e4 <vPortSetupTimerInterrupt+0x60>)
 800f196:	6013      	str	r3, [r2, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 800f198:	4b12      	ldr	r3, [pc, #72]	@ (800f1e4 <vPortSetupTimerInterrupt+0x60>)
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800f1a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800f1a4:	4a10      	ldr	r2, [pc, #64]	@ (800f1e8 <vPortSetupTimerInterrupt+0x64>)
 800f1a6:	6013      	str	r3, [r2, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 800f1a8:	4b10      	ldr	r3, [pc, #64]	@ (800f1ec <vPortSetupTimerInterrupt+0x68>)
 800f1aa:	222d      	movs	r2, #45	@ 0x2d
 800f1ac:	601a      	str	r2, [r3, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f1ae:	4b10      	ldr	r3, [pc, #64]	@ (800f1f0 <vPortSetupTimerInterrupt+0x6c>)
 800f1b0:	2200      	movs	r2, #0
 800f1b2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f1b4:	4b0f      	ldr	r3, [pc, #60]	@ (800f1f4 <vPortSetupTimerInterrupt+0x70>)
 800f1b6:	2200      	movs	r2, #0
 800f1b8:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f1ba:	4b08      	ldr	r3, [pc, #32]	@ (800f1dc <vPortSetupTimerInterrupt+0x58>)
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	4a08      	ldr	r2, [pc, #32]	@ (800f1e0 <vPortSetupTimerInterrupt+0x5c>)
 800f1c0:	fba2 2303 	umull	r2, r3, r2, r3
 800f1c4:	099b      	lsrs	r3, r3, #6
 800f1c6:	4a0c      	ldr	r2, [pc, #48]	@ (800f1f8 <vPortSetupTimerInterrupt+0x74>)
 800f1c8:	3b01      	subs	r3, #1
 800f1ca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f1cc:	4b08      	ldr	r3, [pc, #32]	@ (800f1f0 <vPortSetupTimerInterrupt+0x6c>)
 800f1ce:	2207      	movs	r2, #7
 800f1d0:	601a      	str	r2, [r3, #0]
}
 800f1d2:	bf00      	nop
 800f1d4:	46bd      	mov	sp, r7
 800f1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1da:	4770      	bx	lr
 800f1dc:	24000000 	.word	0x24000000
 800f1e0:	10624dd3 	.word	0x10624dd3
 800f1e4:	240011fc 	.word	0x240011fc
 800f1e8:	24001200 	.word	0x24001200
 800f1ec:	24001204 	.word	0x24001204
 800f1f0:	e000e010 	.word	0xe000e010
 800f1f4:	e000e018 	.word	0xe000e018
 800f1f8:	e000e014 	.word	0xe000e014

0800f1fc <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f1fc:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f20c <vPortEnableVFP+0x10>
 800f200:	6801      	ldr	r1, [r0, #0]
 800f202:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f206:	6001      	str	r1, [r0, #0]
 800f208:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f20a:	bf00      	nop
 800f20c:	e000ed88 	.word	0xe000ed88

0800f210 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f210:	b480      	push	{r7}
 800f212:	b085      	sub	sp, #20
 800f214:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f216:	f3ef 8305 	mrs	r3, IPSR
 800f21a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	2b0f      	cmp	r3, #15
 800f220:	d915      	bls.n	800f24e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f222:	4a18      	ldr	r2, [pc, #96]	@ (800f284 <vPortValidateInterruptPriority+0x74>)
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	4413      	add	r3, r2
 800f228:	781b      	ldrb	r3, [r3, #0]
 800f22a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f22c:	4b16      	ldr	r3, [pc, #88]	@ (800f288 <vPortValidateInterruptPriority+0x78>)
 800f22e:	781b      	ldrb	r3, [r3, #0]
 800f230:	7afa      	ldrb	r2, [r7, #11]
 800f232:	429a      	cmp	r2, r3
 800f234:	d20b      	bcs.n	800f24e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800f236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f23a:	f383 8811 	msr	BASEPRI, r3
 800f23e:	f3bf 8f6f 	isb	sy
 800f242:	f3bf 8f4f 	dsb	sy
 800f246:	607b      	str	r3, [r7, #4]
}
 800f248:	bf00      	nop
 800f24a:	bf00      	nop
 800f24c:	e7fd      	b.n	800f24a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f24e:	4b0f      	ldr	r3, [pc, #60]	@ (800f28c <vPortValidateInterruptPriority+0x7c>)
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f256:	4b0e      	ldr	r3, [pc, #56]	@ (800f290 <vPortValidateInterruptPriority+0x80>)
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	429a      	cmp	r2, r3
 800f25c:	d90b      	bls.n	800f276 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800f25e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f262:	f383 8811 	msr	BASEPRI, r3
 800f266:	f3bf 8f6f 	isb	sy
 800f26a:	f3bf 8f4f 	dsb	sy
 800f26e:	603b      	str	r3, [r7, #0]
}
 800f270:	bf00      	nop
 800f272:	bf00      	nop
 800f274:	e7fd      	b.n	800f272 <vPortValidateInterruptPriority+0x62>
	}
 800f276:	bf00      	nop
 800f278:	3714      	adds	r7, #20
 800f27a:	46bd      	mov	sp, r7
 800f27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f280:	4770      	bx	lr
 800f282:	bf00      	nop
 800f284:	e000e3f0 	.word	0xe000e3f0
 800f288:	24001208 	.word	0x24001208
 800f28c:	e000ed0c 	.word	0xe000ed0c
 800f290:	2400120c 	.word	0x2400120c

0800f294 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f294:	b580      	push	{r7, lr}
 800f296:	b08a      	sub	sp, #40	@ 0x28
 800f298:	af00      	add	r7, sp, #0
 800f29a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f29c:	2300      	movs	r3, #0
 800f29e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f2a0:	f7fe fadc 	bl	800d85c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f2a4:	4b5c      	ldr	r3, [pc, #368]	@ (800f418 <pvPortMalloc+0x184>)
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d101      	bne.n	800f2b0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f2ac:	f000 f924 	bl	800f4f8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f2b0:	4b5a      	ldr	r3, [pc, #360]	@ (800f41c <pvPortMalloc+0x188>)
 800f2b2:	681a      	ldr	r2, [r3, #0]
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	4013      	ands	r3, r2
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	f040 8095 	bne.w	800f3e8 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d01e      	beq.n	800f302 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f2c4:	2208      	movs	r2, #8
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	4413      	add	r3, r2
 800f2ca:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	f003 0307 	and.w	r3, r3, #7
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d015      	beq.n	800f302 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	f023 0307 	bic.w	r3, r3, #7
 800f2dc:	3308      	adds	r3, #8
 800f2de:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	f003 0307 	and.w	r3, r3, #7
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d00b      	beq.n	800f302 <pvPortMalloc+0x6e>
	__asm volatile
 800f2ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2ee:	f383 8811 	msr	BASEPRI, r3
 800f2f2:	f3bf 8f6f 	isb	sy
 800f2f6:	f3bf 8f4f 	dsb	sy
 800f2fa:	617b      	str	r3, [r7, #20]
}
 800f2fc:	bf00      	nop
 800f2fe:	bf00      	nop
 800f300:	e7fd      	b.n	800f2fe <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	2b00      	cmp	r3, #0
 800f306:	d06f      	beq.n	800f3e8 <pvPortMalloc+0x154>
 800f308:	4b45      	ldr	r3, [pc, #276]	@ (800f420 <pvPortMalloc+0x18c>)
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	687a      	ldr	r2, [r7, #4]
 800f30e:	429a      	cmp	r2, r3
 800f310:	d86a      	bhi.n	800f3e8 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f312:	4b44      	ldr	r3, [pc, #272]	@ (800f424 <pvPortMalloc+0x190>)
 800f314:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f316:	4b43      	ldr	r3, [pc, #268]	@ (800f424 <pvPortMalloc+0x190>)
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f31c:	e004      	b.n	800f328 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800f31e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f320:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f32a:	685b      	ldr	r3, [r3, #4]
 800f32c:	687a      	ldr	r2, [r7, #4]
 800f32e:	429a      	cmp	r2, r3
 800f330:	d903      	bls.n	800f33a <pvPortMalloc+0xa6>
 800f332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	2b00      	cmp	r3, #0
 800f338:	d1f1      	bne.n	800f31e <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f33a:	4b37      	ldr	r3, [pc, #220]	@ (800f418 <pvPortMalloc+0x184>)
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f340:	429a      	cmp	r2, r3
 800f342:	d051      	beq.n	800f3e8 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f344:	6a3b      	ldr	r3, [r7, #32]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	2208      	movs	r2, #8
 800f34a:	4413      	add	r3, r2
 800f34c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f34e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f350:	681a      	ldr	r2, [r3, #0]
 800f352:	6a3b      	ldr	r3, [r7, #32]
 800f354:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f358:	685a      	ldr	r2, [r3, #4]
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	1ad2      	subs	r2, r2, r3
 800f35e:	2308      	movs	r3, #8
 800f360:	005b      	lsls	r3, r3, #1
 800f362:	429a      	cmp	r2, r3
 800f364:	d920      	bls.n	800f3a8 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f366:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	4413      	add	r3, r2
 800f36c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f36e:	69bb      	ldr	r3, [r7, #24]
 800f370:	f003 0307 	and.w	r3, r3, #7
 800f374:	2b00      	cmp	r3, #0
 800f376:	d00b      	beq.n	800f390 <pvPortMalloc+0xfc>
	__asm volatile
 800f378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f37c:	f383 8811 	msr	BASEPRI, r3
 800f380:	f3bf 8f6f 	isb	sy
 800f384:	f3bf 8f4f 	dsb	sy
 800f388:	613b      	str	r3, [r7, #16]
}
 800f38a:	bf00      	nop
 800f38c:	bf00      	nop
 800f38e:	e7fd      	b.n	800f38c <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f392:	685a      	ldr	r2, [r3, #4]
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	1ad2      	subs	r2, r2, r3
 800f398:	69bb      	ldr	r3, [r7, #24]
 800f39a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f39c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f39e:	687a      	ldr	r2, [r7, #4]
 800f3a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f3a2:	69b8      	ldr	r0, [r7, #24]
 800f3a4:	f000 f90a 	bl	800f5bc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f3a8:	4b1d      	ldr	r3, [pc, #116]	@ (800f420 <pvPortMalloc+0x18c>)
 800f3aa:	681a      	ldr	r2, [r3, #0]
 800f3ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3ae:	685b      	ldr	r3, [r3, #4]
 800f3b0:	1ad3      	subs	r3, r2, r3
 800f3b2:	4a1b      	ldr	r2, [pc, #108]	@ (800f420 <pvPortMalloc+0x18c>)
 800f3b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f3b6:	4b1a      	ldr	r3, [pc, #104]	@ (800f420 <pvPortMalloc+0x18c>)
 800f3b8:	681a      	ldr	r2, [r3, #0]
 800f3ba:	4b1b      	ldr	r3, [pc, #108]	@ (800f428 <pvPortMalloc+0x194>)
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	429a      	cmp	r2, r3
 800f3c0:	d203      	bcs.n	800f3ca <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f3c2:	4b17      	ldr	r3, [pc, #92]	@ (800f420 <pvPortMalloc+0x18c>)
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	4a18      	ldr	r2, [pc, #96]	@ (800f428 <pvPortMalloc+0x194>)
 800f3c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f3ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3cc:	685a      	ldr	r2, [r3, #4]
 800f3ce:	4b13      	ldr	r3, [pc, #76]	@ (800f41c <pvPortMalloc+0x188>)
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	431a      	orrs	r2, r3
 800f3d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f3d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3da:	2200      	movs	r2, #0
 800f3dc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f3de:	4b13      	ldr	r3, [pc, #76]	@ (800f42c <pvPortMalloc+0x198>)
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	3301      	adds	r3, #1
 800f3e4:	4a11      	ldr	r2, [pc, #68]	@ (800f42c <pvPortMalloc+0x198>)
 800f3e6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f3e8:	f7fe fa7e 	bl	800d8e8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f3ec:	69fb      	ldr	r3, [r7, #28]
 800f3ee:	f003 0307 	and.w	r3, r3, #7
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d00b      	beq.n	800f40e <pvPortMalloc+0x17a>
	__asm volatile
 800f3f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3fa:	f383 8811 	msr	BASEPRI, r3
 800f3fe:	f3bf 8f6f 	isb	sy
 800f402:	f3bf 8f4f 	dsb	sy
 800f406:	60fb      	str	r3, [r7, #12]
}
 800f408:	bf00      	nop
 800f40a:	bf00      	nop
 800f40c:	e7fd      	b.n	800f40a <pvPortMalloc+0x176>
	return pvReturn;
 800f40e:	69fb      	ldr	r3, [r7, #28]
}
 800f410:	4618      	mov	r0, r3
 800f412:	3728      	adds	r7, #40	@ 0x28
 800f414:	46bd      	mov	sp, r7
 800f416:	bd80      	pop	{r7, pc}
 800f418:	24004e18 	.word	0x24004e18
 800f41c:	24004e2c 	.word	0x24004e2c
 800f420:	24004e1c 	.word	0x24004e1c
 800f424:	24004e10 	.word	0x24004e10
 800f428:	24004e20 	.word	0x24004e20
 800f42c:	24004e24 	.word	0x24004e24

0800f430 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f430:	b580      	push	{r7, lr}
 800f432:	b086      	sub	sp, #24
 800f434:	af00      	add	r7, sp, #0
 800f436:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d04f      	beq.n	800f4e2 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f442:	2308      	movs	r3, #8
 800f444:	425b      	negs	r3, r3
 800f446:	697a      	ldr	r2, [r7, #20]
 800f448:	4413      	add	r3, r2
 800f44a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f44c:	697b      	ldr	r3, [r7, #20]
 800f44e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f450:	693b      	ldr	r3, [r7, #16]
 800f452:	685a      	ldr	r2, [r3, #4]
 800f454:	4b25      	ldr	r3, [pc, #148]	@ (800f4ec <vPortFree+0xbc>)
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	4013      	ands	r3, r2
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d10b      	bne.n	800f476 <vPortFree+0x46>
	__asm volatile
 800f45e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f462:	f383 8811 	msr	BASEPRI, r3
 800f466:	f3bf 8f6f 	isb	sy
 800f46a:	f3bf 8f4f 	dsb	sy
 800f46e:	60fb      	str	r3, [r7, #12]
}
 800f470:	bf00      	nop
 800f472:	bf00      	nop
 800f474:	e7fd      	b.n	800f472 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f476:	693b      	ldr	r3, [r7, #16]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d00b      	beq.n	800f496 <vPortFree+0x66>
	__asm volatile
 800f47e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f482:	f383 8811 	msr	BASEPRI, r3
 800f486:	f3bf 8f6f 	isb	sy
 800f48a:	f3bf 8f4f 	dsb	sy
 800f48e:	60bb      	str	r3, [r7, #8]
}
 800f490:	bf00      	nop
 800f492:	bf00      	nop
 800f494:	e7fd      	b.n	800f492 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f496:	693b      	ldr	r3, [r7, #16]
 800f498:	685a      	ldr	r2, [r3, #4]
 800f49a:	4b14      	ldr	r3, [pc, #80]	@ (800f4ec <vPortFree+0xbc>)
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	4013      	ands	r3, r2
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d01e      	beq.n	800f4e2 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f4a4:	693b      	ldr	r3, [r7, #16]
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d11a      	bne.n	800f4e2 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f4ac:	693b      	ldr	r3, [r7, #16]
 800f4ae:	685a      	ldr	r2, [r3, #4]
 800f4b0:	4b0e      	ldr	r3, [pc, #56]	@ (800f4ec <vPortFree+0xbc>)
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	43db      	mvns	r3, r3
 800f4b6:	401a      	ands	r2, r3
 800f4b8:	693b      	ldr	r3, [r7, #16]
 800f4ba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f4bc:	f7fe f9ce 	bl	800d85c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f4c0:	693b      	ldr	r3, [r7, #16]
 800f4c2:	685a      	ldr	r2, [r3, #4]
 800f4c4:	4b0a      	ldr	r3, [pc, #40]	@ (800f4f0 <vPortFree+0xc0>)
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	4413      	add	r3, r2
 800f4ca:	4a09      	ldr	r2, [pc, #36]	@ (800f4f0 <vPortFree+0xc0>)
 800f4cc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f4ce:	6938      	ldr	r0, [r7, #16]
 800f4d0:	f000 f874 	bl	800f5bc <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f4d4:	4b07      	ldr	r3, [pc, #28]	@ (800f4f4 <vPortFree+0xc4>)
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	3301      	adds	r3, #1
 800f4da:	4a06      	ldr	r2, [pc, #24]	@ (800f4f4 <vPortFree+0xc4>)
 800f4dc:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f4de:	f7fe fa03 	bl	800d8e8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f4e2:	bf00      	nop
 800f4e4:	3718      	adds	r7, #24
 800f4e6:	46bd      	mov	sp, r7
 800f4e8:	bd80      	pop	{r7, pc}
 800f4ea:	bf00      	nop
 800f4ec:	24004e2c 	.word	0x24004e2c
 800f4f0:	24004e1c 	.word	0x24004e1c
 800f4f4:	24004e28 	.word	0x24004e28

0800f4f8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f4f8:	b480      	push	{r7}
 800f4fa:	b085      	sub	sp, #20
 800f4fc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f4fe:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800f502:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f504:	4b27      	ldr	r3, [pc, #156]	@ (800f5a4 <prvHeapInit+0xac>)
 800f506:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	f003 0307 	and.w	r3, r3, #7
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d00c      	beq.n	800f52c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	3307      	adds	r3, #7
 800f516:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f518:	68fb      	ldr	r3, [r7, #12]
 800f51a:	f023 0307 	bic.w	r3, r3, #7
 800f51e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f520:	68ba      	ldr	r2, [r7, #8]
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	1ad3      	subs	r3, r2, r3
 800f526:	4a1f      	ldr	r2, [pc, #124]	@ (800f5a4 <prvHeapInit+0xac>)
 800f528:	4413      	add	r3, r2
 800f52a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f530:	4a1d      	ldr	r2, [pc, #116]	@ (800f5a8 <prvHeapInit+0xb0>)
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f536:	4b1c      	ldr	r3, [pc, #112]	@ (800f5a8 <prvHeapInit+0xb0>)
 800f538:	2200      	movs	r2, #0
 800f53a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	68ba      	ldr	r2, [r7, #8]
 800f540:	4413      	add	r3, r2
 800f542:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f544:	2208      	movs	r2, #8
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	1a9b      	subs	r3, r3, r2
 800f54a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	f023 0307 	bic.w	r3, r3, #7
 800f552:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	4a15      	ldr	r2, [pc, #84]	@ (800f5ac <prvHeapInit+0xb4>)
 800f558:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f55a:	4b14      	ldr	r3, [pc, #80]	@ (800f5ac <prvHeapInit+0xb4>)
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	2200      	movs	r2, #0
 800f560:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f562:	4b12      	ldr	r3, [pc, #72]	@ (800f5ac <prvHeapInit+0xb4>)
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	2200      	movs	r2, #0
 800f568:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f56e:	683b      	ldr	r3, [r7, #0]
 800f570:	68fa      	ldr	r2, [r7, #12]
 800f572:	1ad2      	subs	r2, r2, r3
 800f574:	683b      	ldr	r3, [r7, #0]
 800f576:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f578:	4b0c      	ldr	r3, [pc, #48]	@ (800f5ac <prvHeapInit+0xb4>)
 800f57a:	681a      	ldr	r2, [r3, #0]
 800f57c:	683b      	ldr	r3, [r7, #0]
 800f57e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f580:	683b      	ldr	r3, [r7, #0]
 800f582:	685b      	ldr	r3, [r3, #4]
 800f584:	4a0a      	ldr	r2, [pc, #40]	@ (800f5b0 <prvHeapInit+0xb8>)
 800f586:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f588:	683b      	ldr	r3, [r7, #0]
 800f58a:	685b      	ldr	r3, [r3, #4]
 800f58c:	4a09      	ldr	r2, [pc, #36]	@ (800f5b4 <prvHeapInit+0xbc>)
 800f58e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f590:	4b09      	ldr	r3, [pc, #36]	@ (800f5b8 <prvHeapInit+0xc0>)
 800f592:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f596:	601a      	str	r2, [r3, #0]
}
 800f598:	bf00      	nop
 800f59a:	3714      	adds	r7, #20
 800f59c:	46bd      	mov	sp, r7
 800f59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a2:	4770      	bx	lr
 800f5a4:	24001210 	.word	0x24001210
 800f5a8:	24004e10 	.word	0x24004e10
 800f5ac:	24004e18 	.word	0x24004e18
 800f5b0:	24004e20 	.word	0x24004e20
 800f5b4:	24004e1c 	.word	0x24004e1c
 800f5b8:	24004e2c 	.word	0x24004e2c

0800f5bc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f5bc:	b480      	push	{r7}
 800f5be:	b085      	sub	sp, #20
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f5c4:	4b28      	ldr	r3, [pc, #160]	@ (800f668 <prvInsertBlockIntoFreeList+0xac>)
 800f5c6:	60fb      	str	r3, [r7, #12]
 800f5c8:	e002      	b.n	800f5d0 <prvInsertBlockIntoFreeList+0x14>
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	60fb      	str	r3, [r7, #12]
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	687a      	ldr	r2, [r7, #4]
 800f5d6:	429a      	cmp	r2, r3
 800f5d8:	d8f7      	bhi.n	800f5ca <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	685b      	ldr	r3, [r3, #4]
 800f5e2:	68ba      	ldr	r2, [r7, #8]
 800f5e4:	4413      	add	r3, r2
 800f5e6:	687a      	ldr	r2, [r7, #4]
 800f5e8:	429a      	cmp	r2, r3
 800f5ea:	d108      	bne.n	800f5fe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f5ec:	68fb      	ldr	r3, [r7, #12]
 800f5ee:	685a      	ldr	r2, [r3, #4]
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	685b      	ldr	r3, [r3, #4]
 800f5f4:	441a      	add	r2, r3
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	685b      	ldr	r3, [r3, #4]
 800f606:	68ba      	ldr	r2, [r7, #8]
 800f608:	441a      	add	r2, r3
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	429a      	cmp	r2, r3
 800f610:	d118      	bne.n	800f644 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	681a      	ldr	r2, [r3, #0]
 800f616:	4b15      	ldr	r3, [pc, #84]	@ (800f66c <prvInsertBlockIntoFreeList+0xb0>)
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	429a      	cmp	r2, r3
 800f61c:	d00d      	beq.n	800f63a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	685a      	ldr	r2, [r3, #4]
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	685b      	ldr	r3, [r3, #4]
 800f628:	441a      	add	r2, r3
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	681a      	ldr	r2, [r3, #0]
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	601a      	str	r2, [r3, #0]
 800f638:	e008      	b.n	800f64c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f63a:	4b0c      	ldr	r3, [pc, #48]	@ (800f66c <prvInsertBlockIntoFreeList+0xb0>)
 800f63c:	681a      	ldr	r2, [r3, #0]
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	601a      	str	r2, [r3, #0]
 800f642:	e003      	b.n	800f64c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	681a      	ldr	r2, [r3, #0]
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f64c:	68fa      	ldr	r2, [r7, #12]
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	429a      	cmp	r2, r3
 800f652:	d002      	beq.n	800f65a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	687a      	ldr	r2, [r7, #4]
 800f658:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f65a:	bf00      	nop
 800f65c:	3714      	adds	r7, #20
 800f65e:	46bd      	mov	sp, r7
 800f660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f664:	4770      	bx	lr
 800f666:	bf00      	nop
 800f668:	24004e10 	.word	0x24004e10
 800f66c:	24004e18 	.word	0x24004e18

0800f670 <_ZdlPvj>:
 800f670:	f000 b815 	b.w	800f69e <_ZdlPv>

0800f674 <_ZdaPv>:
 800f674:	f000 b813 	b.w	800f69e <_ZdlPv>

0800f678 <_Znwj>:
 800f678:	2801      	cmp	r0, #1
 800f67a:	bf38      	it	cc
 800f67c:	2001      	movcc	r0, #1
 800f67e:	b510      	push	{r4, lr}
 800f680:	4604      	mov	r4, r0
 800f682:	4620      	mov	r0, r4
 800f684:	f000 f83c 	bl	800f700 <malloc>
 800f688:	b100      	cbz	r0, 800f68c <_Znwj+0x14>
 800f68a:	bd10      	pop	{r4, pc}
 800f68c:	f000 f80a 	bl	800f6a4 <_ZSt15get_new_handlerv>
 800f690:	b908      	cbnz	r0, 800f696 <_Znwj+0x1e>
 800f692:	f000 f80f 	bl	800f6b4 <abort>
 800f696:	4780      	blx	r0
 800f698:	e7f3      	b.n	800f682 <_Znwj+0xa>

0800f69a <_Znaj>:
 800f69a:	f7ff bfed 	b.w	800f678 <_Znwj>

0800f69e <_ZdlPv>:
 800f69e:	f000 b837 	b.w	800f710 <free>
	...

0800f6a4 <_ZSt15get_new_handlerv>:
 800f6a4:	4b02      	ldr	r3, [pc, #8]	@ (800f6b0 <_ZSt15get_new_handlerv+0xc>)
 800f6a6:	6818      	ldr	r0, [r3, #0]
 800f6a8:	f3bf 8f5b 	dmb	ish
 800f6ac:	4770      	bx	lr
 800f6ae:	bf00      	nop
 800f6b0:	24004e30 	.word	0x24004e30

0800f6b4 <abort>:
 800f6b4:	b508      	push	{r3, lr}
 800f6b6:	2006      	movs	r0, #6
 800f6b8:	f001 f98e 	bl	80109d8 <raise>
 800f6bc:	2001      	movs	r0, #1
 800f6be:	f7f1 ff97 	bl	80015f0 <_exit>
	...

0800f6c4 <__assert_func>:
 800f6c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f6c6:	4614      	mov	r4, r2
 800f6c8:	461a      	mov	r2, r3
 800f6ca:	4b09      	ldr	r3, [pc, #36]	@ (800f6f0 <__assert_func+0x2c>)
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	4605      	mov	r5, r0
 800f6d0:	68d8      	ldr	r0, [r3, #12]
 800f6d2:	b954      	cbnz	r4, 800f6ea <__assert_func+0x26>
 800f6d4:	4b07      	ldr	r3, [pc, #28]	@ (800f6f4 <__assert_func+0x30>)
 800f6d6:	461c      	mov	r4, r3
 800f6d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f6dc:	9100      	str	r1, [sp, #0]
 800f6de:	462b      	mov	r3, r5
 800f6e0:	4905      	ldr	r1, [pc, #20]	@ (800f6f8 <__assert_func+0x34>)
 800f6e2:	f000 ffb1 	bl	8010648 <fiprintf>
 800f6e6:	f7ff ffe5 	bl	800f6b4 <abort>
 800f6ea:	4b04      	ldr	r3, [pc, #16]	@ (800f6fc <__assert_func+0x38>)
 800f6ec:	e7f4      	b.n	800f6d8 <__assert_func+0x14>
 800f6ee:	bf00      	nop
 800f6f0:	24000020 	.word	0x24000020
 800f6f4:	080140af 	.word	0x080140af
 800f6f8:	08014081 	.word	0x08014081
 800f6fc:	08014074 	.word	0x08014074

0800f700 <malloc>:
 800f700:	4b02      	ldr	r3, [pc, #8]	@ (800f70c <malloc+0xc>)
 800f702:	4601      	mov	r1, r0
 800f704:	6818      	ldr	r0, [r3, #0]
 800f706:	f000 b82d 	b.w	800f764 <_malloc_r>
 800f70a:	bf00      	nop
 800f70c:	24000020 	.word	0x24000020

0800f710 <free>:
 800f710:	4b02      	ldr	r3, [pc, #8]	@ (800f71c <free+0xc>)
 800f712:	4601      	mov	r1, r0
 800f714:	6818      	ldr	r0, [r3, #0]
 800f716:	f002 b84d 	b.w	80117b4 <_free_r>
 800f71a:	bf00      	nop
 800f71c:	24000020 	.word	0x24000020

0800f720 <sbrk_aligned>:
 800f720:	b570      	push	{r4, r5, r6, lr}
 800f722:	4e0f      	ldr	r6, [pc, #60]	@ (800f760 <sbrk_aligned+0x40>)
 800f724:	460c      	mov	r4, r1
 800f726:	6831      	ldr	r1, [r6, #0]
 800f728:	4605      	mov	r5, r0
 800f72a:	b911      	cbnz	r1, 800f732 <sbrk_aligned+0x12>
 800f72c:	f001 f9fe 	bl	8010b2c <_sbrk_r>
 800f730:	6030      	str	r0, [r6, #0]
 800f732:	4621      	mov	r1, r4
 800f734:	4628      	mov	r0, r5
 800f736:	f001 f9f9 	bl	8010b2c <_sbrk_r>
 800f73a:	1c43      	adds	r3, r0, #1
 800f73c:	d103      	bne.n	800f746 <sbrk_aligned+0x26>
 800f73e:	f04f 34ff 	mov.w	r4, #4294967295
 800f742:	4620      	mov	r0, r4
 800f744:	bd70      	pop	{r4, r5, r6, pc}
 800f746:	1cc4      	adds	r4, r0, #3
 800f748:	f024 0403 	bic.w	r4, r4, #3
 800f74c:	42a0      	cmp	r0, r4
 800f74e:	d0f8      	beq.n	800f742 <sbrk_aligned+0x22>
 800f750:	1a21      	subs	r1, r4, r0
 800f752:	4628      	mov	r0, r5
 800f754:	f001 f9ea 	bl	8010b2c <_sbrk_r>
 800f758:	3001      	adds	r0, #1
 800f75a:	d1f2      	bne.n	800f742 <sbrk_aligned+0x22>
 800f75c:	e7ef      	b.n	800f73e <sbrk_aligned+0x1e>
 800f75e:	bf00      	nop
 800f760:	24004e34 	.word	0x24004e34

0800f764 <_malloc_r>:
 800f764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f768:	1ccd      	adds	r5, r1, #3
 800f76a:	f025 0503 	bic.w	r5, r5, #3
 800f76e:	3508      	adds	r5, #8
 800f770:	2d0c      	cmp	r5, #12
 800f772:	bf38      	it	cc
 800f774:	250c      	movcc	r5, #12
 800f776:	2d00      	cmp	r5, #0
 800f778:	4606      	mov	r6, r0
 800f77a:	db01      	blt.n	800f780 <_malloc_r+0x1c>
 800f77c:	42a9      	cmp	r1, r5
 800f77e:	d904      	bls.n	800f78a <_malloc_r+0x26>
 800f780:	230c      	movs	r3, #12
 800f782:	6033      	str	r3, [r6, #0]
 800f784:	2000      	movs	r0, #0
 800f786:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f78a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f860 <_malloc_r+0xfc>
 800f78e:	f000 f869 	bl	800f864 <__malloc_lock>
 800f792:	f8d8 3000 	ldr.w	r3, [r8]
 800f796:	461c      	mov	r4, r3
 800f798:	bb44      	cbnz	r4, 800f7ec <_malloc_r+0x88>
 800f79a:	4629      	mov	r1, r5
 800f79c:	4630      	mov	r0, r6
 800f79e:	f7ff ffbf 	bl	800f720 <sbrk_aligned>
 800f7a2:	1c43      	adds	r3, r0, #1
 800f7a4:	4604      	mov	r4, r0
 800f7a6:	d158      	bne.n	800f85a <_malloc_r+0xf6>
 800f7a8:	f8d8 4000 	ldr.w	r4, [r8]
 800f7ac:	4627      	mov	r7, r4
 800f7ae:	2f00      	cmp	r7, #0
 800f7b0:	d143      	bne.n	800f83a <_malloc_r+0xd6>
 800f7b2:	2c00      	cmp	r4, #0
 800f7b4:	d04b      	beq.n	800f84e <_malloc_r+0xea>
 800f7b6:	6823      	ldr	r3, [r4, #0]
 800f7b8:	4639      	mov	r1, r7
 800f7ba:	4630      	mov	r0, r6
 800f7bc:	eb04 0903 	add.w	r9, r4, r3
 800f7c0:	f001 f9b4 	bl	8010b2c <_sbrk_r>
 800f7c4:	4581      	cmp	r9, r0
 800f7c6:	d142      	bne.n	800f84e <_malloc_r+0xea>
 800f7c8:	6821      	ldr	r1, [r4, #0]
 800f7ca:	1a6d      	subs	r5, r5, r1
 800f7cc:	4629      	mov	r1, r5
 800f7ce:	4630      	mov	r0, r6
 800f7d0:	f7ff ffa6 	bl	800f720 <sbrk_aligned>
 800f7d4:	3001      	adds	r0, #1
 800f7d6:	d03a      	beq.n	800f84e <_malloc_r+0xea>
 800f7d8:	6823      	ldr	r3, [r4, #0]
 800f7da:	442b      	add	r3, r5
 800f7dc:	6023      	str	r3, [r4, #0]
 800f7de:	f8d8 3000 	ldr.w	r3, [r8]
 800f7e2:	685a      	ldr	r2, [r3, #4]
 800f7e4:	bb62      	cbnz	r2, 800f840 <_malloc_r+0xdc>
 800f7e6:	f8c8 7000 	str.w	r7, [r8]
 800f7ea:	e00f      	b.n	800f80c <_malloc_r+0xa8>
 800f7ec:	6822      	ldr	r2, [r4, #0]
 800f7ee:	1b52      	subs	r2, r2, r5
 800f7f0:	d420      	bmi.n	800f834 <_malloc_r+0xd0>
 800f7f2:	2a0b      	cmp	r2, #11
 800f7f4:	d917      	bls.n	800f826 <_malloc_r+0xc2>
 800f7f6:	1961      	adds	r1, r4, r5
 800f7f8:	42a3      	cmp	r3, r4
 800f7fa:	6025      	str	r5, [r4, #0]
 800f7fc:	bf18      	it	ne
 800f7fe:	6059      	strne	r1, [r3, #4]
 800f800:	6863      	ldr	r3, [r4, #4]
 800f802:	bf08      	it	eq
 800f804:	f8c8 1000 	streq.w	r1, [r8]
 800f808:	5162      	str	r2, [r4, r5]
 800f80a:	604b      	str	r3, [r1, #4]
 800f80c:	4630      	mov	r0, r6
 800f80e:	f000 f82f 	bl	800f870 <__malloc_unlock>
 800f812:	f104 000b 	add.w	r0, r4, #11
 800f816:	1d23      	adds	r3, r4, #4
 800f818:	f020 0007 	bic.w	r0, r0, #7
 800f81c:	1ac2      	subs	r2, r0, r3
 800f81e:	bf1c      	itt	ne
 800f820:	1a1b      	subne	r3, r3, r0
 800f822:	50a3      	strne	r3, [r4, r2]
 800f824:	e7af      	b.n	800f786 <_malloc_r+0x22>
 800f826:	6862      	ldr	r2, [r4, #4]
 800f828:	42a3      	cmp	r3, r4
 800f82a:	bf0c      	ite	eq
 800f82c:	f8c8 2000 	streq.w	r2, [r8]
 800f830:	605a      	strne	r2, [r3, #4]
 800f832:	e7eb      	b.n	800f80c <_malloc_r+0xa8>
 800f834:	4623      	mov	r3, r4
 800f836:	6864      	ldr	r4, [r4, #4]
 800f838:	e7ae      	b.n	800f798 <_malloc_r+0x34>
 800f83a:	463c      	mov	r4, r7
 800f83c:	687f      	ldr	r7, [r7, #4]
 800f83e:	e7b6      	b.n	800f7ae <_malloc_r+0x4a>
 800f840:	461a      	mov	r2, r3
 800f842:	685b      	ldr	r3, [r3, #4]
 800f844:	42a3      	cmp	r3, r4
 800f846:	d1fb      	bne.n	800f840 <_malloc_r+0xdc>
 800f848:	2300      	movs	r3, #0
 800f84a:	6053      	str	r3, [r2, #4]
 800f84c:	e7de      	b.n	800f80c <_malloc_r+0xa8>
 800f84e:	230c      	movs	r3, #12
 800f850:	6033      	str	r3, [r6, #0]
 800f852:	4630      	mov	r0, r6
 800f854:	f000 f80c 	bl	800f870 <__malloc_unlock>
 800f858:	e794      	b.n	800f784 <_malloc_r+0x20>
 800f85a:	6005      	str	r5, [r0, #0]
 800f85c:	e7d6      	b.n	800f80c <_malloc_r+0xa8>
 800f85e:	bf00      	nop
 800f860:	24004e38 	.word	0x24004e38

0800f864 <__malloc_lock>:
 800f864:	4801      	ldr	r0, [pc, #4]	@ (800f86c <__malloc_lock+0x8>)
 800f866:	f001 b9ae 	b.w	8010bc6 <__retarget_lock_acquire_recursive>
 800f86a:	bf00      	nop
 800f86c:	24004f7c 	.word	0x24004f7c

0800f870 <__malloc_unlock>:
 800f870:	4801      	ldr	r0, [pc, #4]	@ (800f878 <__malloc_unlock+0x8>)
 800f872:	f001 b9a9 	b.w	8010bc8 <__retarget_lock_release_recursive>
 800f876:	bf00      	nop
 800f878:	24004f7c 	.word	0x24004f7c

0800f87c <__cvt>:
 800f87c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f87e:	ed2d 8b02 	vpush	{d8}
 800f882:	eeb0 8b40 	vmov.f64	d8, d0
 800f886:	b085      	sub	sp, #20
 800f888:	4617      	mov	r7, r2
 800f88a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800f88c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f88e:	ee18 2a90 	vmov	r2, s17
 800f892:	f025 0520 	bic.w	r5, r5, #32
 800f896:	2a00      	cmp	r2, #0
 800f898:	bfb6      	itet	lt
 800f89a:	222d      	movlt	r2, #45	@ 0x2d
 800f89c:	2200      	movge	r2, #0
 800f89e:	eeb1 8b40 	vneglt.f64	d8, d0
 800f8a2:	2d46      	cmp	r5, #70	@ 0x46
 800f8a4:	460c      	mov	r4, r1
 800f8a6:	701a      	strb	r2, [r3, #0]
 800f8a8:	d004      	beq.n	800f8b4 <__cvt+0x38>
 800f8aa:	2d45      	cmp	r5, #69	@ 0x45
 800f8ac:	d100      	bne.n	800f8b0 <__cvt+0x34>
 800f8ae:	3401      	adds	r4, #1
 800f8b0:	2102      	movs	r1, #2
 800f8b2:	e000      	b.n	800f8b6 <__cvt+0x3a>
 800f8b4:	2103      	movs	r1, #3
 800f8b6:	ab03      	add	r3, sp, #12
 800f8b8:	9301      	str	r3, [sp, #4]
 800f8ba:	ab02      	add	r3, sp, #8
 800f8bc:	9300      	str	r3, [sp, #0]
 800f8be:	4622      	mov	r2, r4
 800f8c0:	4633      	mov	r3, r6
 800f8c2:	eeb0 0b48 	vmov.f64	d0, d8
 800f8c6:	f001 fa1f 	bl	8010d08 <_dtoa_r>
 800f8ca:	2d47      	cmp	r5, #71	@ 0x47
 800f8cc:	d114      	bne.n	800f8f8 <__cvt+0x7c>
 800f8ce:	07fb      	lsls	r3, r7, #31
 800f8d0:	d50a      	bpl.n	800f8e8 <__cvt+0x6c>
 800f8d2:	1902      	adds	r2, r0, r4
 800f8d4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f8d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8dc:	bf08      	it	eq
 800f8de:	9203      	streq	r2, [sp, #12]
 800f8e0:	2130      	movs	r1, #48	@ 0x30
 800f8e2:	9b03      	ldr	r3, [sp, #12]
 800f8e4:	4293      	cmp	r3, r2
 800f8e6:	d319      	bcc.n	800f91c <__cvt+0xa0>
 800f8e8:	9b03      	ldr	r3, [sp, #12]
 800f8ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f8ec:	1a1b      	subs	r3, r3, r0
 800f8ee:	6013      	str	r3, [r2, #0]
 800f8f0:	b005      	add	sp, #20
 800f8f2:	ecbd 8b02 	vpop	{d8}
 800f8f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f8f8:	2d46      	cmp	r5, #70	@ 0x46
 800f8fa:	eb00 0204 	add.w	r2, r0, r4
 800f8fe:	d1e9      	bne.n	800f8d4 <__cvt+0x58>
 800f900:	7803      	ldrb	r3, [r0, #0]
 800f902:	2b30      	cmp	r3, #48	@ 0x30
 800f904:	d107      	bne.n	800f916 <__cvt+0x9a>
 800f906:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f90a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f90e:	bf1c      	itt	ne
 800f910:	f1c4 0401 	rsbne	r4, r4, #1
 800f914:	6034      	strne	r4, [r6, #0]
 800f916:	6833      	ldr	r3, [r6, #0]
 800f918:	441a      	add	r2, r3
 800f91a:	e7db      	b.n	800f8d4 <__cvt+0x58>
 800f91c:	1c5c      	adds	r4, r3, #1
 800f91e:	9403      	str	r4, [sp, #12]
 800f920:	7019      	strb	r1, [r3, #0]
 800f922:	e7de      	b.n	800f8e2 <__cvt+0x66>

0800f924 <__exponent>:
 800f924:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f926:	2900      	cmp	r1, #0
 800f928:	bfba      	itte	lt
 800f92a:	4249      	neglt	r1, r1
 800f92c:	232d      	movlt	r3, #45	@ 0x2d
 800f92e:	232b      	movge	r3, #43	@ 0x2b
 800f930:	2909      	cmp	r1, #9
 800f932:	7002      	strb	r2, [r0, #0]
 800f934:	7043      	strb	r3, [r0, #1]
 800f936:	dd29      	ble.n	800f98c <__exponent+0x68>
 800f938:	f10d 0307 	add.w	r3, sp, #7
 800f93c:	461d      	mov	r5, r3
 800f93e:	270a      	movs	r7, #10
 800f940:	461a      	mov	r2, r3
 800f942:	fbb1 f6f7 	udiv	r6, r1, r7
 800f946:	fb07 1416 	mls	r4, r7, r6, r1
 800f94a:	3430      	adds	r4, #48	@ 0x30
 800f94c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f950:	460c      	mov	r4, r1
 800f952:	2c63      	cmp	r4, #99	@ 0x63
 800f954:	f103 33ff 	add.w	r3, r3, #4294967295
 800f958:	4631      	mov	r1, r6
 800f95a:	dcf1      	bgt.n	800f940 <__exponent+0x1c>
 800f95c:	3130      	adds	r1, #48	@ 0x30
 800f95e:	1e94      	subs	r4, r2, #2
 800f960:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f964:	1c41      	adds	r1, r0, #1
 800f966:	4623      	mov	r3, r4
 800f968:	42ab      	cmp	r3, r5
 800f96a:	d30a      	bcc.n	800f982 <__exponent+0x5e>
 800f96c:	f10d 0309 	add.w	r3, sp, #9
 800f970:	1a9b      	subs	r3, r3, r2
 800f972:	42ac      	cmp	r4, r5
 800f974:	bf88      	it	hi
 800f976:	2300      	movhi	r3, #0
 800f978:	3302      	adds	r3, #2
 800f97a:	4403      	add	r3, r0
 800f97c:	1a18      	subs	r0, r3, r0
 800f97e:	b003      	add	sp, #12
 800f980:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f982:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f986:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f98a:	e7ed      	b.n	800f968 <__exponent+0x44>
 800f98c:	2330      	movs	r3, #48	@ 0x30
 800f98e:	3130      	adds	r1, #48	@ 0x30
 800f990:	7083      	strb	r3, [r0, #2]
 800f992:	70c1      	strb	r1, [r0, #3]
 800f994:	1d03      	adds	r3, r0, #4
 800f996:	e7f1      	b.n	800f97c <__exponent+0x58>

0800f998 <_printf_float>:
 800f998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f99c:	b08d      	sub	sp, #52	@ 0x34
 800f99e:	460c      	mov	r4, r1
 800f9a0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f9a4:	4616      	mov	r6, r2
 800f9a6:	461f      	mov	r7, r3
 800f9a8:	4605      	mov	r5, r0
 800f9aa:	f001 f81d 	bl	80109e8 <_localeconv_r>
 800f9ae:	f8d0 b000 	ldr.w	fp, [r0]
 800f9b2:	4658      	mov	r0, fp
 800f9b4:	f7f0 fcec 	bl	8000390 <strlen>
 800f9b8:	2300      	movs	r3, #0
 800f9ba:	930a      	str	r3, [sp, #40]	@ 0x28
 800f9bc:	f8d8 3000 	ldr.w	r3, [r8]
 800f9c0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800f9c4:	6822      	ldr	r2, [r4, #0]
 800f9c6:	9005      	str	r0, [sp, #20]
 800f9c8:	3307      	adds	r3, #7
 800f9ca:	f023 0307 	bic.w	r3, r3, #7
 800f9ce:	f103 0108 	add.w	r1, r3, #8
 800f9d2:	f8c8 1000 	str.w	r1, [r8]
 800f9d6:	ed93 0b00 	vldr	d0, [r3]
 800f9da:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800fc38 <_printf_float+0x2a0>
 800f9de:	eeb0 7bc0 	vabs.f64	d7, d0
 800f9e2:	eeb4 7b46 	vcmp.f64	d7, d6
 800f9e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9ea:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800f9ee:	dd24      	ble.n	800fa3a <_printf_float+0xa2>
 800f9f0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f9f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9f8:	d502      	bpl.n	800fa00 <_printf_float+0x68>
 800f9fa:	232d      	movs	r3, #45	@ 0x2d
 800f9fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fa00:	498f      	ldr	r1, [pc, #572]	@ (800fc40 <_printf_float+0x2a8>)
 800fa02:	4b90      	ldr	r3, [pc, #576]	@ (800fc44 <_printf_float+0x2ac>)
 800fa04:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800fa08:	bf94      	ite	ls
 800fa0a:	4688      	movls	r8, r1
 800fa0c:	4698      	movhi	r8, r3
 800fa0e:	f022 0204 	bic.w	r2, r2, #4
 800fa12:	2303      	movs	r3, #3
 800fa14:	6123      	str	r3, [r4, #16]
 800fa16:	6022      	str	r2, [r4, #0]
 800fa18:	f04f 0a00 	mov.w	sl, #0
 800fa1c:	9700      	str	r7, [sp, #0]
 800fa1e:	4633      	mov	r3, r6
 800fa20:	aa0b      	add	r2, sp, #44	@ 0x2c
 800fa22:	4621      	mov	r1, r4
 800fa24:	4628      	mov	r0, r5
 800fa26:	f000 f9d1 	bl	800fdcc <_printf_common>
 800fa2a:	3001      	adds	r0, #1
 800fa2c:	f040 8089 	bne.w	800fb42 <_printf_float+0x1aa>
 800fa30:	f04f 30ff 	mov.w	r0, #4294967295
 800fa34:	b00d      	add	sp, #52	@ 0x34
 800fa36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa3a:	eeb4 0b40 	vcmp.f64	d0, d0
 800fa3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fa42:	d709      	bvc.n	800fa58 <_printf_float+0xc0>
 800fa44:	ee10 3a90 	vmov	r3, s1
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	bfbc      	itt	lt
 800fa4c:	232d      	movlt	r3, #45	@ 0x2d
 800fa4e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800fa52:	497d      	ldr	r1, [pc, #500]	@ (800fc48 <_printf_float+0x2b0>)
 800fa54:	4b7d      	ldr	r3, [pc, #500]	@ (800fc4c <_printf_float+0x2b4>)
 800fa56:	e7d5      	b.n	800fa04 <_printf_float+0x6c>
 800fa58:	6863      	ldr	r3, [r4, #4]
 800fa5a:	1c59      	adds	r1, r3, #1
 800fa5c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800fa60:	d139      	bne.n	800fad6 <_printf_float+0x13e>
 800fa62:	2306      	movs	r3, #6
 800fa64:	6063      	str	r3, [r4, #4]
 800fa66:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800fa6a:	2300      	movs	r3, #0
 800fa6c:	6022      	str	r2, [r4, #0]
 800fa6e:	9303      	str	r3, [sp, #12]
 800fa70:	ab0a      	add	r3, sp, #40	@ 0x28
 800fa72:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800fa76:	ab09      	add	r3, sp, #36	@ 0x24
 800fa78:	9300      	str	r3, [sp, #0]
 800fa7a:	6861      	ldr	r1, [r4, #4]
 800fa7c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800fa80:	4628      	mov	r0, r5
 800fa82:	f7ff fefb 	bl	800f87c <__cvt>
 800fa86:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fa8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fa8c:	4680      	mov	r8, r0
 800fa8e:	d129      	bne.n	800fae4 <_printf_float+0x14c>
 800fa90:	1cc8      	adds	r0, r1, #3
 800fa92:	db02      	blt.n	800fa9a <_printf_float+0x102>
 800fa94:	6863      	ldr	r3, [r4, #4]
 800fa96:	4299      	cmp	r1, r3
 800fa98:	dd41      	ble.n	800fb1e <_printf_float+0x186>
 800fa9a:	f1a9 0902 	sub.w	r9, r9, #2
 800fa9e:	fa5f f989 	uxtb.w	r9, r9
 800faa2:	3901      	subs	r1, #1
 800faa4:	464a      	mov	r2, r9
 800faa6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800faaa:	9109      	str	r1, [sp, #36]	@ 0x24
 800faac:	f7ff ff3a 	bl	800f924 <__exponent>
 800fab0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fab2:	1813      	adds	r3, r2, r0
 800fab4:	2a01      	cmp	r2, #1
 800fab6:	4682      	mov	sl, r0
 800fab8:	6123      	str	r3, [r4, #16]
 800faba:	dc02      	bgt.n	800fac2 <_printf_float+0x12a>
 800fabc:	6822      	ldr	r2, [r4, #0]
 800fabe:	07d2      	lsls	r2, r2, #31
 800fac0:	d501      	bpl.n	800fac6 <_printf_float+0x12e>
 800fac2:	3301      	adds	r3, #1
 800fac4:	6123      	str	r3, [r4, #16]
 800fac6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800faca:	2b00      	cmp	r3, #0
 800facc:	d0a6      	beq.n	800fa1c <_printf_float+0x84>
 800face:	232d      	movs	r3, #45	@ 0x2d
 800fad0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fad4:	e7a2      	b.n	800fa1c <_printf_float+0x84>
 800fad6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fada:	d1c4      	bne.n	800fa66 <_printf_float+0xce>
 800fadc:	2b00      	cmp	r3, #0
 800fade:	d1c2      	bne.n	800fa66 <_printf_float+0xce>
 800fae0:	2301      	movs	r3, #1
 800fae2:	e7bf      	b.n	800fa64 <_printf_float+0xcc>
 800fae4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800fae8:	d9db      	bls.n	800faa2 <_printf_float+0x10a>
 800faea:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800faee:	d118      	bne.n	800fb22 <_printf_float+0x18a>
 800faf0:	2900      	cmp	r1, #0
 800faf2:	6863      	ldr	r3, [r4, #4]
 800faf4:	dd0b      	ble.n	800fb0e <_printf_float+0x176>
 800faf6:	6121      	str	r1, [r4, #16]
 800faf8:	b913      	cbnz	r3, 800fb00 <_printf_float+0x168>
 800fafa:	6822      	ldr	r2, [r4, #0]
 800fafc:	07d0      	lsls	r0, r2, #31
 800fafe:	d502      	bpl.n	800fb06 <_printf_float+0x16e>
 800fb00:	3301      	adds	r3, #1
 800fb02:	440b      	add	r3, r1
 800fb04:	6123      	str	r3, [r4, #16]
 800fb06:	65a1      	str	r1, [r4, #88]	@ 0x58
 800fb08:	f04f 0a00 	mov.w	sl, #0
 800fb0c:	e7db      	b.n	800fac6 <_printf_float+0x12e>
 800fb0e:	b913      	cbnz	r3, 800fb16 <_printf_float+0x17e>
 800fb10:	6822      	ldr	r2, [r4, #0]
 800fb12:	07d2      	lsls	r2, r2, #31
 800fb14:	d501      	bpl.n	800fb1a <_printf_float+0x182>
 800fb16:	3302      	adds	r3, #2
 800fb18:	e7f4      	b.n	800fb04 <_printf_float+0x16c>
 800fb1a:	2301      	movs	r3, #1
 800fb1c:	e7f2      	b.n	800fb04 <_printf_float+0x16c>
 800fb1e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800fb22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb24:	4299      	cmp	r1, r3
 800fb26:	db05      	blt.n	800fb34 <_printf_float+0x19c>
 800fb28:	6823      	ldr	r3, [r4, #0]
 800fb2a:	6121      	str	r1, [r4, #16]
 800fb2c:	07d8      	lsls	r0, r3, #31
 800fb2e:	d5ea      	bpl.n	800fb06 <_printf_float+0x16e>
 800fb30:	1c4b      	adds	r3, r1, #1
 800fb32:	e7e7      	b.n	800fb04 <_printf_float+0x16c>
 800fb34:	2900      	cmp	r1, #0
 800fb36:	bfd4      	ite	le
 800fb38:	f1c1 0202 	rsble	r2, r1, #2
 800fb3c:	2201      	movgt	r2, #1
 800fb3e:	4413      	add	r3, r2
 800fb40:	e7e0      	b.n	800fb04 <_printf_float+0x16c>
 800fb42:	6823      	ldr	r3, [r4, #0]
 800fb44:	055a      	lsls	r2, r3, #21
 800fb46:	d407      	bmi.n	800fb58 <_printf_float+0x1c0>
 800fb48:	6923      	ldr	r3, [r4, #16]
 800fb4a:	4642      	mov	r2, r8
 800fb4c:	4631      	mov	r1, r6
 800fb4e:	4628      	mov	r0, r5
 800fb50:	47b8      	blx	r7
 800fb52:	3001      	adds	r0, #1
 800fb54:	d12a      	bne.n	800fbac <_printf_float+0x214>
 800fb56:	e76b      	b.n	800fa30 <_printf_float+0x98>
 800fb58:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800fb5c:	f240 80e0 	bls.w	800fd20 <_printf_float+0x388>
 800fb60:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800fb64:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800fb68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb6c:	d133      	bne.n	800fbd6 <_printf_float+0x23e>
 800fb6e:	4a38      	ldr	r2, [pc, #224]	@ (800fc50 <_printf_float+0x2b8>)
 800fb70:	2301      	movs	r3, #1
 800fb72:	4631      	mov	r1, r6
 800fb74:	4628      	mov	r0, r5
 800fb76:	47b8      	blx	r7
 800fb78:	3001      	adds	r0, #1
 800fb7a:	f43f af59 	beq.w	800fa30 <_printf_float+0x98>
 800fb7e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800fb82:	4543      	cmp	r3, r8
 800fb84:	db02      	blt.n	800fb8c <_printf_float+0x1f4>
 800fb86:	6823      	ldr	r3, [r4, #0]
 800fb88:	07d8      	lsls	r0, r3, #31
 800fb8a:	d50f      	bpl.n	800fbac <_printf_float+0x214>
 800fb8c:	9b05      	ldr	r3, [sp, #20]
 800fb8e:	465a      	mov	r2, fp
 800fb90:	4631      	mov	r1, r6
 800fb92:	4628      	mov	r0, r5
 800fb94:	47b8      	blx	r7
 800fb96:	3001      	adds	r0, #1
 800fb98:	f43f af4a 	beq.w	800fa30 <_printf_float+0x98>
 800fb9c:	f04f 0900 	mov.w	r9, #0
 800fba0:	f108 38ff 	add.w	r8, r8, #4294967295
 800fba4:	f104 0a1a 	add.w	sl, r4, #26
 800fba8:	45c8      	cmp	r8, r9
 800fbaa:	dc09      	bgt.n	800fbc0 <_printf_float+0x228>
 800fbac:	6823      	ldr	r3, [r4, #0]
 800fbae:	079b      	lsls	r3, r3, #30
 800fbb0:	f100 8107 	bmi.w	800fdc2 <_printf_float+0x42a>
 800fbb4:	68e0      	ldr	r0, [r4, #12]
 800fbb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fbb8:	4298      	cmp	r0, r3
 800fbba:	bfb8      	it	lt
 800fbbc:	4618      	movlt	r0, r3
 800fbbe:	e739      	b.n	800fa34 <_printf_float+0x9c>
 800fbc0:	2301      	movs	r3, #1
 800fbc2:	4652      	mov	r2, sl
 800fbc4:	4631      	mov	r1, r6
 800fbc6:	4628      	mov	r0, r5
 800fbc8:	47b8      	blx	r7
 800fbca:	3001      	adds	r0, #1
 800fbcc:	f43f af30 	beq.w	800fa30 <_printf_float+0x98>
 800fbd0:	f109 0901 	add.w	r9, r9, #1
 800fbd4:	e7e8      	b.n	800fba8 <_printf_float+0x210>
 800fbd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	dc3b      	bgt.n	800fc54 <_printf_float+0x2bc>
 800fbdc:	4a1c      	ldr	r2, [pc, #112]	@ (800fc50 <_printf_float+0x2b8>)
 800fbde:	2301      	movs	r3, #1
 800fbe0:	4631      	mov	r1, r6
 800fbe2:	4628      	mov	r0, r5
 800fbe4:	47b8      	blx	r7
 800fbe6:	3001      	adds	r0, #1
 800fbe8:	f43f af22 	beq.w	800fa30 <_printf_float+0x98>
 800fbec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800fbf0:	ea59 0303 	orrs.w	r3, r9, r3
 800fbf4:	d102      	bne.n	800fbfc <_printf_float+0x264>
 800fbf6:	6823      	ldr	r3, [r4, #0]
 800fbf8:	07d9      	lsls	r1, r3, #31
 800fbfa:	d5d7      	bpl.n	800fbac <_printf_float+0x214>
 800fbfc:	9b05      	ldr	r3, [sp, #20]
 800fbfe:	465a      	mov	r2, fp
 800fc00:	4631      	mov	r1, r6
 800fc02:	4628      	mov	r0, r5
 800fc04:	47b8      	blx	r7
 800fc06:	3001      	adds	r0, #1
 800fc08:	f43f af12 	beq.w	800fa30 <_printf_float+0x98>
 800fc0c:	f04f 0a00 	mov.w	sl, #0
 800fc10:	f104 0b1a 	add.w	fp, r4, #26
 800fc14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc16:	425b      	negs	r3, r3
 800fc18:	4553      	cmp	r3, sl
 800fc1a:	dc01      	bgt.n	800fc20 <_printf_float+0x288>
 800fc1c:	464b      	mov	r3, r9
 800fc1e:	e794      	b.n	800fb4a <_printf_float+0x1b2>
 800fc20:	2301      	movs	r3, #1
 800fc22:	465a      	mov	r2, fp
 800fc24:	4631      	mov	r1, r6
 800fc26:	4628      	mov	r0, r5
 800fc28:	47b8      	blx	r7
 800fc2a:	3001      	adds	r0, #1
 800fc2c:	f43f af00 	beq.w	800fa30 <_printf_float+0x98>
 800fc30:	f10a 0a01 	add.w	sl, sl, #1
 800fc34:	e7ee      	b.n	800fc14 <_printf_float+0x27c>
 800fc36:	bf00      	nop
 800fc38:	ffffffff 	.word	0xffffffff
 800fc3c:	7fefffff 	.word	0x7fefffff
 800fc40:	080140b0 	.word	0x080140b0
 800fc44:	080140b4 	.word	0x080140b4
 800fc48:	080140b8 	.word	0x080140b8
 800fc4c:	080140bc 	.word	0x080140bc
 800fc50:	080140c0 	.word	0x080140c0
 800fc54:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fc56:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fc5a:	4553      	cmp	r3, sl
 800fc5c:	bfa8      	it	ge
 800fc5e:	4653      	movge	r3, sl
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	4699      	mov	r9, r3
 800fc64:	dc37      	bgt.n	800fcd6 <_printf_float+0x33e>
 800fc66:	2300      	movs	r3, #0
 800fc68:	9307      	str	r3, [sp, #28]
 800fc6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fc6e:	f104 021a 	add.w	r2, r4, #26
 800fc72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fc74:	9907      	ldr	r1, [sp, #28]
 800fc76:	9306      	str	r3, [sp, #24]
 800fc78:	eba3 0309 	sub.w	r3, r3, r9
 800fc7c:	428b      	cmp	r3, r1
 800fc7e:	dc31      	bgt.n	800fce4 <_printf_float+0x34c>
 800fc80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc82:	459a      	cmp	sl, r3
 800fc84:	dc3b      	bgt.n	800fcfe <_printf_float+0x366>
 800fc86:	6823      	ldr	r3, [r4, #0]
 800fc88:	07da      	lsls	r2, r3, #31
 800fc8a:	d438      	bmi.n	800fcfe <_printf_float+0x366>
 800fc8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc8e:	ebaa 0903 	sub.w	r9, sl, r3
 800fc92:	9b06      	ldr	r3, [sp, #24]
 800fc94:	ebaa 0303 	sub.w	r3, sl, r3
 800fc98:	4599      	cmp	r9, r3
 800fc9a:	bfa8      	it	ge
 800fc9c:	4699      	movge	r9, r3
 800fc9e:	f1b9 0f00 	cmp.w	r9, #0
 800fca2:	dc34      	bgt.n	800fd0e <_printf_float+0x376>
 800fca4:	f04f 0800 	mov.w	r8, #0
 800fca8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fcac:	f104 0b1a 	add.w	fp, r4, #26
 800fcb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fcb2:	ebaa 0303 	sub.w	r3, sl, r3
 800fcb6:	eba3 0309 	sub.w	r3, r3, r9
 800fcba:	4543      	cmp	r3, r8
 800fcbc:	f77f af76 	ble.w	800fbac <_printf_float+0x214>
 800fcc0:	2301      	movs	r3, #1
 800fcc2:	465a      	mov	r2, fp
 800fcc4:	4631      	mov	r1, r6
 800fcc6:	4628      	mov	r0, r5
 800fcc8:	47b8      	blx	r7
 800fcca:	3001      	adds	r0, #1
 800fccc:	f43f aeb0 	beq.w	800fa30 <_printf_float+0x98>
 800fcd0:	f108 0801 	add.w	r8, r8, #1
 800fcd4:	e7ec      	b.n	800fcb0 <_printf_float+0x318>
 800fcd6:	4642      	mov	r2, r8
 800fcd8:	4631      	mov	r1, r6
 800fcda:	4628      	mov	r0, r5
 800fcdc:	47b8      	blx	r7
 800fcde:	3001      	adds	r0, #1
 800fce0:	d1c1      	bne.n	800fc66 <_printf_float+0x2ce>
 800fce2:	e6a5      	b.n	800fa30 <_printf_float+0x98>
 800fce4:	2301      	movs	r3, #1
 800fce6:	4631      	mov	r1, r6
 800fce8:	4628      	mov	r0, r5
 800fcea:	9206      	str	r2, [sp, #24]
 800fcec:	47b8      	blx	r7
 800fcee:	3001      	adds	r0, #1
 800fcf0:	f43f ae9e 	beq.w	800fa30 <_printf_float+0x98>
 800fcf4:	9b07      	ldr	r3, [sp, #28]
 800fcf6:	9a06      	ldr	r2, [sp, #24]
 800fcf8:	3301      	adds	r3, #1
 800fcfa:	9307      	str	r3, [sp, #28]
 800fcfc:	e7b9      	b.n	800fc72 <_printf_float+0x2da>
 800fcfe:	9b05      	ldr	r3, [sp, #20]
 800fd00:	465a      	mov	r2, fp
 800fd02:	4631      	mov	r1, r6
 800fd04:	4628      	mov	r0, r5
 800fd06:	47b8      	blx	r7
 800fd08:	3001      	adds	r0, #1
 800fd0a:	d1bf      	bne.n	800fc8c <_printf_float+0x2f4>
 800fd0c:	e690      	b.n	800fa30 <_printf_float+0x98>
 800fd0e:	9a06      	ldr	r2, [sp, #24]
 800fd10:	464b      	mov	r3, r9
 800fd12:	4442      	add	r2, r8
 800fd14:	4631      	mov	r1, r6
 800fd16:	4628      	mov	r0, r5
 800fd18:	47b8      	blx	r7
 800fd1a:	3001      	adds	r0, #1
 800fd1c:	d1c2      	bne.n	800fca4 <_printf_float+0x30c>
 800fd1e:	e687      	b.n	800fa30 <_printf_float+0x98>
 800fd20:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800fd24:	f1b9 0f01 	cmp.w	r9, #1
 800fd28:	dc01      	bgt.n	800fd2e <_printf_float+0x396>
 800fd2a:	07db      	lsls	r3, r3, #31
 800fd2c:	d536      	bpl.n	800fd9c <_printf_float+0x404>
 800fd2e:	2301      	movs	r3, #1
 800fd30:	4642      	mov	r2, r8
 800fd32:	4631      	mov	r1, r6
 800fd34:	4628      	mov	r0, r5
 800fd36:	47b8      	blx	r7
 800fd38:	3001      	adds	r0, #1
 800fd3a:	f43f ae79 	beq.w	800fa30 <_printf_float+0x98>
 800fd3e:	9b05      	ldr	r3, [sp, #20]
 800fd40:	465a      	mov	r2, fp
 800fd42:	4631      	mov	r1, r6
 800fd44:	4628      	mov	r0, r5
 800fd46:	47b8      	blx	r7
 800fd48:	3001      	adds	r0, #1
 800fd4a:	f43f ae71 	beq.w	800fa30 <_printf_float+0x98>
 800fd4e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800fd52:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800fd56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd5a:	f109 39ff 	add.w	r9, r9, #4294967295
 800fd5e:	d018      	beq.n	800fd92 <_printf_float+0x3fa>
 800fd60:	464b      	mov	r3, r9
 800fd62:	f108 0201 	add.w	r2, r8, #1
 800fd66:	4631      	mov	r1, r6
 800fd68:	4628      	mov	r0, r5
 800fd6a:	47b8      	blx	r7
 800fd6c:	3001      	adds	r0, #1
 800fd6e:	d10c      	bne.n	800fd8a <_printf_float+0x3f2>
 800fd70:	e65e      	b.n	800fa30 <_printf_float+0x98>
 800fd72:	2301      	movs	r3, #1
 800fd74:	465a      	mov	r2, fp
 800fd76:	4631      	mov	r1, r6
 800fd78:	4628      	mov	r0, r5
 800fd7a:	47b8      	blx	r7
 800fd7c:	3001      	adds	r0, #1
 800fd7e:	f43f ae57 	beq.w	800fa30 <_printf_float+0x98>
 800fd82:	f108 0801 	add.w	r8, r8, #1
 800fd86:	45c8      	cmp	r8, r9
 800fd88:	dbf3      	blt.n	800fd72 <_printf_float+0x3da>
 800fd8a:	4653      	mov	r3, sl
 800fd8c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800fd90:	e6dc      	b.n	800fb4c <_printf_float+0x1b4>
 800fd92:	f04f 0800 	mov.w	r8, #0
 800fd96:	f104 0b1a 	add.w	fp, r4, #26
 800fd9a:	e7f4      	b.n	800fd86 <_printf_float+0x3ee>
 800fd9c:	2301      	movs	r3, #1
 800fd9e:	4642      	mov	r2, r8
 800fda0:	e7e1      	b.n	800fd66 <_printf_float+0x3ce>
 800fda2:	2301      	movs	r3, #1
 800fda4:	464a      	mov	r2, r9
 800fda6:	4631      	mov	r1, r6
 800fda8:	4628      	mov	r0, r5
 800fdaa:	47b8      	blx	r7
 800fdac:	3001      	adds	r0, #1
 800fdae:	f43f ae3f 	beq.w	800fa30 <_printf_float+0x98>
 800fdb2:	f108 0801 	add.w	r8, r8, #1
 800fdb6:	68e3      	ldr	r3, [r4, #12]
 800fdb8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fdba:	1a5b      	subs	r3, r3, r1
 800fdbc:	4543      	cmp	r3, r8
 800fdbe:	dcf0      	bgt.n	800fda2 <_printf_float+0x40a>
 800fdc0:	e6f8      	b.n	800fbb4 <_printf_float+0x21c>
 800fdc2:	f04f 0800 	mov.w	r8, #0
 800fdc6:	f104 0919 	add.w	r9, r4, #25
 800fdca:	e7f4      	b.n	800fdb6 <_printf_float+0x41e>

0800fdcc <_printf_common>:
 800fdcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fdd0:	4616      	mov	r6, r2
 800fdd2:	4698      	mov	r8, r3
 800fdd4:	688a      	ldr	r2, [r1, #8]
 800fdd6:	690b      	ldr	r3, [r1, #16]
 800fdd8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fddc:	4293      	cmp	r3, r2
 800fdde:	bfb8      	it	lt
 800fde0:	4613      	movlt	r3, r2
 800fde2:	6033      	str	r3, [r6, #0]
 800fde4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fde8:	4607      	mov	r7, r0
 800fdea:	460c      	mov	r4, r1
 800fdec:	b10a      	cbz	r2, 800fdf2 <_printf_common+0x26>
 800fdee:	3301      	adds	r3, #1
 800fdf0:	6033      	str	r3, [r6, #0]
 800fdf2:	6823      	ldr	r3, [r4, #0]
 800fdf4:	0699      	lsls	r1, r3, #26
 800fdf6:	bf42      	ittt	mi
 800fdf8:	6833      	ldrmi	r3, [r6, #0]
 800fdfa:	3302      	addmi	r3, #2
 800fdfc:	6033      	strmi	r3, [r6, #0]
 800fdfe:	6825      	ldr	r5, [r4, #0]
 800fe00:	f015 0506 	ands.w	r5, r5, #6
 800fe04:	d106      	bne.n	800fe14 <_printf_common+0x48>
 800fe06:	f104 0a19 	add.w	sl, r4, #25
 800fe0a:	68e3      	ldr	r3, [r4, #12]
 800fe0c:	6832      	ldr	r2, [r6, #0]
 800fe0e:	1a9b      	subs	r3, r3, r2
 800fe10:	42ab      	cmp	r3, r5
 800fe12:	dc26      	bgt.n	800fe62 <_printf_common+0x96>
 800fe14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fe18:	6822      	ldr	r2, [r4, #0]
 800fe1a:	3b00      	subs	r3, #0
 800fe1c:	bf18      	it	ne
 800fe1e:	2301      	movne	r3, #1
 800fe20:	0692      	lsls	r2, r2, #26
 800fe22:	d42b      	bmi.n	800fe7c <_printf_common+0xb0>
 800fe24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fe28:	4641      	mov	r1, r8
 800fe2a:	4638      	mov	r0, r7
 800fe2c:	47c8      	blx	r9
 800fe2e:	3001      	adds	r0, #1
 800fe30:	d01e      	beq.n	800fe70 <_printf_common+0xa4>
 800fe32:	6823      	ldr	r3, [r4, #0]
 800fe34:	6922      	ldr	r2, [r4, #16]
 800fe36:	f003 0306 	and.w	r3, r3, #6
 800fe3a:	2b04      	cmp	r3, #4
 800fe3c:	bf02      	ittt	eq
 800fe3e:	68e5      	ldreq	r5, [r4, #12]
 800fe40:	6833      	ldreq	r3, [r6, #0]
 800fe42:	1aed      	subeq	r5, r5, r3
 800fe44:	68a3      	ldr	r3, [r4, #8]
 800fe46:	bf0c      	ite	eq
 800fe48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fe4c:	2500      	movne	r5, #0
 800fe4e:	4293      	cmp	r3, r2
 800fe50:	bfc4      	itt	gt
 800fe52:	1a9b      	subgt	r3, r3, r2
 800fe54:	18ed      	addgt	r5, r5, r3
 800fe56:	2600      	movs	r6, #0
 800fe58:	341a      	adds	r4, #26
 800fe5a:	42b5      	cmp	r5, r6
 800fe5c:	d11a      	bne.n	800fe94 <_printf_common+0xc8>
 800fe5e:	2000      	movs	r0, #0
 800fe60:	e008      	b.n	800fe74 <_printf_common+0xa8>
 800fe62:	2301      	movs	r3, #1
 800fe64:	4652      	mov	r2, sl
 800fe66:	4641      	mov	r1, r8
 800fe68:	4638      	mov	r0, r7
 800fe6a:	47c8      	blx	r9
 800fe6c:	3001      	adds	r0, #1
 800fe6e:	d103      	bne.n	800fe78 <_printf_common+0xac>
 800fe70:	f04f 30ff 	mov.w	r0, #4294967295
 800fe74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe78:	3501      	adds	r5, #1
 800fe7a:	e7c6      	b.n	800fe0a <_printf_common+0x3e>
 800fe7c:	18e1      	adds	r1, r4, r3
 800fe7e:	1c5a      	adds	r2, r3, #1
 800fe80:	2030      	movs	r0, #48	@ 0x30
 800fe82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fe86:	4422      	add	r2, r4
 800fe88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fe8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fe90:	3302      	adds	r3, #2
 800fe92:	e7c7      	b.n	800fe24 <_printf_common+0x58>
 800fe94:	2301      	movs	r3, #1
 800fe96:	4622      	mov	r2, r4
 800fe98:	4641      	mov	r1, r8
 800fe9a:	4638      	mov	r0, r7
 800fe9c:	47c8      	blx	r9
 800fe9e:	3001      	adds	r0, #1
 800fea0:	d0e6      	beq.n	800fe70 <_printf_common+0xa4>
 800fea2:	3601      	adds	r6, #1
 800fea4:	e7d9      	b.n	800fe5a <_printf_common+0x8e>
	...

0800fea8 <_printf_i>:
 800fea8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800feac:	7e0f      	ldrb	r7, [r1, #24]
 800feae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800feb0:	2f78      	cmp	r7, #120	@ 0x78
 800feb2:	4691      	mov	r9, r2
 800feb4:	4680      	mov	r8, r0
 800feb6:	460c      	mov	r4, r1
 800feb8:	469a      	mov	sl, r3
 800feba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800febe:	d807      	bhi.n	800fed0 <_printf_i+0x28>
 800fec0:	2f62      	cmp	r7, #98	@ 0x62
 800fec2:	d80a      	bhi.n	800feda <_printf_i+0x32>
 800fec4:	2f00      	cmp	r7, #0
 800fec6:	f000 80d2 	beq.w	801006e <_printf_i+0x1c6>
 800feca:	2f58      	cmp	r7, #88	@ 0x58
 800fecc:	f000 80b9 	beq.w	8010042 <_printf_i+0x19a>
 800fed0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fed4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fed8:	e03a      	b.n	800ff50 <_printf_i+0xa8>
 800feda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fede:	2b15      	cmp	r3, #21
 800fee0:	d8f6      	bhi.n	800fed0 <_printf_i+0x28>
 800fee2:	a101      	add	r1, pc, #4	@ (adr r1, 800fee8 <_printf_i+0x40>)
 800fee4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fee8:	0800ff41 	.word	0x0800ff41
 800feec:	0800ff55 	.word	0x0800ff55
 800fef0:	0800fed1 	.word	0x0800fed1
 800fef4:	0800fed1 	.word	0x0800fed1
 800fef8:	0800fed1 	.word	0x0800fed1
 800fefc:	0800fed1 	.word	0x0800fed1
 800ff00:	0800ff55 	.word	0x0800ff55
 800ff04:	0800fed1 	.word	0x0800fed1
 800ff08:	0800fed1 	.word	0x0800fed1
 800ff0c:	0800fed1 	.word	0x0800fed1
 800ff10:	0800fed1 	.word	0x0800fed1
 800ff14:	08010055 	.word	0x08010055
 800ff18:	0800ff7f 	.word	0x0800ff7f
 800ff1c:	0801000f 	.word	0x0801000f
 800ff20:	0800fed1 	.word	0x0800fed1
 800ff24:	0800fed1 	.word	0x0800fed1
 800ff28:	08010077 	.word	0x08010077
 800ff2c:	0800fed1 	.word	0x0800fed1
 800ff30:	0800ff7f 	.word	0x0800ff7f
 800ff34:	0800fed1 	.word	0x0800fed1
 800ff38:	0800fed1 	.word	0x0800fed1
 800ff3c:	08010017 	.word	0x08010017
 800ff40:	6833      	ldr	r3, [r6, #0]
 800ff42:	1d1a      	adds	r2, r3, #4
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	6032      	str	r2, [r6, #0]
 800ff48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ff4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ff50:	2301      	movs	r3, #1
 800ff52:	e09d      	b.n	8010090 <_printf_i+0x1e8>
 800ff54:	6833      	ldr	r3, [r6, #0]
 800ff56:	6820      	ldr	r0, [r4, #0]
 800ff58:	1d19      	adds	r1, r3, #4
 800ff5a:	6031      	str	r1, [r6, #0]
 800ff5c:	0606      	lsls	r6, r0, #24
 800ff5e:	d501      	bpl.n	800ff64 <_printf_i+0xbc>
 800ff60:	681d      	ldr	r5, [r3, #0]
 800ff62:	e003      	b.n	800ff6c <_printf_i+0xc4>
 800ff64:	0645      	lsls	r5, r0, #25
 800ff66:	d5fb      	bpl.n	800ff60 <_printf_i+0xb8>
 800ff68:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ff6c:	2d00      	cmp	r5, #0
 800ff6e:	da03      	bge.n	800ff78 <_printf_i+0xd0>
 800ff70:	232d      	movs	r3, #45	@ 0x2d
 800ff72:	426d      	negs	r5, r5
 800ff74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ff78:	4859      	ldr	r0, [pc, #356]	@ (80100e0 <_printf_i+0x238>)
 800ff7a:	230a      	movs	r3, #10
 800ff7c:	e011      	b.n	800ffa2 <_printf_i+0xfa>
 800ff7e:	6821      	ldr	r1, [r4, #0]
 800ff80:	6833      	ldr	r3, [r6, #0]
 800ff82:	0608      	lsls	r0, r1, #24
 800ff84:	f853 5b04 	ldr.w	r5, [r3], #4
 800ff88:	d402      	bmi.n	800ff90 <_printf_i+0xe8>
 800ff8a:	0649      	lsls	r1, r1, #25
 800ff8c:	bf48      	it	mi
 800ff8e:	b2ad      	uxthmi	r5, r5
 800ff90:	2f6f      	cmp	r7, #111	@ 0x6f
 800ff92:	4853      	ldr	r0, [pc, #332]	@ (80100e0 <_printf_i+0x238>)
 800ff94:	6033      	str	r3, [r6, #0]
 800ff96:	bf14      	ite	ne
 800ff98:	230a      	movne	r3, #10
 800ff9a:	2308      	moveq	r3, #8
 800ff9c:	2100      	movs	r1, #0
 800ff9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ffa2:	6866      	ldr	r6, [r4, #4]
 800ffa4:	60a6      	str	r6, [r4, #8]
 800ffa6:	2e00      	cmp	r6, #0
 800ffa8:	bfa2      	ittt	ge
 800ffaa:	6821      	ldrge	r1, [r4, #0]
 800ffac:	f021 0104 	bicge.w	r1, r1, #4
 800ffb0:	6021      	strge	r1, [r4, #0]
 800ffb2:	b90d      	cbnz	r5, 800ffb8 <_printf_i+0x110>
 800ffb4:	2e00      	cmp	r6, #0
 800ffb6:	d04b      	beq.n	8010050 <_printf_i+0x1a8>
 800ffb8:	4616      	mov	r6, r2
 800ffba:	fbb5 f1f3 	udiv	r1, r5, r3
 800ffbe:	fb03 5711 	mls	r7, r3, r1, r5
 800ffc2:	5dc7      	ldrb	r7, [r0, r7]
 800ffc4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ffc8:	462f      	mov	r7, r5
 800ffca:	42bb      	cmp	r3, r7
 800ffcc:	460d      	mov	r5, r1
 800ffce:	d9f4      	bls.n	800ffba <_printf_i+0x112>
 800ffd0:	2b08      	cmp	r3, #8
 800ffd2:	d10b      	bne.n	800ffec <_printf_i+0x144>
 800ffd4:	6823      	ldr	r3, [r4, #0]
 800ffd6:	07df      	lsls	r7, r3, #31
 800ffd8:	d508      	bpl.n	800ffec <_printf_i+0x144>
 800ffda:	6923      	ldr	r3, [r4, #16]
 800ffdc:	6861      	ldr	r1, [r4, #4]
 800ffde:	4299      	cmp	r1, r3
 800ffe0:	bfde      	ittt	le
 800ffe2:	2330      	movle	r3, #48	@ 0x30
 800ffe4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ffe8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ffec:	1b92      	subs	r2, r2, r6
 800ffee:	6122      	str	r2, [r4, #16]
 800fff0:	f8cd a000 	str.w	sl, [sp]
 800fff4:	464b      	mov	r3, r9
 800fff6:	aa03      	add	r2, sp, #12
 800fff8:	4621      	mov	r1, r4
 800fffa:	4640      	mov	r0, r8
 800fffc:	f7ff fee6 	bl	800fdcc <_printf_common>
 8010000:	3001      	adds	r0, #1
 8010002:	d14a      	bne.n	801009a <_printf_i+0x1f2>
 8010004:	f04f 30ff 	mov.w	r0, #4294967295
 8010008:	b004      	add	sp, #16
 801000a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801000e:	6823      	ldr	r3, [r4, #0]
 8010010:	f043 0320 	orr.w	r3, r3, #32
 8010014:	6023      	str	r3, [r4, #0]
 8010016:	4833      	ldr	r0, [pc, #204]	@ (80100e4 <_printf_i+0x23c>)
 8010018:	2778      	movs	r7, #120	@ 0x78
 801001a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801001e:	6823      	ldr	r3, [r4, #0]
 8010020:	6831      	ldr	r1, [r6, #0]
 8010022:	061f      	lsls	r7, r3, #24
 8010024:	f851 5b04 	ldr.w	r5, [r1], #4
 8010028:	d402      	bmi.n	8010030 <_printf_i+0x188>
 801002a:	065f      	lsls	r7, r3, #25
 801002c:	bf48      	it	mi
 801002e:	b2ad      	uxthmi	r5, r5
 8010030:	6031      	str	r1, [r6, #0]
 8010032:	07d9      	lsls	r1, r3, #31
 8010034:	bf44      	itt	mi
 8010036:	f043 0320 	orrmi.w	r3, r3, #32
 801003a:	6023      	strmi	r3, [r4, #0]
 801003c:	b11d      	cbz	r5, 8010046 <_printf_i+0x19e>
 801003e:	2310      	movs	r3, #16
 8010040:	e7ac      	b.n	800ff9c <_printf_i+0xf4>
 8010042:	4827      	ldr	r0, [pc, #156]	@ (80100e0 <_printf_i+0x238>)
 8010044:	e7e9      	b.n	801001a <_printf_i+0x172>
 8010046:	6823      	ldr	r3, [r4, #0]
 8010048:	f023 0320 	bic.w	r3, r3, #32
 801004c:	6023      	str	r3, [r4, #0]
 801004e:	e7f6      	b.n	801003e <_printf_i+0x196>
 8010050:	4616      	mov	r6, r2
 8010052:	e7bd      	b.n	800ffd0 <_printf_i+0x128>
 8010054:	6833      	ldr	r3, [r6, #0]
 8010056:	6825      	ldr	r5, [r4, #0]
 8010058:	6961      	ldr	r1, [r4, #20]
 801005a:	1d18      	adds	r0, r3, #4
 801005c:	6030      	str	r0, [r6, #0]
 801005e:	062e      	lsls	r6, r5, #24
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	d501      	bpl.n	8010068 <_printf_i+0x1c0>
 8010064:	6019      	str	r1, [r3, #0]
 8010066:	e002      	b.n	801006e <_printf_i+0x1c6>
 8010068:	0668      	lsls	r0, r5, #25
 801006a:	d5fb      	bpl.n	8010064 <_printf_i+0x1bc>
 801006c:	8019      	strh	r1, [r3, #0]
 801006e:	2300      	movs	r3, #0
 8010070:	6123      	str	r3, [r4, #16]
 8010072:	4616      	mov	r6, r2
 8010074:	e7bc      	b.n	800fff0 <_printf_i+0x148>
 8010076:	6833      	ldr	r3, [r6, #0]
 8010078:	1d1a      	adds	r2, r3, #4
 801007a:	6032      	str	r2, [r6, #0]
 801007c:	681e      	ldr	r6, [r3, #0]
 801007e:	6862      	ldr	r2, [r4, #4]
 8010080:	2100      	movs	r1, #0
 8010082:	4630      	mov	r0, r6
 8010084:	f7f0 f934 	bl	80002f0 <memchr>
 8010088:	b108      	cbz	r0, 801008e <_printf_i+0x1e6>
 801008a:	1b80      	subs	r0, r0, r6
 801008c:	6060      	str	r0, [r4, #4]
 801008e:	6863      	ldr	r3, [r4, #4]
 8010090:	6123      	str	r3, [r4, #16]
 8010092:	2300      	movs	r3, #0
 8010094:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010098:	e7aa      	b.n	800fff0 <_printf_i+0x148>
 801009a:	6923      	ldr	r3, [r4, #16]
 801009c:	4632      	mov	r2, r6
 801009e:	4649      	mov	r1, r9
 80100a0:	4640      	mov	r0, r8
 80100a2:	47d0      	blx	sl
 80100a4:	3001      	adds	r0, #1
 80100a6:	d0ad      	beq.n	8010004 <_printf_i+0x15c>
 80100a8:	6823      	ldr	r3, [r4, #0]
 80100aa:	079b      	lsls	r3, r3, #30
 80100ac:	d413      	bmi.n	80100d6 <_printf_i+0x22e>
 80100ae:	68e0      	ldr	r0, [r4, #12]
 80100b0:	9b03      	ldr	r3, [sp, #12]
 80100b2:	4298      	cmp	r0, r3
 80100b4:	bfb8      	it	lt
 80100b6:	4618      	movlt	r0, r3
 80100b8:	e7a6      	b.n	8010008 <_printf_i+0x160>
 80100ba:	2301      	movs	r3, #1
 80100bc:	4632      	mov	r2, r6
 80100be:	4649      	mov	r1, r9
 80100c0:	4640      	mov	r0, r8
 80100c2:	47d0      	blx	sl
 80100c4:	3001      	adds	r0, #1
 80100c6:	d09d      	beq.n	8010004 <_printf_i+0x15c>
 80100c8:	3501      	adds	r5, #1
 80100ca:	68e3      	ldr	r3, [r4, #12]
 80100cc:	9903      	ldr	r1, [sp, #12]
 80100ce:	1a5b      	subs	r3, r3, r1
 80100d0:	42ab      	cmp	r3, r5
 80100d2:	dcf2      	bgt.n	80100ba <_printf_i+0x212>
 80100d4:	e7eb      	b.n	80100ae <_printf_i+0x206>
 80100d6:	2500      	movs	r5, #0
 80100d8:	f104 0619 	add.w	r6, r4, #25
 80100dc:	e7f5      	b.n	80100ca <_printf_i+0x222>
 80100de:	bf00      	nop
 80100e0:	080140c2 	.word	0x080140c2
 80100e4:	080140d3 	.word	0x080140d3

080100e8 <_scanf_float>:
 80100e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100ec:	b087      	sub	sp, #28
 80100ee:	4617      	mov	r7, r2
 80100f0:	9303      	str	r3, [sp, #12]
 80100f2:	688b      	ldr	r3, [r1, #8]
 80100f4:	1e5a      	subs	r2, r3, #1
 80100f6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80100fa:	bf81      	itttt	hi
 80100fc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8010100:	eb03 0b05 	addhi.w	fp, r3, r5
 8010104:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8010108:	608b      	strhi	r3, [r1, #8]
 801010a:	680b      	ldr	r3, [r1, #0]
 801010c:	460a      	mov	r2, r1
 801010e:	f04f 0500 	mov.w	r5, #0
 8010112:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8010116:	f842 3b1c 	str.w	r3, [r2], #28
 801011a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801011e:	4680      	mov	r8, r0
 8010120:	460c      	mov	r4, r1
 8010122:	bf98      	it	ls
 8010124:	f04f 0b00 	movls.w	fp, #0
 8010128:	9201      	str	r2, [sp, #4]
 801012a:	4616      	mov	r6, r2
 801012c:	46aa      	mov	sl, r5
 801012e:	46a9      	mov	r9, r5
 8010130:	9502      	str	r5, [sp, #8]
 8010132:	68a2      	ldr	r2, [r4, #8]
 8010134:	b152      	cbz	r2, 801014c <_scanf_float+0x64>
 8010136:	683b      	ldr	r3, [r7, #0]
 8010138:	781b      	ldrb	r3, [r3, #0]
 801013a:	2b4e      	cmp	r3, #78	@ 0x4e
 801013c:	d864      	bhi.n	8010208 <_scanf_float+0x120>
 801013e:	2b40      	cmp	r3, #64	@ 0x40
 8010140:	d83c      	bhi.n	80101bc <_scanf_float+0xd4>
 8010142:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8010146:	b2c8      	uxtb	r0, r1
 8010148:	280e      	cmp	r0, #14
 801014a:	d93a      	bls.n	80101c2 <_scanf_float+0xda>
 801014c:	f1b9 0f00 	cmp.w	r9, #0
 8010150:	d003      	beq.n	801015a <_scanf_float+0x72>
 8010152:	6823      	ldr	r3, [r4, #0]
 8010154:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010158:	6023      	str	r3, [r4, #0]
 801015a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801015e:	f1ba 0f01 	cmp.w	sl, #1
 8010162:	f200 8117 	bhi.w	8010394 <_scanf_float+0x2ac>
 8010166:	9b01      	ldr	r3, [sp, #4]
 8010168:	429e      	cmp	r6, r3
 801016a:	f200 8108 	bhi.w	801037e <_scanf_float+0x296>
 801016e:	2001      	movs	r0, #1
 8010170:	b007      	add	sp, #28
 8010172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010176:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801017a:	2a0d      	cmp	r2, #13
 801017c:	d8e6      	bhi.n	801014c <_scanf_float+0x64>
 801017e:	a101      	add	r1, pc, #4	@ (adr r1, 8010184 <_scanf_float+0x9c>)
 8010180:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8010184:	080102cb 	.word	0x080102cb
 8010188:	0801014d 	.word	0x0801014d
 801018c:	0801014d 	.word	0x0801014d
 8010190:	0801014d 	.word	0x0801014d
 8010194:	0801032b 	.word	0x0801032b
 8010198:	08010303 	.word	0x08010303
 801019c:	0801014d 	.word	0x0801014d
 80101a0:	0801014d 	.word	0x0801014d
 80101a4:	080102d9 	.word	0x080102d9
 80101a8:	0801014d 	.word	0x0801014d
 80101ac:	0801014d 	.word	0x0801014d
 80101b0:	0801014d 	.word	0x0801014d
 80101b4:	0801014d 	.word	0x0801014d
 80101b8:	08010291 	.word	0x08010291
 80101bc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80101c0:	e7db      	b.n	801017a <_scanf_float+0x92>
 80101c2:	290e      	cmp	r1, #14
 80101c4:	d8c2      	bhi.n	801014c <_scanf_float+0x64>
 80101c6:	a001      	add	r0, pc, #4	@ (adr r0, 80101cc <_scanf_float+0xe4>)
 80101c8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80101cc:	08010281 	.word	0x08010281
 80101d0:	0801014d 	.word	0x0801014d
 80101d4:	08010281 	.word	0x08010281
 80101d8:	08010317 	.word	0x08010317
 80101dc:	0801014d 	.word	0x0801014d
 80101e0:	08010229 	.word	0x08010229
 80101e4:	08010267 	.word	0x08010267
 80101e8:	08010267 	.word	0x08010267
 80101ec:	08010267 	.word	0x08010267
 80101f0:	08010267 	.word	0x08010267
 80101f4:	08010267 	.word	0x08010267
 80101f8:	08010267 	.word	0x08010267
 80101fc:	08010267 	.word	0x08010267
 8010200:	08010267 	.word	0x08010267
 8010204:	08010267 	.word	0x08010267
 8010208:	2b6e      	cmp	r3, #110	@ 0x6e
 801020a:	d809      	bhi.n	8010220 <_scanf_float+0x138>
 801020c:	2b60      	cmp	r3, #96	@ 0x60
 801020e:	d8b2      	bhi.n	8010176 <_scanf_float+0x8e>
 8010210:	2b54      	cmp	r3, #84	@ 0x54
 8010212:	d07b      	beq.n	801030c <_scanf_float+0x224>
 8010214:	2b59      	cmp	r3, #89	@ 0x59
 8010216:	d199      	bne.n	801014c <_scanf_float+0x64>
 8010218:	2d07      	cmp	r5, #7
 801021a:	d197      	bne.n	801014c <_scanf_float+0x64>
 801021c:	2508      	movs	r5, #8
 801021e:	e02c      	b.n	801027a <_scanf_float+0x192>
 8010220:	2b74      	cmp	r3, #116	@ 0x74
 8010222:	d073      	beq.n	801030c <_scanf_float+0x224>
 8010224:	2b79      	cmp	r3, #121	@ 0x79
 8010226:	e7f6      	b.n	8010216 <_scanf_float+0x12e>
 8010228:	6821      	ldr	r1, [r4, #0]
 801022a:	05c8      	lsls	r0, r1, #23
 801022c:	d51b      	bpl.n	8010266 <_scanf_float+0x17e>
 801022e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8010232:	6021      	str	r1, [r4, #0]
 8010234:	f109 0901 	add.w	r9, r9, #1
 8010238:	f1bb 0f00 	cmp.w	fp, #0
 801023c:	d003      	beq.n	8010246 <_scanf_float+0x15e>
 801023e:	3201      	adds	r2, #1
 8010240:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010244:	60a2      	str	r2, [r4, #8]
 8010246:	68a3      	ldr	r3, [r4, #8]
 8010248:	3b01      	subs	r3, #1
 801024a:	60a3      	str	r3, [r4, #8]
 801024c:	6923      	ldr	r3, [r4, #16]
 801024e:	3301      	adds	r3, #1
 8010250:	6123      	str	r3, [r4, #16]
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	3b01      	subs	r3, #1
 8010256:	2b00      	cmp	r3, #0
 8010258:	607b      	str	r3, [r7, #4]
 801025a:	f340 8087 	ble.w	801036c <_scanf_float+0x284>
 801025e:	683b      	ldr	r3, [r7, #0]
 8010260:	3301      	adds	r3, #1
 8010262:	603b      	str	r3, [r7, #0]
 8010264:	e765      	b.n	8010132 <_scanf_float+0x4a>
 8010266:	eb1a 0105 	adds.w	r1, sl, r5
 801026a:	f47f af6f 	bne.w	801014c <_scanf_float+0x64>
 801026e:	6822      	ldr	r2, [r4, #0]
 8010270:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8010274:	6022      	str	r2, [r4, #0]
 8010276:	460d      	mov	r5, r1
 8010278:	468a      	mov	sl, r1
 801027a:	f806 3b01 	strb.w	r3, [r6], #1
 801027e:	e7e2      	b.n	8010246 <_scanf_float+0x15e>
 8010280:	6822      	ldr	r2, [r4, #0]
 8010282:	0610      	lsls	r0, r2, #24
 8010284:	f57f af62 	bpl.w	801014c <_scanf_float+0x64>
 8010288:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801028c:	6022      	str	r2, [r4, #0]
 801028e:	e7f4      	b.n	801027a <_scanf_float+0x192>
 8010290:	f1ba 0f00 	cmp.w	sl, #0
 8010294:	d10e      	bne.n	80102b4 <_scanf_float+0x1cc>
 8010296:	f1b9 0f00 	cmp.w	r9, #0
 801029a:	d10e      	bne.n	80102ba <_scanf_float+0x1d2>
 801029c:	6822      	ldr	r2, [r4, #0]
 801029e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80102a2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80102a6:	d108      	bne.n	80102ba <_scanf_float+0x1d2>
 80102a8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80102ac:	6022      	str	r2, [r4, #0]
 80102ae:	f04f 0a01 	mov.w	sl, #1
 80102b2:	e7e2      	b.n	801027a <_scanf_float+0x192>
 80102b4:	f1ba 0f02 	cmp.w	sl, #2
 80102b8:	d055      	beq.n	8010366 <_scanf_float+0x27e>
 80102ba:	2d01      	cmp	r5, #1
 80102bc:	d002      	beq.n	80102c4 <_scanf_float+0x1dc>
 80102be:	2d04      	cmp	r5, #4
 80102c0:	f47f af44 	bne.w	801014c <_scanf_float+0x64>
 80102c4:	3501      	adds	r5, #1
 80102c6:	b2ed      	uxtb	r5, r5
 80102c8:	e7d7      	b.n	801027a <_scanf_float+0x192>
 80102ca:	f1ba 0f01 	cmp.w	sl, #1
 80102ce:	f47f af3d 	bne.w	801014c <_scanf_float+0x64>
 80102d2:	f04f 0a02 	mov.w	sl, #2
 80102d6:	e7d0      	b.n	801027a <_scanf_float+0x192>
 80102d8:	b97d      	cbnz	r5, 80102fa <_scanf_float+0x212>
 80102da:	f1b9 0f00 	cmp.w	r9, #0
 80102de:	f47f af38 	bne.w	8010152 <_scanf_float+0x6a>
 80102e2:	6822      	ldr	r2, [r4, #0]
 80102e4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80102e8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80102ec:	f040 8101 	bne.w	80104f2 <_scanf_float+0x40a>
 80102f0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80102f4:	6022      	str	r2, [r4, #0]
 80102f6:	2501      	movs	r5, #1
 80102f8:	e7bf      	b.n	801027a <_scanf_float+0x192>
 80102fa:	2d03      	cmp	r5, #3
 80102fc:	d0e2      	beq.n	80102c4 <_scanf_float+0x1dc>
 80102fe:	2d05      	cmp	r5, #5
 8010300:	e7de      	b.n	80102c0 <_scanf_float+0x1d8>
 8010302:	2d02      	cmp	r5, #2
 8010304:	f47f af22 	bne.w	801014c <_scanf_float+0x64>
 8010308:	2503      	movs	r5, #3
 801030a:	e7b6      	b.n	801027a <_scanf_float+0x192>
 801030c:	2d06      	cmp	r5, #6
 801030e:	f47f af1d 	bne.w	801014c <_scanf_float+0x64>
 8010312:	2507      	movs	r5, #7
 8010314:	e7b1      	b.n	801027a <_scanf_float+0x192>
 8010316:	6822      	ldr	r2, [r4, #0]
 8010318:	0591      	lsls	r1, r2, #22
 801031a:	f57f af17 	bpl.w	801014c <_scanf_float+0x64>
 801031e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8010322:	6022      	str	r2, [r4, #0]
 8010324:	f8cd 9008 	str.w	r9, [sp, #8]
 8010328:	e7a7      	b.n	801027a <_scanf_float+0x192>
 801032a:	6822      	ldr	r2, [r4, #0]
 801032c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8010330:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8010334:	d006      	beq.n	8010344 <_scanf_float+0x25c>
 8010336:	0550      	lsls	r0, r2, #21
 8010338:	f57f af08 	bpl.w	801014c <_scanf_float+0x64>
 801033c:	f1b9 0f00 	cmp.w	r9, #0
 8010340:	f000 80d7 	beq.w	80104f2 <_scanf_float+0x40a>
 8010344:	0591      	lsls	r1, r2, #22
 8010346:	bf58      	it	pl
 8010348:	9902      	ldrpl	r1, [sp, #8]
 801034a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801034e:	bf58      	it	pl
 8010350:	eba9 0101 	subpl.w	r1, r9, r1
 8010354:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8010358:	bf58      	it	pl
 801035a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801035e:	6022      	str	r2, [r4, #0]
 8010360:	f04f 0900 	mov.w	r9, #0
 8010364:	e789      	b.n	801027a <_scanf_float+0x192>
 8010366:	f04f 0a03 	mov.w	sl, #3
 801036a:	e786      	b.n	801027a <_scanf_float+0x192>
 801036c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010370:	4639      	mov	r1, r7
 8010372:	4640      	mov	r0, r8
 8010374:	4798      	blx	r3
 8010376:	2800      	cmp	r0, #0
 8010378:	f43f aedb 	beq.w	8010132 <_scanf_float+0x4a>
 801037c:	e6e6      	b.n	801014c <_scanf_float+0x64>
 801037e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010382:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8010386:	463a      	mov	r2, r7
 8010388:	4640      	mov	r0, r8
 801038a:	4798      	blx	r3
 801038c:	6923      	ldr	r3, [r4, #16]
 801038e:	3b01      	subs	r3, #1
 8010390:	6123      	str	r3, [r4, #16]
 8010392:	e6e8      	b.n	8010166 <_scanf_float+0x7e>
 8010394:	1e6b      	subs	r3, r5, #1
 8010396:	2b06      	cmp	r3, #6
 8010398:	d824      	bhi.n	80103e4 <_scanf_float+0x2fc>
 801039a:	2d02      	cmp	r5, #2
 801039c:	d836      	bhi.n	801040c <_scanf_float+0x324>
 801039e:	9b01      	ldr	r3, [sp, #4]
 80103a0:	429e      	cmp	r6, r3
 80103a2:	f67f aee4 	bls.w	801016e <_scanf_float+0x86>
 80103a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80103aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80103ae:	463a      	mov	r2, r7
 80103b0:	4640      	mov	r0, r8
 80103b2:	4798      	blx	r3
 80103b4:	6923      	ldr	r3, [r4, #16]
 80103b6:	3b01      	subs	r3, #1
 80103b8:	6123      	str	r3, [r4, #16]
 80103ba:	e7f0      	b.n	801039e <_scanf_float+0x2b6>
 80103bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80103c0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80103c4:	463a      	mov	r2, r7
 80103c6:	4640      	mov	r0, r8
 80103c8:	4798      	blx	r3
 80103ca:	6923      	ldr	r3, [r4, #16]
 80103cc:	3b01      	subs	r3, #1
 80103ce:	6123      	str	r3, [r4, #16]
 80103d0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80103d4:	fa5f fa8a 	uxtb.w	sl, sl
 80103d8:	f1ba 0f02 	cmp.w	sl, #2
 80103dc:	d1ee      	bne.n	80103bc <_scanf_float+0x2d4>
 80103de:	3d03      	subs	r5, #3
 80103e0:	b2ed      	uxtb	r5, r5
 80103e2:	1b76      	subs	r6, r6, r5
 80103e4:	6823      	ldr	r3, [r4, #0]
 80103e6:	05da      	lsls	r2, r3, #23
 80103e8:	d530      	bpl.n	801044c <_scanf_float+0x364>
 80103ea:	055b      	lsls	r3, r3, #21
 80103ec:	d511      	bpl.n	8010412 <_scanf_float+0x32a>
 80103ee:	9b01      	ldr	r3, [sp, #4]
 80103f0:	429e      	cmp	r6, r3
 80103f2:	f67f aebc 	bls.w	801016e <_scanf_float+0x86>
 80103f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80103fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80103fe:	463a      	mov	r2, r7
 8010400:	4640      	mov	r0, r8
 8010402:	4798      	blx	r3
 8010404:	6923      	ldr	r3, [r4, #16]
 8010406:	3b01      	subs	r3, #1
 8010408:	6123      	str	r3, [r4, #16]
 801040a:	e7f0      	b.n	80103ee <_scanf_float+0x306>
 801040c:	46aa      	mov	sl, r5
 801040e:	46b3      	mov	fp, r6
 8010410:	e7de      	b.n	80103d0 <_scanf_float+0x2e8>
 8010412:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8010416:	6923      	ldr	r3, [r4, #16]
 8010418:	2965      	cmp	r1, #101	@ 0x65
 801041a:	f103 33ff 	add.w	r3, r3, #4294967295
 801041e:	f106 35ff 	add.w	r5, r6, #4294967295
 8010422:	6123      	str	r3, [r4, #16]
 8010424:	d00c      	beq.n	8010440 <_scanf_float+0x358>
 8010426:	2945      	cmp	r1, #69	@ 0x45
 8010428:	d00a      	beq.n	8010440 <_scanf_float+0x358>
 801042a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801042e:	463a      	mov	r2, r7
 8010430:	4640      	mov	r0, r8
 8010432:	4798      	blx	r3
 8010434:	6923      	ldr	r3, [r4, #16]
 8010436:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801043a:	3b01      	subs	r3, #1
 801043c:	1eb5      	subs	r5, r6, #2
 801043e:	6123      	str	r3, [r4, #16]
 8010440:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8010444:	463a      	mov	r2, r7
 8010446:	4640      	mov	r0, r8
 8010448:	4798      	blx	r3
 801044a:	462e      	mov	r6, r5
 801044c:	6822      	ldr	r2, [r4, #0]
 801044e:	f012 0210 	ands.w	r2, r2, #16
 8010452:	d001      	beq.n	8010458 <_scanf_float+0x370>
 8010454:	2000      	movs	r0, #0
 8010456:	e68b      	b.n	8010170 <_scanf_float+0x88>
 8010458:	7032      	strb	r2, [r6, #0]
 801045a:	6823      	ldr	r3, [r4, #0]
 801045c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8010460:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010464:	d11a      	bne.n	801049c <_scanf_float+0x3b4>
 8010466:	9b02      	ldr	r3, [sp, #8]
 8010468:	454b      	cmp	r3, r9
 801046a:	eba3 0209 	sub.w	r2, r3, r9
 801046e:	d121      	bne.n	80104b4 <_scanf_float+0x3cc>
 8010470:	9901      	ldr	r1, [sp, #4]
 8010472:	2200      	movs	r2, #0
 8010474:	4640      	mov	r0, r8
 8010476:	f002 fc49 	bl	8012d0c <_strtod_r>
 801047a:	9b03      	ldr	r3, [sp, #12]
 801047c:	6821      	ldr	r1, [r4, #0]
 801047e:	681b      	ldr	r3, [r3, #0]
 8010480:	f011 0f02 	tst.w	r1, #2
 8010484:	f103 0204 	add.w	r2, r3, #4
 8010488:	d01f      	beq.n	80104ca <_scanf_float+0x3e2>
 801048a:	9903      	ldr	r1, [sp, #12]
 801048c:	600a      	str	r2, [r1, #0]
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	ed83 0b00 	vstr	d0, [r3]
 8010494:	68e3      	ldr	r3, [r4, #12]
 8010496:	3301      	adds	r3, #1
 8010498:	60e3      	str	r3, [r4, #12]
 801049a:	e7db      	b.n	8010454 <_scanf_float+0x36c>
 801049c:	9b04      	ldr	r3, [sp, #16]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d0e6      	beq.n	8010470 <_scanf_float+0x388>
 80104a2:	9905      	ldr	r1, [sp, #20]
 80104a4:	230a      	movs	r3, #10
 80104a6:	3101      	adds	r1, #1
 80104a8:	4640      	mov	r0, r8
 80104aa:	f002 fcaf 	bl	8012e0c <_strtol_r>
 80104ae:	9b04      	ldr	r3, [sp, #16]
 80104b0:	9e05      	ldr	r6, [sp, #20]
 80104b2:	1ac2      	subs	r2, r0, r3
 80104b4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80104b8:	429e      	cmp	r6, r3
 80104ba:	bf28      	it	cs
 80104bc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80104c0:	490d      	ldr	r1, [pc, #52]	@ (80104f8 <_scanf_float+0x410>)
 80104c2:	4630      	mov	r0, r6
 80104c4:	f000 f960 	bl	8010788 <siprintf>
 80104c8:	e7d2      	b.n	8010470 <_scanf_float+0x388>
 80104ca:	f011 0f04 	tst.w	r1, #4
 80104ce:	9903      	ldr	r1, [sp, #12]
 80104d0:	600a      	str	r2, [r1, #0]
 80104d2:	d1dc      	bne.n	801048e <_scanf_float+0x3a6>
 80104d4:	eeb4 0b40 	vcmp.f64	d0, d0
 80104d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104dc:	681d      	ldr	r5, [r3, #0]
 80104de:	d705      	bvc.n	80104ec <_scanf_float+0x404>
 80104e0:	4806      	ldr	r0, [pc, #24]	@ (80104fc <_scanf_float+0x414>)
 80104e2:	f000 fb81 	bl	8010be8 <nanf>
 80104e6:	ed85 0a00 	vstr	s0, [r5]
 80104ea:	e7d3      	b.n	8010494 <_scanf_float+0x3ac>
 80104ec:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80104f0:	e7f9      	b.n	80104e6 <_scanf_float+0x3fe>
 80104f2:	f04f 0900 	mov.w	r9, #0
 80104f6:	e630      	b.n	801015a <_scanf_float+0x72>
 80104f8:	080140e4 	.word	0x080140e4
 80104fc:	080140af 	.word	0x080140af

08010500 <std>:
 8010500:	2300      	movs	r3, #0
 8010502:	b510      	push	{r4, lr}
 8010504:	4604      	mov	r4, r0
 8010506:	e9c0 3300 	strd	r3, r3, [r0]
 801050a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801050e:	6083      	str	r3, [r0, #8]
 8010510:	8181      	strh	r1, [r0, #12]
 8010512:	6643      	str	r3, [r0, #100]	@ 0x64
 8010514:	81c2      	strh	r2, [r0, #14]
 8010516:	6183      	str	r3, [r0, #24]
 8010518:	4619      	mov	r1, r3
 801051a:	2208      	movs	r2, #8
 801051c:	305c      	adds	r0, #92	@ 0x5c
 801051e:	f000 fa2b 	bl	8010978 <memset>
 8010522:	4b0d      	ldr	r3, [pc, #52]	@ (8010558 <std+0x58>)
 8010524:	6263      	str	r3, [r4, #36]	@ 0x24
 8010526:	4b0d      	ldr	r3, [pc, #52]	@ (801055c <std+0x5c>)
 8010528:	62a3      	str	r3, [r4, #40]	@ 0x28
 801052a:	4b0d      	ldr	r3, [pc, #52]	@ (8010560 <std+0x60>)
 801052c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801052e:	4b0d      	ldr	r3, [pc, #52]	@ (8010564 <std+0x64>)
 8010530:	6323      	str	r3, [r4, #48]	@ 0x30
 8010532:	4b0d      	ldr	r3, [pc, #52]	@ (8010568 <std+0x68>)
 8010534:	6224      	str	r4, [r4, #32]
 8010536:	429c      	cmp	r4, r3
 8010538:	d006      	beq.n	8010548 <std+0x48>
 801053a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801053e:	4294      	cmp	r4, r2
 8010540:	d002      	beq.n	8010548 <std+0x48>
 8010542:	33d0      	adds	r3, #208	@ 0xd0
 8010544:	429c      	cmp	r4, r3
 8010546:	d105      	bne.n	8010554 <std+0x54>
 8010548:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801054c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010550:	f000 bb38 	b.w	8010bc4 <__retarget_lock_init_recursive>
 8010554:	bd10      	pop	{r4, pc}
 8010556:	bf00      	nop
 8010558:	080107c9 	.word	0x080107c9
 801055c:	080107eb 	.word	0x080107eb
 8010560:	08010823 	.word	0x08010823
 8010564:	08010847 	.word	0x08010847
 8010568:	24004e3c 	.word	0x24004e3c

0801056c <stdio_exit_handler>:
 801056c:	4a02      	ldr	r2, [pc, #8]	@ (8010578 <stdio_exit_handler+0xc>)
 801056e:	4903      	ldr	r1, [pc, #12]	@ (801057c <stdio_exit_handler+0x10>)
 8010570:	4803      	ldr	r0, [pc, #12]	@ (8010580 <stdio_exit_handler+0x14>)
 8010572:	f000 b87b 	b.w	801066c <_fwalk_sglue>
 8010576:	bf00      	nop
 8010578:	24000014 	.word	0x24000014
 801057c:	0801344d 	.word	0x0801344d
 8010580:	24000024 	.word	0x24000024

08010584 <cleanup_stdio>:
 8010584:	6841      	ldr	r1, [r0, #4]
 8010586:	4b0c      	ldr	r3, [pc, #48]	@ (80105b8 <cleanup_stdio+0x34>)
 8010588:	4299      	cmp	r1, r3
 801058a:	b510      	push	{r4, lr}
 801058c:	4604      	mov	r4, r0
 801058e:	d001      	beq.n	8010594 <cleanup_stdio+0x10>
 8010590:	f002 ff5c 	bl	801344c <_fflush_r>
 8010594:	68a1      	ldr	r1, [r4, #8]
 8010596:	4b09      	ldr	r3, [pc, #36]	@ (80105bc <cleanup_stdio+0x38>)
 8010598:	4299      	cmp	r1, r3
 801059a:	d002      	beq.n	80105a2 <cleanup_stdio+0x1e>
 801059c:	4620      	mov	r0, r4
 801059e:	f002 ff55 	bl	801344c <_fflush_r>
 80105a2:	68e1      	ldr	r1, [r4, #12]
 80105a4:	4b06      	ldr	r3, [pc, #24]	@ (80105c0 <cleanup_stdio+0x3c>)
 80105a6:	4299      	cmp	r1, r3
 80105a8:	d004      	beq.n	80105b4 <cleanup_stdio+0x30>
 80105aa:	4620      	mov	r0, r4
 80105ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105b0:	f002 bf4c 	b.w	801344c <_fflush_r>
 80105b4:	bd10      	pop	{r4, pc}
 80105b6:	bf00      	nop
 80105b8:	24004e3c 	.word	0x24004e3c
 80105bc:	24004ea4 	.word	0x24004ea4
 80105c0:	24004f0c 	.word	0x24004f0c

080105c4 <global_stdio_init.part.0>:
 80105c4:	b510      	push	{r4, lr}
 80105c6:	4b0b      	ldr	r3, [pc, #44]	@ (80105f4 <global_stdio_init.part.0+0x30>)
 80105c8:	4c0b      	ldr	r4, [pc, #44]	@ (80105f8 <global_stdio_init.part.0+0x34>)
 80105ca:	4a0c      	ldr	r2, [pc, #48]	@ (80105fc <global_stdio_init.part.0+0x38>)
 80105cc:	601a      	str	r2, [r3, #0]
 80105ce:	4620      	mov	r0, r4
 80105d0:	2200      	movs	r2, #0
 80105d2:	2104      	movs	r1, #4
 80105d4:	f7ff ff94 	bl	8010500 <std>
 80105d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80105dc:	2201      	movs	r2, #1
 80105de:	2109      	movs	r1, #9
 80105e0:	f7ff ff8e 	bl	8010500 <std>
 80105e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80105e8:	2202      	movs	r2, #2
 80105ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105ee:	2112      	movs	r1, #18
 80105f0:	f7ff bf86 	b.w	8010500 <std>
 80105f4:	24004f74 	.word	0x24004f74
 80105f8:	24004e3c 	.word	0x24004e3c
 80105fc:	0801056d 	.word	0x0801056d

08010600 <__sfp_lock_acquire>:
 8010600:	4801      	ldr	r0, [pc, #4]	@ (8010608 <__sfp_lock_acquire+0x8>)
 8010602:	f000 bae0 	b.w	8010bc6 <__retarget_lock_acquire_recursive>
 8010606:	bf00      	nop
 8010608:	24004f7d 	.word	0x24004f7d

0801060c <__sfp_lock_release>:
 801060c:	4801      	ldr	r0, [pc, #4]	@ (8010614 <__sfp_lock_release+0x8>)
 801060e:	f000 badb 	b.w	8010bc8 <__retarget_lock_release_recursive>
 8010612:	bf00      	nop
 8010614:	24004f7d 	.word	0x24004f7d

08010618 <__sinit>:
 8010618:	b510      	push	{r4, lr}
 801061a:	4604      	mov	r4, r0
 801061c:	f7ff fff0 	bl	8010600 <__sfp_lock_acquire>
 8010620:	6a23      	ldr	r3, [r4, #32]
 8010622:	b11b      	cbz	r3, 801062c <__sinit+0x14>
 8010624:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010628:	f7ff bff0 	b.w	801060c <__sfp_lock_release>
 801062c:	4b04      	ldr	r3, [pc, #16]	@ (8010640 <__sinit+0x28>)
 801062e:	6223      	str	r3, [r4, #32]
 8010630:	4b04      	ldr	r3, [pc, #16]	@ (8010644 <__sinit+0x2c>)
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	2b00      	cmp	r3, #0
 8010636:	d1f5      	bne.n	8010624 <__sinit+0xc>
 8010638:	f7ff ffc4 	bl	80105c4 <global_stdio_init.part.0>
 801063c:	e7f2      	b.n	8010624 <__sinit+0xc>
 801063e:	bf00      	nop
 8010640:	08010585 	.word	0x08010585
 8010644:	24004f74 	.word	0x24004f74

08010648 <fiprintf>:
 8010648:	b40e      	push	{r1, r2, r3}
 801064a:	b503      	push	{r0, r1, lr}
 801064c:	4601      	mov	r1, r0
 801064e:	ab03      	add	r3, sp, #12
 8010650:	4805      	ldr	r0, [pc, #20]	@ (8010668 <fiprintf+0x20>)
 8010652:	f853 2b04 	ldr.w	r2, [r3], #4
 8010656:	6800      	ldr	r0, [r0, #0]
 8010658:	9301      	str	r3, [sp, #4]
 801065a:	f002 fd5b 	bl	8013114 <_vfiprintf_r>
 801065e:	b002      	add	sp, #8
 8010660:	f85d eb04 	ldr.w	lr, [sp], #4
 8010664:	b003      	add	sp, #12
 8010666:	4770      	bx	lr
 8010668:	24000020 	.word	0x24000020

0801066c <_fwalk_sglue>:
 801066c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010670:	4607      	mov	r7, r0
 8010672:	4688      	mov	r8, r1
 8010674:	4614      	mov	r4, r2
 8010676:	2600      	movs	r6, #0
 8010678:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801067c:	f1b9 0901 	subs.w	r9, r9, #1
 8010680:	d505      	bpl.n	801068e <_fwalk_sglue+0x22>
 8010682:	6824      	ldr	r4, [r4, #0]
 8010684:	2c00      	cmp	r4, #0
 8010686:	d1f7      	bne.n	8010678 <_fwalk_sglue+0xc>
 8010688:	4630      	mov	r0, r6
 801068a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801068e:	89ab      	ldrh	r3, [r5, #12]
 8010690:	2b01      	cmp	r3, #1
 8010692:	d907      	bls.n	80106a4 <_fwalk_sglue+0x38>
 8010694:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010698:	3301      	adds	r3, #1
 801069a:	d003      	beq.n	80106a4 <_fwalk_sglue+0x38>
 801069c:	4629      	mov	r1, r5
 801069e:	4638      	mov	r0, r7
 80106a0:	47c0      	blx	r8
 80106a2:	4306      	orrs	r6, r0
 80106a4:	3568      	adds	r5, #104	@ 0x68
 80106a6:	e7e9      	b.n	801067c <_fwalk_sglue+0x10>

080106a8 <iprintf>:
 80106a8:	b40f      	push	{r0, r1, r2, r3}
 80106aa:	b507      	push	{r0, r1, r2, lr}
 80106ac:	4906      	ldr	r1, [pc, #24]	@ (80106c8 <iprintf+0x20>)
 80106ae:	ab04      	add	r3, sp, #16
 80106b0:	6808      	ldr	r0, [r1, #0]
 80106b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80106b6:	6881      	ldr	r1, [r0, #8]
 80106b8:	9301      	str	r3, [sp, #4]
 80106ba:	f002 fd2b 	bl	8013114 <_vfiprintf_r>
 80106be:	b003      	add	sp, #12
 80106c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80106c4:	b004      	add	sp, #16
 80106c6:	4770      	bx	lr
 80106c8:	24000020 	.word	0x24000020

080106cc <_puts_r>:
 80106cc:	6a03      	ldr	r3, [r0, #32]
 80106ce:	b570      	push	{r4, r5, r6, lr}
 80106d0:	6884      	ldr	r4, [r0, #8]
 80106d2:	4605      	mov	r5, r0
 80106d4:	460e      	mov	r6, r1
 80106d6:	b90b      	cbnz	r3, 80106dc <_puts_r+0x10>
 80106d8:	f7ff ff9e 	bl	8010618 <__sinit>
 80106dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80106de:	07db      	lsls	r3, r3, #31
 80106e0:	d405      	bmi.n	80106ee <_puts_r+0x22>
 80106e2:	89a3      	ldrh	r3, [r4, #12]
 80106e4:	0598      	lsls	r0, r3, #22
 80106e6:	d402      	bmi.n	80106ee <_puts_r+0x22>
 80106e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80106ea:	f000 fa6c 	bl	8010bc6 <__retarget_lock_acquire_recursive>
 80106ee:	89a3      	ldrh	r3, [r4, #12]
 80106f0:	0719      	lsls	r1, r3, #28
 80106f2:	d502      	bpl.n	80106fa <_puts_r+0x2e>
 80106f4:	6923      	ldr	r3, [r4, #16]
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	d135      	bne.n	8010766 <_puts_r+0x9a>
 80106fa:	4621      	mov	r1, r4
 80106fc:	4628      	mov	r0, r5
 80106fe:	f000 f8e5 	bl	80108cc <__swsetup_r>
 8010702:	b380      	cbz	r0, 8010766 <_puts_r+0x9a>
 8010704:	f04f 35ff 	mov.w	r5, #4294967295
 8010708:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801070a:	07da      	lsls	r2, r3, #31
 801070c:	d405      	bmi.n	801071a <_puts_r+0x4e>
 801070e:	89a3      	ldrh	r3, [r4, #12]
 8010710:	059b      	lsls	r3, r3, #22
 8010712:	d402      	bmi.n	801071a <_puts_r+0x4e>
 8010714:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010716:	f000 fa57 	bl	8010bc8 <__retarget_lock_release_recursive>
 801071a:	4628      	mov	r0, r5
 801071c:	bd70      	pop	{r4, r5, r6, pc}
 801071e:	2b00      	cmp	r3, #0
 8010720:	da04      	bge.n	801072c <_puts_r+0x60>
 8010722:	69a2      	ldr	r2, [r4, #24]
 8010724:	429a      	cmp	r2, r3
 8010726:	dc17      	bgt.n	8010758 <_puts_r+0x8c>
 8010728:	290a      	cmp	r1, #10
 801072a:	d015      	beq.n	8010758 <_puts_r+0x8c>
 801072c:	6823      	ldr	r3, [r4, #0]
 801072e:	1c5a      	adds	r2, r3, #1
 8010730:	6022      	str	r2, [r4, #0]
 8010732:	7019      	strb	r1, [r3, #0]
 8010734:	68a3      	ldr	r3, [r4, #8]
 8010736:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801073a:	3b01      	subs	r3, #1
 801073c:	60a3      	str	r3, [r4, #8]
 801073e:	2900      	cmp	r1, #0
 8010740:	d1ed      	bne.n	801071e <_puts_r+0x52>
 8010742:	2b00      	cmp	r3, #0
 8010744:	da11      	bge.n	801076a <_puts_r+0x9e>
 8010746:	4622      	mov	r2, r4
 8010748:	210a      	movs	r1, #10
 801074a:	4628      	mov	r0, r5
 801074c:	f000 f87f 	bl	801084e <__swbuf_r>
 8010750:	3001      	adds	r0, #1
 8010752:	d0d7      	beq.n	8010704 <_puts_r+0x38>
 8010754:	250a      	movs	r5, #10
 8010756:	e7d7      	b.n	8010708 <_puts_r+0x3c>
 8010758:	4622      	mov	r2, r4
 801075a:	4628      	mov	r0, r5
 801075c:	f000 f877 	bl	801084e <__swbuf_r>
 8010760:	3001      	adds	r0, #1
 8010762:	d1e7      	bne.n	8010734 <_puts_r+0x68>
 8010764:	e7ce      	b.n	8010704 <_puts_r+0x38>
 8010766:	3e01      	subs	r6, #1
 8010768:	e7e4      	b.n	8010734 <_puts_r+0x68>
 801076a:	6823      	ldr	r3, [r4, #0]
 801076c:	1c5a      	adds	r2, r3, #1
 801076e:	6022      	str	r2, [r4, #0]
 8010770:	220a      	movs	r2, #10
 8010772:	701a      	strb	r2, [r3, #0]
 8010774:	e7ee      	b.n	8010754 <_puts_r+0x88>
	...

08010778 <puts>:
 8010778:	4b02      	ldr	r3, [pc, #8]	@ (8010784 <puts+0xc>)
 801077a:	4601      	mov	r1, r0
 801077c:	6818      	ldr	r0, [r3, #0]
 801077e:	f7ff bfa5 	b.w	80106cc <_puts_r>
 8010782:	bf00      	nop
 8010784:	24000020 	.word	0x24000020

08010788 <siprintf>:
 8010788:	b40e      	push	{r1, r2, r3}
 801078a:	b500      	push	{lr}
 801078c:	b09c      	sub	sp, #112	@ 0x70
 801078e:	ab1d      	add	r3, sp, #116	@ 0x74
 8010790:	9002      	str	r0, [sp, #8]
 8010792:	9006      	str	r0, [sp, #24]
 8010794:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010798:	4809      	ldr	r0, [pc, #36]	@ (80107c0 <siprintf+0x38>)
 801079a:	9107      	str	r1, [sp, #28]
 801079c:	9104      	str	r1, [sp, #16]
 801079e:	4909      	ldr	r1, [pc, #36]	@ (80107c4 <siprintf+0x3c>)
 80107a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80107a4:	9105      	str	r1, [sp, #20]
 80107a6:	6800      	ldr	r0, [r0, #0]
 80107a8:	9301      	str	r3, [sp, #4]
 80107aa:	a902      	add	r1, sp, #8
 80107ac:	f002 fb8c 	bl	8012ec8 <_svfiprintf_r>
 80107b0:	9b02      	ldr	r3, [sp, #8]
 80107b2:	2200      	movs	r2, #0
 80107b4:	701a      	strb	r2, [r3, #0]
 80107b6:	b01c      	add	sp, #112	@ 0x70
 80107b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80107bc:	b003      	add	sp, #12
 80107be:	4770      	bx	lr
 80107c0:	24000020 	.word	0x24000020
 80107c4:	ffff0208 	.word	0xffff0208

080107c8 <__sread>:
 80107c8:	b510      	push	{r4, lr}
 80107ca:	460c      	mov	r4, r1
 80107cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107d0:	f000 f986 	bl	8010ae0 <_read_r>
 80107d4:	2800      	cmp	r0, #0
 80107d6:	bfab      	itete	ge
 80107d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80107da:	89a3      	ldrhlt	r3, [r4, #12]
 80107dc:	181b      	addge	r3, r3, r0
 80107de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80107e2:	bfac      	ite	ge
 80107e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80107e6:	81a3      	strhlt	r3, [r4, #12]
 80107e8:	bd10      	pop	{r4, pc}

080107ea <__swrite>:
 80107ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107ee:	461f      	mov	r7, r3
 80107f0:	898b      	ldrh	r3, [r1, #12]
 80107f2:	05db      	lsls	r3, r3, #23
 80107f4:	4605      	mov	r5, r0
 80107f6:	460c      	mov	r4, r1
 80107f8:	4616      	mov	r6, r2
 80107fa:	d505      	bpl.n	8010808 <__swrite+0x1e>
 80107fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010800:	2302      	movs	r3, #2
 8010802:	2200      	movs	r2, #0
 8010804:	f000 f95a 	bl	8010abc <_lseek_r>
 8010808:	89a3      	ldrh	r3, [r4, #12]
 801080a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801080e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010812:	81a3      	strh	r3, [r4, #12]
 8010814:	4632      	mov	r2, r6
 8010816:	463b      	mov	r3, r7
 8010818:	4628      	mov	r0, r5
 801081a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801081e:	f000 b995 	b.w	8010b4c <_write_r>

08010822 <__sseek>:
 8010822:	b510      	push	{r4, lr}
 8010824:	460c      	mov	r4, r1
 8010826:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801082a:	f000 f947 	bl	8010abc <_lseek_r>
 801082e:	1c43      	adds	r3, r0, #1
 8010830:	89a3      	ldrh	r3, [r4, #12]
 8010832:	bf15      	itete	ne
 8010834:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010836:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801083a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801083e:	81a3      	strheq	r3, [r4, #12]
 8010840:	bf18      	it	ne
 8010842:	81a3      	strhne	r3, [r4, #12]
 8010844:	bd10      	pop	{r4, pc}

08010846 <__sclose>:
 8010846:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801084a:	f000 b8d1 	b.w	80109f0 <_close_r>

0801084e <__swbuf_r>:
 801084e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010850:	460e      	mov	r6, r1
 8010852:	4614      	mov	r4, r2
 8010854:	4605      	mov	r5, r0
 8010856:	b118      	cbz	r0, 8010860 <__swbuf_r+0x12>
 8010858:	6a03      	ldr	r3, [r0, #32]
 801085a:	b90b      	cbnz	r3, 8010860 <__swbuf_r+0x12>
 801085c:	f7ff fedc 	bl	8010618 <__sinit>
 8010860:	69a3      	ldr	r3, [r4, #24]
 8010862:	60a3      	str	r3, [r4, #8]
 8010864:	89a3      	ldrh	r3, [r4, #12]
 8010866:	071a      	lsls	r2, r3, #28
 8010868:	d501      	bpl.n	801086e <__swbuf_r+0x20>
 801086a:	6923      	ldr	r3, [r4, #16]
 801086c:	b943      	cbnz	r3, 8010880 <__swbuf_r+0x32>
 801086e:	4621      	mov	r1, r4
 8010870:	4628      	mov	r0, r5
 8010872:	f000 f82b 	bl	80108cc <__swsetup_r>
 8010876:	b118      	cbz	r0, 8010880 <__swbuf_r+0x32>
 8010878:	f04f 37ff 	mov.w	r7, #4294967295
 801087c:	4638      	mov	r0, r7
 801087e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010880:	6823      	ldr	r3, [r4, #0]
 8010882:	6922      	ldr	r2, [r4, #16]
 8010884:	1a98      	subs	r0, r3, r2
 8010886:	6963      	ldr	r3, [r4, #20]
 8010888:	b2f6      	uxtb	r6, r6
 801088a:	4283      	cmp	r3, r0
 801088c:	4637      	mov	r7, r6
 801088e:	dc05      	bgt.n	801089c <__swbuf_r+0x4e>
 8010890:	4621      	mov	r1, r4
 8010892:	4628      	mov	r0, r5
 8010894:	f002 fdda 	bl	801344c <_fflush_r>
 8010898:	2800      	cmp	r0, #0
 801089a:	d1ed      	bne.n	8010878 <__swbuf_r+0x2a>
 801089c:	68a3      	ldr	r3, [r4, #8]
 801089e:	3b01      	subs	r3, #1
 80108a0:	60a3      	str	r3, [r4, #8]
 80108a2:	6823      	ldr	r3, [r4, #0]
 80108a4:	1c5a      	adds	r2, r3, #1
 80108a6:	6022      	str	r2, [r4, #0]
 80108a8:	701e      	strb	r6, [r3, #0]
 80108aa:	6962      	ldr	r2, [r4, #20]
 80108ac:	1c43      	adds	r3, r0, #1
 80108ae:	429a      	cmp	r2, r3
 80108b0:	d004      	beq.n	80108bc <__swbuf_r+0x6e>
 80108b2:	89a3      	ldrh	r3, [r4, #12]
 80108b4:	07db      	lsls	r3, r3, #31
 80108b6:	d5e1      	bpl.n	801087c <__swbuf_r+0x2e>
 80108b8:	2e0a      	cmp	r6, #10
 80108ba:	d1df      	bne.n	801087c <__swbuf_r+0x2e>
 80108bc:	4621      	mov	r1, r4
 80108be:	4628      	mov	r0, r5
 80108c0:	f002 fdc4 	bl	801344c <_fflush_r>
 80108c4:	2800      	cmp	r0, #0
 80108c6:	d0d9      	beq.n	801087c <__swbuf_r+0x2e>
 80108c8:	e7d6      	b.n	8010878 <__swbuf_r+0x2a>
	...

080108cc <__swsetup_r>:
 80108cc:	b538      	push	{r3, r4, r5, lr}
 80108ce:	4b29      	ldr	r3, [pc, #164]	@ (8010974 <__swsetup_r+0xa8>)
 80108d0:	4605      	mov	r5, r0
 80108d2:	6818      	ldr	r0, [r3, #0]
 80108d4:	460c      	mov	r4, r1
 80108d6:	b118      	cbz	r0, 80108e0 <__swsetup_r+0x14>
 80108d8:	6a03      	ldr	r3, [r0, #32]
 80108da:	b90b      	cbnz	r3, 80108e0 <__swsetup_r+0x14>
 80108dc:	f7ff fe9c 	bl	8010618 <__sinit>
 80108e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108e4:	0719      	lsls	r1, r3, #28
 80108e6:	d422      	bmi.n	801092e <__swsetup_r+0x62>
 80108e8:	06da      	lsls	r2, r3, #27
 80108ea:	d407      	bmi.n	80108fc <__swsetup_r+0x30>
 80108ec:	2209      	movs	r2, #9
 80108ee:	602a      	str	r2, [r5, #0]
 80108f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80108f4:	81a3      	strh	r3, [r4, #12]
 80108f6:	f04f 30ff 	mov.w	r0, #4294967295
 80108fa:	e033      	b.n	8010964 <__swsetup_r+0x98>
 80108fc:	0758      	lsls	r0, r3, #29
 80108fe:	d512      	bpl.n	8010926 <__swsetup_r+0x5a>
 8010900:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010902:	b141      	cbz	r1, 8010916 <__swsetup_r+0x4a>
 8010904:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010908:	4299      	cmp	r1, r3
 801090a:	d002      	beq.n	8010912 <__swsetup_r+0x46>
 801090c:	4628      	mov	r0, r5
 801090e:	f000 ff51 	bl	80117b4 <_free_r>
 8010912:	2300      	movs	r3, #0
 8010914:	6363      	str	r3, [r4, #52]	@ 0x34
 8010916:	89a3      	ldrh	r3, [r4, #12]
 8010918:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801091c:	81a3      	strh	r3, [r4, #12]
 801091e:	2300      	movs	r3, #0
 8010920:	6063      	str	r3, [r4, #4]
 8010922:	6923      	ldr	r3, [r4, #16]
 8010924:	6023      	str	r3, [r4, #0]
 8010926:	89a3      	ldrh	r3, [r4, #12]
 8010928:	f043 0308 	orr.w	r3, r3, #8
 801092c:	81a3      	strh	r3, [r4, #12]
 801092e:	6923      	ldr	r3, [r4, #16]
 8010930:	b94b      	cbnz	r3, 8010946 <__swsetup_r+0x7a>
 8010932:	89a3      	ldrh	r3, [r4, #12]
 8010934:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010938:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801093c:	d003      	beq.n	8010946 <__swsetup_r+0x7a>
 801093e:	4621      	mov	r1, r4
 8010940:	4628      	mov	r0, r5
 8010942:	f002 fdd1 	bl	80134e8 <__smakebuf_r>
 8010946:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801094a:	f013 0201 	ands.w	r2, r3, #1
 801094e:	d00a      	beq.n	8010966 <__swsetup_r+0x9a>
 8010950:	2200      	movs	r2, #0
 8010952:	60a2      	str	r2, [r4, #8]
 8010954:	6962      	ldr	r2, [r4, #20]
 8010956:	4252      	negs	r2, r2
 8010958:	61a2      	str	r2, [r4, #24]
 801095a:	6922      	ldr	r2, [r4, #16]
 801095c:	b942      	cbnz	r2, 8010970 <__swsetup_r+0xa4>
 801095e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010962:	d1c5      	bne.n	80108f0 <__swsetup_r+0x24>
 8010964:	bd38      	pop	{r3, r4, r5, pc}
 8010966:	0799      	lsls	r1, r3, #30
 8010968:	bf58      	it	pl
 801096a:	6962      	ldrpl	r2, [r4, #20]
 801096c:	60a2      	str	r2, [r4, #8]
 801096e:	e7f4      	b.n	801095a <__swsetup_r+0x8e>
 8010970:	2000      	movs	r0, #0
 8010972:	e7f7      	b.n	8010964 <__swsetup_r+0x98>
 8010974:	24000020 	.word	0x24000020

08010978 <memset>:
 8010978:	4402      	add	r2, r0
 801097a:	4603      	mov	r3, r0
 801097c:	4293      	cmp	r3, r2
 801097e:	d100      	bne.n	8010982 <memset+0xa>
 8010980:	4770      	bx	lr
 8010982:	f803 1b01 	strb.w	r1, [r3], #1
 8010986:	e7f9      	b.n	801097c <memset+0x4>

08010988 <_raise_r>:
 8010988:	291f      	cmp	r1, #31
 801098a:	b538      	push	{r3, r4, r5, lr}
 801098c:	4605      	mov	r5, r0
 801098e:	460c      	mov	r4, r1
 8010990:	d904      	bls.n	801099c <_raise_r+0x14>
 8010992:	2316      	movs	r3, #22
 8010994:	6003      	str	r3, [r0, #0]
 8010996:	f04f 30ff 	mov.w	r0, #4294967295
 801099a:	bd38      	pop	{r3, r4, r5, pc}
 801099c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801099e:	b112      	cbz	r2, 80109a6 <_raise_r+0x1e>
 80109a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80109a4:	b94b      	cbnz	r3, 80109ba <_raise_r+0x32>
 80109a6:	4628      	mov	r0, r5
 80109a8:	f000 f8be 	bl	8010b28 <_getpid_r>
 80109ac:	4622      	mov	r2, r4
 80109ae:	4601      	mov	r1, r0
 80109b0:	4628      	mov	r0, r5
 80109b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80109b6:	f000 b8a5 	b.w	8010b04 <_kill_r>
 80109ba:	2b01      	cmp	r3, #1
 80109bc:	d00a      	beq.n	80109d4 <_raise_r+0x4c>
 80109be:	1c59      	adds	r1, r3, #1
 80109c0:	d103      	bne.n	80109ca <_raise_r+0x42>
 80109c2:	2316      	movs	r3, #22
 80109c4:	6003      	str	r3, [r0, #0]
 80109c6:	2001      	movs	r0, #1
 80109c8:	e7e7      	b.n	801099a <_raise_r+0x12>
 80109ca:	2100      	movs	r1, #0
 80109cc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80109d0:	4620      	mov	r0, r4
 80109d2:	4798      	blx	r3
 80109d4:	2000      	movs	r0, #0
 80109d6:	e7e0      	b.n	801099a <_raise_r+0x12>

080109d8 <raise>:
 80109d8:	4b02      	ldr	r3, [pc, #8]	@ (80109e4 <raise+0xc>)
 80109da:	4601      	mov	r1, r0
 80109dc:	6818      	ldr	r0, [r3, #0]
 80109de:	f7ff bfd3 	b.w	8010988 <_raise_r>
 80109e2:	bf00      	nop
 80109e4:	24000020 	.word	0x24000020

080109e8 <_localeconv_r>:
 80109e8:	4800      	ldr	r0, [pc, #0]	@ (80109ec <_localeconv_r+0x4>)
 80109ea:	4770      	bx	lr
 80109ec:	24000160 	.word	0x24000160

080109f0 <_close_r>:
 80109f0:	b538      	push	{r3, r4, r5, lr}
 80109f2:	4d06      	ldr	r5, [pc, #24]	@ (8010a0c <_close_r+0x1c>)
 80109f4:	2300      	movs	r3, #0
 80109f6:	4604      	mov	r4, r0
 80109f8:	4608      	mov	r0, r1
 80109fa:	602b      	str	r3, [r5, #0]
 80109fc:	f7f0 fe3c 	bl	8001678 <_close>
 8010a00:	1c43      	adds	r3, r0, #1
 8010a02:	d102      	bne.n	8010a0a <_close_r+0x1a>
 8010a04:	682b      	ldr	r3, [r5, #0]
 8010a06:	b103      	cbz	r3, 8010a0a <_close_r+0x1a>
 8010a08:	6023      	str	r3, [r4, #0]
 8010a0a:	bd38      	pop	{r3, r4, r5, pc}
 8010a0c:	24004f78 	.word	0x24004f78

08010a10 <_reclaim_reent>:
 8010a10:	4b29      	ldr	r3, [pc, #164]	@ (8010ab8 <_reclaim_reent+0xa8>)
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	4283      	cmp	r3, r0
 8010a16:	b570      	push	{r4, r5, r6, lr}
 8010a18:	4604      	mov	r4, r0
 8010a1a:	d04b      	beq.n	8010ab4 <_reclaim_reent+0xa4>
 8010a1c:	69c3      	ldr	r3, [r0, #28]
 8010a1e:	b1ab      	cbz	r3, 8010a4c <_reclaim_reent+0x3c>
 8010a20:	68db      	ldr	r3, [r3, #12]
 8010a22:	b16b      	cbz	r3, 8010a40 <_reclaim_reent+0x30>
 8010a24:	2500      	movs	r5, #0
 8010a26:	69e3      	ldr	r3, [r4, #28]
 8010a28:	68db      	ldr	r3, [r3, #12]
 8010a2a:	5959      	ldr	r1, [r3, r5]
 8010a2c:	2900      	cmp	r1, #0
 8010a2e:	d13b      	bne.n	8010aa8 <_reclaim_reent+0x98>
 8010a30:	3504      	adds	r5, #4
 8010a32:	2d80      	cmp	r5, #128	@ 0x80
 8010a34:	d1f7      	bne.n	8010a26 <_reclaim_reent+0x16>
 8010a36:	69e3      	ldr	r3, [r4, #28]
 8010a38:	4620      	mov	r0, r4
 8010a3a:	68d9      	ldr	r1, [r3, #12]
 8010a3c:	f000 feba 	bl	80117b4 <_free_r>
 8010a40:	69e3      	ldr	r3, [r4, #28]
 8010a42:	6819      	ldr	r1, [r3, #0]
 8010a44:	b111      	cbz	r1, 8010a4c <_reclaim_reent+0x3c>
 8010a46:	4620      	mov	r0, r4
 8010a48:	f000 feb4 	bl	80117b4 <_free_r>
 8010a4c:	6961      	ldr	r1, [r4, #20]
 8010a4e:	b111      	cbz	r1, 8010a56 <_reclaim_reent+0x46>
 8010a50:	4620      	mov	r0, r4
 8010a52:	f000 feaf 	bl	80117b4 <_free_r>
 8010a56:	69e1      	ldr	r1, [r4, #28]
 8010a58:	b111      	cbz	r1, 8010a60 <_reclaim_reent+0x50>
 8010a5a:	4620      	mov	r0, r4
 8010a5c:	f000 feaa 	bl	80117b4 <_free_r>
 8010a60:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010a62:	b111      	cbz	r1, 8010a6a <_reclaim_reent+0x5a>
 8010a64:	4620      	mov	r0, r4
 8010a66:	f000 fea5 	bl	80117b4 <_free_r>
 8010a6a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010a6c:	b111      	cbz	r1, 8010a74 <_reclaim_reent+0x64>
 8010a6e:	4620      	mov	r0, r4
 8010a70:	f000 fea0 	bl	80117b4 <_free_r>
 8010a74:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8010a76:	b111      	cbz	r1, 8010a7e <_reclaim_reent+0x6e>
 8010a78:	4620      	mov	r0, r4
 8010a7a:	f000 fe9b 	bl	80117b4 <_free_r>
 8010a7e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8010a80:	b111      	cbz	r1, 8010a88 <_reclaim_reent+0x78>
 8010a82:	4620      	mov	r0, r4
 8010a84:	f000 fe96 	bl	80117b4 <_free_r>
 8010a88:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8010a8a:	b111      	cbz	r1, 8010a92 <_reclaim_reent+0x82>
 8010a8c:	4620      	mov	r0, r4
 8010a8e:	f000 fe91 	bl	80117b4 <_free_r>
 8010a92:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010a94:	b111      	cbz	r1, 8010a9c <_reclaim_reent+0x8c>
 8010a96:	4620      	mov	r0, r4
 8010a98:	f000 fe8c 	bl	80117b4 <_free_r>
 8010a9c:	6a23      	ldr	r3, [r4, #32]
 8010a9e:	b14b      	cbz	r3, 8010ab4 <_reclaim_reent+0xa4>
 8010aa0:	4620      	mov	r0, r4
 8010aa2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010aa6:	4718      	bx	r3
 8010aa8:	680e      	ldr	r6, [r1, #0]
 8010aaa:	4620      	mov	r0, r4
 8010aac:	f000 fe82 	bl	80117b4 <_free_r>
 8010ab0:	4631      	mov	r1, r6
 8010ab2:	e7bb      	b.n	8010a2c <_reclaim_reent+0x1c>
 8010ab4:	bd70      	pop	{r4, r5, r6, pc}
 8010ab6:	bf00      	nop
 8010ab8:	24000020 	.word	0x24000020

08010abc <_lseek_r>:
 8010abc:	b538      	push	{r3, r4, r5, lr}
 8010abe:	4d07      	ldr	r5, [pc, #28]	@ (8010adc <_lseek_r+0x20>)
 8010ac0:	4604      	mov	r4, r0
 8010ac2:	4608      	mov	r0, r1
 8010ac4:	4611      	mov	r1, r2
 8010ac6:	2200      	movs	r2, #0
 8010ac8:	602a      	str	r2, [r5, #0]
 8010aca:	461a      	mov	r2, r3
 8010acc:	f7f0 fdfb 	bl	80016c6 <_lseek>
 8010ad0:	1c43      	adds	r3, r0, #1
 8010ad2:	d102      	bne.n	8010ada <_lseek_r+0x1e>
 8010ad4:	682b      	ldr	r3, [r5, #0]
 8010ad6:	b103      	cbz	r3, 8010ada <_lseek_r+0x1e>
 8010ad8:	6023      	str	r3, [r4, #0]
 8010ada:	bd38      	pop	{r3, r4, r5, pc}
 8010adc:	24004f78 	.word	0x24004f78

08010ae0 <_read_r>:
 8010ae0:	b538      	push	{r3, r4, r5, lr}
 8010ae2:	4d07      	ldr	r5, [pc, #28]	@ (8010b00 <_read_r+0x20>)
 8010ae4:	4604      	mov	r4, r0
 8010ae6:	4608      	mov	r0, r1
 8010ae8:	4611      	mov	r1, r2
 8010aea:	2200      	movs	r2, #0
 8010aec:	602a      	str	r2, [r5, #0]
 8010aee:	461a      	mov	r2, r3
 8010af0:	f7f0 fd89 	bl	8001606 <_read>
 8010af4:	1c43      	adds	r3, r0, #1
 8010af6:	d102      	bne.n	8010afe <_read_r+0x1e>
 8010af8:	682b      	ldr	r3, [r5, #0]
 8010afa:	b103      	cbz	r3, 8010afe <_read_r+0x1e>
 8010afc:	6023      	str	r3, [r4, #0]
 8010afe:	bd38      	pop	{r3, r4, r5, pc}
 8010b00:	24004f78 	.word	0x24004f78

08010b04 <_kill_r>:
 8010b04:	b538      	push	{r3, r4, r5, lr}
 8010b06:	4d07      	ldr	r5, [pc, #28]	@ (8010b24 <_kill_r+0x20>)
 8010b08:	2300      	movs	r3, #0
 8010b0a:	4604      	mov	r4, r0
 8010b0c:	4608      	mov	r0, r1
 8010b0e:	4611      	mov	r1, r2
 8010b10:	602b      	str	r3, [r5, #0]
 8010b12:	f7f0 fd5d 	bl	80015d0 <_kill>
 8010b16:	1c43      	adds	r3, r0, #1
 8010b18:	d102      	bne.n	8010b20 <_kill_r+0x1c>
 8010b1a:	682b      	ldr	r3, [r5, #0]
 8010b1c:	b103      	cbz	r3, 8010b20 <_kill_r+0x1c>
 8010b1e:	6023      	str	r3, [r4, #0]
 8010b20:	bd38      	pop	{r3, r4, r5, pc}
 8010b22:	bf00      	nop
 8010b24:	24004f78 	.word	0x24004f78

08010b28 <_getpid_r>:
 8010b28:	f7f0 bd4a 	b.w	80015c0 <_getpid>

08010b2c <_sbrk_r>:
 8010b2c:	b538      	push	{r3, r4, r5, lr}
 8010b2e:	4d06      	ldr	r5, [pc, #24]	@ (8010b48 <_sbrk_r+0x1c>)
 8010b30:	2300      	movs	r3, #0
 8010b32:	4604      	mov	r4, r0
 8010b34:	4608      	mov	r0, r1
 8010b36:	602b      	str	r3, [r5, #0]
 8010b38:	f7f0 fdd2 	bl	80016e0 <_sbrk>
 8010b3c:	1c43      	adds	r3, r0, #1
 8010b3e:	d102      	bne.n	8010b46 <_sbrk_r+0x1a>
 8010b40:	682b      	ldr	r3, [r5, #0]
 8010b42:	b103      	cbz	r3, 8010b46 <_sbrk_r+0x1a>
 8010b44:	6023      	str	r3, [r4, #0]
 8010b46:	bd38      	pop	{r3, r4, r5, pc}
 8010b48:	24004f78 	.word	0x24004f78

08010b4c <_write_r>:
 8010b4c:	b538      	push	{r3, r4, r5, lr}
 8010b4e:	4d07      	ldr	r5, [pc, #28]	@ (8010b6c <_write_r+0x20>)
 8010b50:	4604      	mov	r4, r0
 8010b52:	4608      	mov	r0, r1
 8010b54:	4611      	mov	r1, r2
 8010b56:	2200      	movs	r2, #0
 8010b58:	602a      	str	r2, [r5, #0]
 8010b5a:	461a      	mov	r2, r3
 8010b5c:	f7f0 fd70 	bl	8001640 <_write>
 8010b60:	1c43      	adds	r3, r0, #1
 8010b62:	d102      	bne.n	8010b6a <_write_r+0x1e>
 8010b64:	682b      	ldr	r3, [r5, #0]
 8010b66:	b103      	cbz	r3, 8010b6a <_write_r+0x1e>
 8010b68:	6023      	str	r3, [r4, #0]
 8010b6a:	bd38      	pop	{r3, r4, r5, pc}
 8010b6c:	24004f78 	.word	0x24004f78

08010b70 <__errno>:
 8010b70:	4b01      	ldr	r3, [pc, #4]	@ (8010b78 <__errno+0x8>)
 8010b72:	6818      	ldr	r0, [r3, #0]
 8010b74:	4770      	bx	lr
 8010b76:	bf00      	nop
 8010b78:	24000020 	.word	0x24000020

08010b7c <__libc_init_array>:
 8010b7c:	b570      	push	{r4, r5, r6, lr}
 8010b7e:	4d0d      	ldr	r5, [pc, #52]	@ (8010bb4 <__libc_init_array+0x38>)
 8010b80:	4c0d      	ldr	r4, [pc, #52]	@ (8010bb8 <__libc_init_array+0x3c>)
 8010b82:	1b64      	subs	r4, r4, r5
 8010b84:	10a4      	asrs	r4, r4, #2
 8010b86:	2600      	movs	r6, #0
 8010b88:	42a6      	cmp	r6, r4
 8010b8a:	d109      	bne.n	8010ba0 <__libc_init_array+0x24>
 8010b8c:	4d0b      	ldr	r5, [pc, #44]	@ (8010bbc <__libc_init_array+0x40>)
 8010b8e:	4c0c      	ldr	r4, [pc, #48]	@ (8010bc0 <__libc_init_array+0x44>)
 8010b90:	f003 f8e0 	bl	8013d54 <_init>
 8010b94:	1b64      	subs	r4, r4, r5
 8010b96:	10a4      	asrs	r4, r4, #2
 8010b98:	2600      	movs	r6, #0
 8010b9a:	42a6      	cmp	r6, r4
 8010b9c:	d105      	bne.n	8010baa <__libc_init_array+0x2e>
 8010b9e:	bd70      	pop	{r4, r5, r6, pc}
 8010ba0:	f855 3b04 	ldr.w	r3, [r5], #4
 8010ba4:	4798      	blx	r3
 8010ba6:	3601      	adds	r6, #1
 8010ba8:	e7ee      	b.n	8010b88 <__libc_init_array+0xc>
 8010baa:	f855 3b04 	ldr.w	r3, [r5], #4
 8010bae:	4798      	blx	r3
 8010bb0:	3601      	adds	r6, #1
 8010bb2:	e7f2      	b.n	8010b9a <__libc_init_array+0x1e>
 8010bb4:	080144ac 	.word	0x080144ac
 8010bb8:	080144ac 	.word	0x080144ac
 8010bbc:	080144ac 	.word	0x080144ac
 8010bc0:	080144b0 	.word	0x080144b0

08010bc4 <__retarget_lock_init_recursive>:
 8010bc4:	4770      	bx	lr

08010bc6 <__retarget_lock_acquire_recursive>:
 8010bc6:	4770      	bx	lr

08010bc8 <__retarget_lock_release_recursive>:
 8010bc8:	4770      	bx	lr

08010bca <memcpy>:
 8010bca:	440a      	add	r2, r1
 8010bcc:	4291      	cmp	r1, r2
 8010bce:	f100 33ff 	add.w	r3, r0, #4294967295
 8010bd2:	d100      	bne.n	8010bd6 <memcpy+0xc>
 8010bd4:	4770      	bx	lr
 8010bd6:	b510      	push	{r4, lr}
 8010bd8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010bdc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010be0:	4291      	cmp	r1, r2
 8010be2:	d1f9      	bne.n	8010bd8 <memcpy+0xe>
 8010be4:	bd10      	pop	{r4, pc}
	...

08010be8 <nanf>:
 8010be8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010bf0 <nanf+0x8>
 8010bec:	4770      	bx	lr
 8010bee:	bf00      	nop
 8010bf0:	7fc00000 	.word	0x7fc00000

08010bf4 <quorem>:
 8010bf4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bf8:	6903      	ldr	r3, [r0, #16]
 8010bfa:	690c      	ldr	r4, [r1, #16]
 8010bfc:	42a3      	cmp	r3, r4
 8010bfe:	4607      	mov	r7, r0
 8010c00:	db7e      	blt.n	8010d00 <quorem+0x10c>
 8010c02:	3c01      	subs	r4, #1
 8010c04:	f101 0814 	add.w	r8, r1, #20
 8010c08:	00a3      	lsls	r3, r4, #2
 8010c0a:	f100 0514 	add.w	r5, r0, #20
 8010c0e:	9300      	str	r3, [sp, #0]
 8010c10:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010c14:	9301      	str	r3, [sp, #4]
 8010c16:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010c1a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010c1e:	3301      	adds	r3, #1
 8010c20:	429a      	cmp	r2, r3
 8010c22:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010c26:	fbb2 f6f3 	udiv	r6, r2, r3
 8010c2a:	d32e      	bcc.n	8010c8a <quorem+0x96>
 8010c2c:	f04f 0a00 	mov.w	sl, #0
 8010c30:	46c4      	mov	ip, r8
 8010c32:	46ae      	mov	lr, r5
 8010c34:	46d3      	mov	fp, sl
 8010c36:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010c3a:	b298      	uxth	r0, r3
 8010c3c:	fb06 a000 	mla	r0, r6, r0, sl
 8010c40:	0c02      	lsrs	r2, r0, #16
 8010c42:	0c1b      	lsrs	r3, r3, #16
 8010c44:	fb06 2303 	mla	r3, r6, r3, r2
 8010c48:	f8de 2000 	ldr.w	r2, [lr]
 8010c4c:	b280      	uxth	r0, r0
 8010c4e:	b292      	uxth	r2, r2
 8010c50:	1a12      	subs	r2, r2, r0
 8010c52:	445a      	add	r2, fp
 8010c54:	f8de 0000 	ldr.w	r0, [lr]
 8010c58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010c5c:	b29b      	uxth	r3, r3
 8010c5e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010c62:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010c66:	b292      	uxth	r2, r2
 8010c68:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010c6c:	45e1      	cmp	r9, ip
 8010c6e:	f84e 2b04 	str.w	r2, [lr], #4
 8010c72:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010c76:	d2de      	bcs.n	8010c36 <quorem+0x42>
 8010c78:	9b00      	ldr	r3, [sp, #0]
 8010c7a:	58eb      	ldr	r3, [r5, r3]
 8010c7c:	b92b      	cbnz	r3, 8010c8a <quorem+0x96>
 8010c7e:	9b01      	ldr	r3, [sp, #4]
 8010c80:	3b04      	subs	r3, #4
 8010c82:	429d      	cmp	r5, r3
 8010c84:	461a      	mov	r2, r3
 8010c86:	d32f      	bcc.n	8010ce8 <quorem+0xf4>
 8010c88:	613c      	str	r4, [r7, #16]
 8010c8a:	4638      	mov	r0, r7
 8010c8c:	f001 f8a0 	bl	8011dd0 <__mcmp>
 8010c90:	2800      	cmp	r0, #0
 8010c92:	db25      	blt.n	8010ce0 <quorem+0xec>
 8010c94:	4629      	mov	r1, r5
 8010c96:	2000      	movs	r0, #0
 8010c98:	f858 2b04 	ldr.w	r2, [r8], #4
 8010c9c:	f8d1 c000 	ldr.w	ip, [r1]
 8010ca0:	fa1f fe82 	uxth.w	lr, r2
 8010ca4:	fa1f f38c 	uxth.w	r3, ip
 8010ca8:	eba3 030e 	sub.w	r3, r3, lr
 8010cac:	4403      	add	r3, r0
 8010cae:	0c12      	lsrs	r2, r2, #16
 8010cb0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010cb4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010cb8:	b29b      	uxth	r3, r3
 8010cba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010cbe:	45c1      	cmp	r9, r8
 8010cc0:	f841 3b04 	str.w	r3, [r1], #4
 8010cc4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010cc8:	d2e6      	bcs.n	8010c98 <quorem+0xa4>
 8010cca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010cce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010cd2:	b922      	cbnz	r2, 8010cde <quorem+0xea>
 8010cd4:	3b04      	subs	r3, #4
 8010cd6:	429d      	cmp	r5, r3
 8010cd8:	461a      	mov	r2, r3
 8010cda:	d30b      	bcc.n	8010cf4 <quorem+0x100>
 8010cdc:	613c      	str	r4, [r7, #16]
 8010cde:	3601      	adds	r6, #1
 8010ce0:	4630      	mov	r0, r6
 8010ce2:	b003      	add	sp, #12
 8010ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ce8:	6812      	ldr	r2, [r2, #0]
 8010cea:	3b04      	subs	r3, #4
 8010cec:	2a00      	cmp	r2, #0
 8010cee:	d1cb      	bne.n	8010c88 <quorem+0x94>
 8010cf0:	3c01      	subs	r4, #1
 8010cf2:	e7c6      	b.n	8010c82 <quorem+0x8e>
 8010cf4:	6812      	ldr	r2, [r2, #0]
 8010cf6:	3b04      	subs	r3, #4
 8010cf8:	2a00      	cmp	r2, #0
 8010cfa:	d1ef      	bne.n	8010cdc <quorem+0xe8>
 8010cfc:	3c01      	subs	r4, #1
 8010cfe:	e7ea      	b.n	8010cd6 <quorem+0xe2>
 8010d00:	2000      	movs	r0, #0
 8010d02:	e7ee      	b.n	8010ce2 <quorem+0xee>
 8010d04:	0000      	movs	r0, r0
	...

08010d08 <_dtoa_r>:
 8010d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d0c:	ed2d 8b02 	vpush	{d8}
 8010d10:	69c7      	ldr	r7, [r0, #28]
 8010d12:	b091      	sub	sp, #68	@ 0x44
 8010d14:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010d18:	ec55 4b10 	vmov	r4, r5, d0
 8010d1c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8010d1e:	9107      	str	r1, [sp, #28]
 8010d20:	4681      	mov	r9, r0
 8010d22:	9209      	str	r2, [sp, #36]	@ 0x24
 8010d24:	930d      	str	r3, [sp, #52]	@ 0x34
 8010d26:	b97f      	cbnz	r7, 8010d48 <_dtoa_r+0x40>
 8010d28:	2010      	movs	r0, #16
 8010d2a:	f7fe fce9 	bl	800f700 <malloc>
 8010d2e:	4602      	mov	r2, r0
 8010d30:	f8c9 001c 	str.w	r0, [r9, #28]
 8010d34:	b920      	cbnz	r0, 8010d40 <_dtoa_r+0x38>
 8010d36:	4ba0      	ldr	r3, [pc, #640]	@ (8010fb8 <_dtoa_r+0x2b0>)
 8010d38:	21ef      	movs	r1, #239	@ 0xef
 8010d3a:	48a0      	ldr	r0, [pc, #640]	@ (8010fbc <_dtoa_r+0x2b4>)
 8010d3c:	f7fe fcc2 	bl	800f6c4 <__assert_func>
 8010d40:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010d44:	6007      	str	r7, [r0, #0]
 8010d46:	60c7      	str	r7, [r0, #12]
 8010d48:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010d4c:	6819      	ldr	r1, [r3, #0]
 8010d4e:	b159      	cbz	r1, 8010d68 <_dtoa_r+0x60>
 8010d50:	685a      	ldr	r2, [r3, #4]
 8010d52:	604a      	str	r2, [r1, #4]
 8010d54:	2301      	movs	r3, #1
 8010d56:	4093      	lsls	r3, r2
 8010d58:	608b      	str	r3, [r1, #8]
 8010d5a:	4648      	mov	r0, r9
 8010d5c:	f000 fdb4 	bl	80118c8 <_Bfree>
 8010d60:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010d64:	2200      	movs	r2, #0
 8010d66:	601a      	str	r2, [r3, #0]
 8010d68:	1e2b      	subs	r3, r5, #0
 8010d6a:	bfbb      	ittet	lt
 8010d6c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010d70:	9303      	strlt	r3, [sp, #12]
 8010d72:	2300      	movge	r3, #0
 8010d74:	2201      	movlt	r2, #1
 8010d76:	bfac      	ite	ge
 8010d78:	6033      	strge	r3, [r6, #0]
 8010d7a:	6032      	strlt	r2, [r6, #0]
 8010d7c:	4b90      	ldr	r3, [pc, #576]	@ (8010fc0 <_dtoa_r+0x2b8>)
 8010d7e:	9e03      	ldr	r6, [sp, #12]
 8010d80:	43b3      	bics	r3, r6
 8010d82:	d110      	bne.n	8010da6 <_dtoa_r+0x9e>
 8010d84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010d86:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010d8a:	6013      	str	r3, [r2, #0]
 8010d8c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8010d90:	4323      	orrs	r3, r4
 8010d92:	f000 84de 	beq.w	8011752 <_dtoa_r+0xa4a>
 8010d96:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010d98:	4f8a      	ldr	r7, [pc, #552]	@ (8010fc4 <_dtoa_r+0x2bc>)
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	f000 84e0 	beq.w	8011760 <_dtoa_r+0xa58>
 8010da0:	1cfb      	adds	r3, r7, #3
 8010da2:	f000 bcdb 	b.w	801175c <_dtoa_r+0xa54>
 8010da6:	ed9d 8b02 	vldr	d8, [sp, #8]
 8010daa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010dae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010db2:	d10a      	bne.n	8010dca <_dtoa_r+0xc2>
 8010db4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010db6:	2301      	movs	r3, #1
 8010db8:	6013      	str	r3, [r2, #0]
 8010dba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010dbc:	b113      	cbz	r3, 8010dc4 <_dtoa_r+0xbc>
 8010dbe:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8010dc0:	4b81      	ldr	r3, [pc, #516]	@ (8010fc8 <_dtoa_r+0x2c0>)
 8010dc2:	6013      	str	r3, [r2, #0]
 8010dc4:	4f81      	ldr	r7, [pc, #516]	@ (8010fcc <_dtoa_r+0x2c4>)
 8010dc6:	f000 bccb 	b.w	8011760 <_dtoa_r+0xa58>
 8010dca:	aa0e      	add	r2, sp, #56	@ 0x38
 8010dcc:	a90f      	add	r1, sp, #60	@ 0x3c
 8010dce:	4648      	mov	r0, r9
 8010dd0:	eeb0 0b48 	vmov.f64	d0, d8
 8010dd4:	f001 f91c 	bl	8012010 <__d2b>
 8010dd8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8010ddc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010dde:	9001      	str	r0, [sp, #4]
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d045      	beq.n	8010e70 <_dtoa_r+0x168>
 8010de4:	eeb0 7b48 	vmov.f64	d7, d8
 8010de8:	ee18 1a90 	vmov	r1, s17
 8010dec:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8010df0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8010df4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8010df8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8010dfc:	2500      	movs	r5, #0
 8010dfe:	ee07 1a90 	vmov	s15, r1
 8010e02:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8010e06:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8010fa0 <_dtoa_r+0x298>
 8010e0a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010e0e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8010fa8 <_dtoa_r+0x2a0>
 8010e12:	eea7 6b05 	vfma.f64	d6, d7, d5
 8010e16:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8010fb0 <_dtoa_r+0x2a8>
 8010e1a:	ee07 3a90 	vmov	s15, r3
 8010e1e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8010e22:	eeb0 7b46 	vmov.f64	d7, d6
 8010e26:	eea4 7b05 	vfma.f64	d7, d4, d5
 8010e2a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8010e2e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8010e32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e36:	ee16 8a90 	vmov	r8, s13
 8010e3a:	d508      	bpl.n	8010e4e <_dtoa_r+0x146>
 8010e3c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8010e40:	eeb4 6b47 	vcmp.f64	d6, d7
 8010e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e48:	bf18      	it	ne
 8010e4a:	f108 38ff 	addne.w	r8, r8, #4294967295
 8010e4e:	f1b8 0f16 	cmp.w	r8, #22
 8010e52:	d82b      	bhi.n	8010eac <_dtoa_r+0x1a4>
 8010e54:	495e      	ldr	r1, [pc, #376]	@ (8010fd0 <_dtoa_r+0x2c8>)
 8010e56:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8010e5a:	ed91 7b00 	vldr	d7, [r1]
 8010e5e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e66:	d501      	bpl.n	8010e6c <_dtoa_r+0x164>
 8010e68:	f108 38ff 	add.w	r8, r8, #4294967295
 8010e6c:	2100      	movs	r1, #0
 8010e6e:	e01e      	b.n	8010eae <_dtoa_r+0x1a6>
 8010e70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010e72:	4413      	add	r3, r2
 8010e74:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8010e78:	2920      	cmp	r1, #32
 8010e7a:	bfc1      	itttt	gt
 8010e7c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8010e80:	408e      	lslgt	r6, r1
 8010e82:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8010e86:	fa24 f101 	lsrgt.w	r1, r4, r1
 8010e8a:	bfd6      	itet	le
 8010e8c:	f1c1 0120 	rsble	r1, r1, #32
 8010e90:	4331      	orrgt	r1, r6
 8010e92:	fa04 f101 	lslle.w	r1, r4, r1
 8010e96:	ee07 1a90 	vmov	s15, r1
 8010e9a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8010e9e:	3b01      	subs	r3, #1
 8010ea0:	ee17 1a90 	vmov	r1, s15
 8010ea4:	2501      	movs	r5, #1
 8010ea6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8010eaa:	e7a8      	b.n	8010dfe <_dtoa_r+0xf6>
 8010eac:	2101      	movs	r1, #1
 8010eae:	1ad2      	subs	r2, r2, r3
 8010eb0:	1e53      	subs	r3, r2, #1
 8010eb2:	9306      	str	r3, [sp, #24]
 8010eb4:	bf45      	ittet	mi
 8010eb6:	f1c2 0301 	rsbmi	r3, r2, #1
 8010eba:	9305      	strmi	r3, [sp, #20]
 8010ebc:	2300      	movpl	r3, #0
 8010ebe:	2300      	movmi	r3, #0
 8010ec0:	bf4c      	ite	mi
 8010ec2:	9306      	strmi	r3, [sp, #24]
 8010ec4:	9305      	strpl	r3, [sp, #20]
 8010ec6:	f1b8 0f00 	cmp.w	r8, #0
 8010eca:	910c      	str	r1, [sp, #48]	@ 0x30
 8010ecc:	db18      	blt.n	8010f00 <_dtoa_r+0x1f8>
 8010ece:	9b06      	ldr	r3, [sp, #24]
 8010ed0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8010ed4:	4443      	add	r3, r8
 8010ed6:	9306      	str	r3, [sp, #24]
 8010ed8:	2300      	movs	r3, #0
 8010eda:	9a07      	ldr	r2, [sp, #28]
 8010edc:	2a09      	cmp	r2, #9
 8010ede:	d849      	bhi.n	8010f74 <_dtoa_r+0x26c>
 8010ee0:	2a05      	cmp	r2, #5
 8010ee2:	bfc4      	itt	gt
 8010ee4:	3a04      	subgt	r2, #4
 8010ee6:	9207      	strgt	r2, [sp, #28]
 8010ee8:	9a07      	ldr	r2, [sp, #28]
 8010eea:	f1a2 0202 	sub.w	r2, r2, #2
 8010eee:	bfcc      	ite	gt
 8010ef0:	2400      	movgt	r4, #0
 8010ef2:	2401      	movle	r4, #1
 8010ef4:	2a03      	cmp	r2, #3
 8010ef6:	d848      	bhi.n	8010f8a <_dtoa_r+0x282>
 8010ef8:	e8df f002 	tbb	[pc, r2]
 8010efc:	3a2c2e0b 	.word	0x3a2c2e0b
 8010f00:	9b05      	ldr	r3, [sp, #20]
 8010f02:	2200      	movs	r2, #0
 8010f04:	eba3 0308 	sub.w	r3, r3, r8
 8010f08:	9305      	str	r3, [sp, #20]
 8010f0a:	920a      	str	r2, [sp, #40]	@ 0x28
 8010f0c:	f1c8 0300 	rsb	r3, r8, #0
 8010f10:	e7e3      	b.n	8010eda <_dtoa_r+0x1d2>
 8010f12:	2200      	movs	r2, #0
 8010f14:	9208      	str	r2, [sp, #32]
 8010f16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010f18:	2a00      	cmp	r2, #0
 8010f1a:	dc39      	bgt.n	8010f90 <_dtoa_r+0x288>
 8010f1c:	f04f 0b01 	mov.w	fp, #1
 8010f20:	46da      	mov	sl, fp
 8010f22:	465a      	mov	r2, fp
 8010f24:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8010f28:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8010f2c:	2100      	movs	r1, #0
 8010f2e:	2004      	movs	r0, #4
 8010f30:	f100 0614 	add.w	r6, r0, #20
 8010f34:	4296      	cmp	r6, r2
 8010f36:	d930      	bls.n	8010f9a <_dtoa_r+0x292>
 8010f38:	6079      	str	r1, [r7, #4]
 8010f3a:	4648      	mov	r0, r9
 8010f3c:	9304      	str	r3, [sp, #16]
 8010f3e:	f000 fc83 	bl	8011848 <_Balloc>
 8010f42:	9b04      	ldr	r3, [sp, #16]
 8010f44:	4607      	mov	r7, r0
 8010f46:	2800      	cmp	r0, #0
 8010f48:	d146      	bne.n	8010fd8 <_dtoa_r+0x2d0>
 8010f4a:	4b22      	ldr	r3, [pc, #136]	@ (8010fd4 <_dtoa_r+0x2cc>)
 8010f4c:	4602      	mov	r2, r0
 8010f4e:	f240 11af 	movw	r1, #431	@ 0x1af
 8010f52:	e6f2      	b.n	8010d3a <_dtoa_r+0x32>
 8010f54:	2201      	movs	r2, #1
 8010f56:	e7dd      	b.n	8010f14 <_dtoa_r+0x20c>
 8010f58:	2200      	movs	r2, #0
 8010f5a:	9208      	str	r2, [sp, #32]
 8010f5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010f5e:	eb08 0b02 	add.w	fp, r8, r2
 8010f62:	f10b 0a01 	add.w	sl, fp, #1
 8010f66:	4652      	mov	r2, sl
 8010f68:	2a01      	cmp	r2, #1
 8010f6a:	bfb8      	it	lt
 8010f6c:	2201      	movlt	r2, #1
 8010f6e:	e7db      	b.n	8010f28 <_dtoa_r+0x220>
 8010f70:	2201      	movs	r2, #1
 8010f72:	e7f2      	b.n	8010f5a <_dtoa_r+0x252>
 8010f74:	2401      	movs	r4, #1
 8010f76:	2200      	movs	r2, #0
 8010f78:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8010f7c:	f04f 3bff 	mov.w	fp, #4294967295
 8010f80:	2100      	movs	r1, #0
 8010f82:	46da      	mov	sl, fp
 8010f84:	2212      	movs	r2, #18
 8010f86:	9109      	str	r1, [sp, #36]	@ 0x24
 8010f88:	e7ce      	b.n	8010f28 <_dtoa_r+0x220>
 8010f8a:	2201      	movs	r2, #1
 8010f8c:	9208      	str	r2, [sp, #32]
 8010f8e:	e7f5      	b.n	8010f7c <_dtoa_r+0x274>
 8010f90:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8010f94:	46da      	mov	sl, fp
 8010f96:	465a      	mov	r2, fp
 8010f98:	e7c6      	b.n	8010f28 <_dtoa_r+0x220>
 8010f9a:	3101      	adds	r1, #1
 8010f9c:	0040      	lsls	r0, r0, #1
 8010f9e:	e7c7      	b.n	8010f30 <_dtoa_r+0x228>
 8010fa0:	636f4361 	.word	0x636f4361
 8010fa4:	3fd287a7 	.word	0x3fd287a7
 8010fa8:	8b60c8b3 	.word	0x8b60c8b3
 8010fac:	3fc68a28 	.word	0x3fc68a28
 8010fb0:	509f79fb 	.word	0x509f79fb
 8010fb4:	3fd34413 	.word	0x3fd34413
 8010fb8:	080140f6 	.word	0x080140f6
 8010fbc:	0801410d 	.word	0x0801410d
 8010fc0:	7ff00000 	.word	0x7ff00000
 8010fc4:	080140f2 	.word	0x080140f2
 8010fc8:	080140c1 	.word	0x080140c1
 8010fcc:	080140c0 	.word	0x080140c0
 8010fd0:	08014208 	.word	0x08014208
 8010fd4:	08014165 	.word	0x08014165
 8010fd8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8010fdc:	f1ba 0f0e 	cmp.w	sl, #14
 8010fe0:	6010      	str	r0, [r2, #0]
 8010fe2:	d86f      	bhi.n	80110c4 <_dtoa_r+0x3bc>
 8010fe4:	2c00      	cmp	r4, #0
 8010fe6:	d06d      	beq.n	80110c4 <_dtoa_r+0x3bc>
 8010fe8:	f1b8 0f00 	cmp.w	r8, #0
 8010fec:	f340 80c2 	ble.w	8011174 <_dtoa_r+0x46c>
 8010ff0:	4aca      	ldr	r2, [pc, #808]	@ (801131c <_dtoa_r+0x614>)
 8010ff2:	f008 010f 	and.w	r1, r8, #15
 8010ff6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8010ffa:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8010ffe:	ed92 7b00 	vldr	d7, [r2]
 8011002:	ea4f 1128 	mov.w	r1, r8, asr #4
 8011006:	f000 80a9 	beq.w	801115c <_dtoa_r+0x454>
 801100a:	4ac5      	ldr	r2, [pc, #788]	@ (8011320 <_dtoa_r+0x618>)
 801100c:	ed92 6b08 	vldr	d6, [r2, #32]
 8011010:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8011014:	ed8d 6b02 	vstr	d6, [sp, #8]
 8011018:	f001 010f 	and.w	r1, r1, #15
 801101c:	2203      	movs	r2, #3
 801101e:	48c0      	ldr	r0, [pc, #768]	@ (8011320 <_dtoa_r+0x618>)
 8011020:	2900      	cmp	r1, #0
 8011022:	f040 809d 	bne.w	8011160 <_dtoa_r+0x458>
 8011026:	ed9d 6b02 	vldr	d6, [sp, #8]
 801102a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801102e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011032:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011034:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011038:	2900      	cmp	r1, #0
 801103a:	f000 80c1 	beq.w	80111c0 <_dtoa_r+0x4b8>
 801103e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8011042:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801104a:	f140 80b9 	bpl.w	80111c0 <_dtoa_r+0x4b8>
 801104e:	f1ba 0f00 	cmp.w	sl, #0
 8011052:	f000 80b5 	beq.w	80111c0 <_dtoa_r+0x4b8>
 8011056:	f1bb 0f00 	cmp.w	fp, #0
 801105a:	dd31      	ble.n	80110c0 <_dtoa_r+0x3b8>
 801105c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8011060:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011064:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011068:	f108 31ff 	add.w	r1, r8, #4294967295
 801106c:	9104      	str	r1, [sp, #16]
 801106e:	3201      	adds	r2, #1
 8011070:	465c      	mov	r4, fp
 8011072:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011076:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801107a:	ee07 2a90 	vmov	s15, r2
 801107e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011082:	eea7 5b06 	vfma.f64	d5, d7, d6
 8011086:	ee15 2a90 	vmov	r2, s11
 801108a:	ec51 0b15 	vmov	r0, r1, d5
 801108e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8011092:	2c00      	cmp	r4, #0
 8011094:	f040 8098 	bne.w	80111c8 <_dtoa_r+0x4c0>
 8011098:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801109c:	ee36 6b47 	vsub.f64	d6, d6, d7
 80110a0:	ec41 0b17 	vmov	d7, r0, r1
 80110a4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80110a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110ac:	f300 8261 	bgt.w	8011572 <_dtoa_r+0x86a>
 80110b0:	eeb1 7b47 	vneg.f64	d7, d7
 80110b4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80110b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110bc:	f100 80f5 	bmi.w	80112aa <_dtoa_r+0x5a2>
 80110c0:	ed8d 8b02 	vstr	d8, [sp, #8]
 80110c4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80110c6:	2a00      	cmp	r2, #0
 80110c8:	f2c0 812c 	blt.w	8011324 <_dtoa_r+0x61c>
 80110cc:	f1b8 0f0e 	cmp.w	r8, #14
 80110d0:	f300 8128 	bgt.w	8011324 <_dtoa_r+0x61c>
 80110d4:	4b91      	ldr	r3, [pc, #580]	@ (801131c <_dtoa_r+0x614>)
 80110d6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80110da:	ed93 6b00 	vldr	d6, [r3]
 80110de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	da03      	bge.n	80110ec <_dtoa_r+0x3e4>
 80110e4:	f1ba 0f00 	cmp.w	sl, #0
 80110e8:	f340 80d2 	ble.w	8011290 <_dtoa_r+0x588>
 80110ec:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80110f0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80110f4:	463e      	mov	r6, r7
 80110f6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80110fa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80110fe:	ee15 3a10 	vmov	r3, s10
 8011102:	3330      	adds	r3, #48	@ 0x30
 8011104:	f806 3b01 	strb.w	r3, [r6], #1
 8011108:	1bf3      	subs	r3, r6, r7
 801110a:	459a      	cmp	sl, r3
 801110c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8011110:	eea3 7b46 	vfms.f64	d7, d3, d6
 8011114:	f040 80f8 	bne.w	8011308 <_dtoa_r+0x600>
 8011118:	ee37 7b07 	vadd.f64	d7, d7, d7
 801111c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8011120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011124:	f300 80dd 	bgt.w	80112e2 <_dtoa_r+0x5da>
 8011128:	eeb4 7b46 	vcmp.f64	d7, d6
 801112c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011130:	d104      	bne.n	801113c <_dtoa_r+0x434>
 8011132:	ee15 3a10 	vmov	r3, s10
 8011136:	07db      	lsls	r3, r3, #31
 8011138:	f100 80d3 	bmi.w	80112e2 <_dtoa_r+0x5da>
 801113c:	9901      	ldr	r1, [sp, #4]
 801113e:	4648      	mov	r0, r9
 8011140:	f000 fbc2 	bl	80118c8 <_Bfree>
 8011144:	2300      	movs	r3, #0
 8011146:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011148:	7033      	strb	r3, [r6, #0]
 801114a:	f108 0301 	add.w	r3, r8, #1
 801114e:	6013      	str	r3, [r2, #0]
 8011150:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011152:	2b00      	cmp	r3, #0
 8011154:	f000 8304 	beq.w	8011760 <_dtoa_r+0xa58>
 8011158:	601e      	str	r6, [r3, #0]
 801115a:	e301      	b.n	8011760 <_dtoa_r+0xa58>
 801115c:	2202      	movs	r2, #2
 801115e:	e75e      	b.n	801101e <_dtoa_r+0x316>
 8011160:	07cc      	lsls	r4, r1, #31
 8011162:	d504      	bpl.n	801116e <_dtoa_r+0x466>
 8011164:	ed90 6b00 	vldr	d6, [r0]
 8011168:	3201      	adds	r2, #1
 801116a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801116e:	1049      	asrs	r1, r1, #1
 8011170:	3008      	adds	r0, #8
 8011172:	e755      	b.n	8011020 <_dtoa_r+0x318>
 8011174:	d022      	beq.n	80111bc <_dtoa_r+0x4b4>
 8011176:	f1c8 0100 	rsb	r1, r8, #0
 801117a:	4a68      	ldr	r2, [pc, #416]	@ (801131c <_dtoa_r+0x614>)
 801117c:	f001 000f 	and.w	r0, r1, #15
 8011180:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8011184:	ed92 7b00 	vldr	d7, [r2]
 8011188:	ee28 7b07 	vmul.f64	d7, d8, d7
 801118c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011190:	4863      	ldr	r0, [pc, #396]	@ (8011320 <_dtoa_r+0x618>)
 8011192:	1109      	asrs	r1, r1, #4
 8011194:	2400      	movs	r4, #0
 8011196:	2202      	movs	r2, #2
 8011198:	b929      	cbnz	r1, 80111a6 <_dtoa_r+0x49e>
 801119a:	2c00      	cmp	r4, #0
 801119c:	f43f af49 	beq.w	8011032 <_dtoa_r+0x32a>
 80111a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80111a4:	e745      	b.n	8011032 <_dtoa_r+0x32a>
 80111a6:	07ce      	lsls	r6, r1, #31
 80111a8:	d505      	bpl.n	80111b6 <_dtoa_r+0x4ae>
 80111aa:	ed90 6b00 	vldr	d6, [r0]
 80111ae:	3201      	adds	r2, #1
 80111b0:	2401      	movs	r4, #1
 80111b2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80111b6:	1049      	asrs	r1, r1, #1
 80111b8:	3008      	adds	r0, #8
 80111ba:	e7ed      	b.n	8011198 <_dtoa_r+0x490>
 80111bc:	2202      	movs	r2, #2
 80111be:	e738      	b.n	8011032 <_dtoa_r+0x32a>
 80111c0:	f8cd 8010 	str.w	r8, [sp, #16]
 80111c4:	4654      	mov	r4, sl
 80111c6:	e754      	b.n	8011072 <_dtoa_r+0x36a>
 80111c8:	4a54      	ldr	r2, [pc, #336]	@ (801131c <_dtoa_r+0x614>)
 80111ca:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80111ce:	ed12 4b02 	vldr	d4, [r2, #-8]
 80111d2:	9a08      	ldr	r2, [sp, #32]
 80111d4:	ec41 0b17 	vmov	d7, r0, r1
 80111d8:	443c      	add	r4, r7
 80111da:	b34a      	cbz	r2, 8011230 <_dtoa_r+0x528>
 80111dc:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80111e0:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80111e4:	463e      	mov	r6, r7
 80111e6:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80111ea:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80111ee:	ee35 7b47 	vsub.f64	d7, d5, d7
 80111f2:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80111f6:	ee14 2a90 	vmov	r2, s9
 80111fa:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80111fe:	3230      	adds	r2, #48	@ 0x30
 8011200:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011204:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801120c:	f806 2b01 	strb.w	r2, [r6], #1
 8011210:	d438      	bmi.n	8011284 <_dtoa_r+0x57c>
 8011212:	ee32 5b46 	vsub.f64	d5, d2, d6
 8011216:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801121a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801121e:	d462      	bmi.n	80112e6 <_dtoa_r+0x5de>
 8011220:	42a6      	cmp	r6, r4
 8011222:	f43f af4d 	beq.w	80110c0 <_dtoa_r+0x3b8>
 8011226:	ee27 7b03 	vmul.f64	d7, d7, d3
 801122a:	ee26 6b03 	vmul.f64	d6, d6, d3
 801122e:	e7e0      	b.n	80111f2 <_dtoa_r+0x4ea>
 8011230:	4621      	mov	r1, r4
 8011232:	463e      	mov	r6, r7
 8011234:	ee27 7b04 	vmul.f64	d7, d7, d4
 8011238:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801123c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8011240:	ee14 2a90 	vmov	r2, s9
 8011244:	3230      	adds	r2, #48	@ 0x30
 8011246:	f806 2b01 	strb.w	r2, [r6], #1
 801124a:	42a6      	cmp	r6, r4
 801124c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8011250:	ee36 6b45 	vsub.f64	d6, d6, d5
 8011254:	d119      	bne.n	801128a <_dtoa_r+0x582>
 8011256:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801125a:	ee37 4b05 	vadd.f64	d4, d7, d5
 801125e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8011262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011266:	dc3e      	bgt.n	80112e6 <_dtoa_r+0x5de>
 8011268:	ee35 5b47 	vsub.f64	d5, d5, d7
 801126c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8011270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011274:	f57f af24 	bpl.w	80110c0 <_dtoa_r+0x3b8>
 8011278:	460e      	mov	r6, r1
 801127a:	3901      	subs	r1, #1
 801127c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011280:	2b30      	cmp	r3, #48	@ 0x30
 8011282:	d0f9      	beq.n	8011278 <_dtoa_r+0x570>
 8011284:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8011288:	e758      	b.n	801113c <_dtoa_r+0x434>
 801128a:	ee26 6b03 	vmul.f64	d6, d6, d3
 801128e:	e7d5      	b.n	801123c <_dtoa_r+0x534>
 8011290:	d10b      	bne.n	80112aa <_dtoa_r+0x5a2>
 8011292:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8011296:	ee26 6b07 	vmul.f64	d6, d6, d7
 801129a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801129e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80112a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112a6:	f2c0 8161 	blt.w	801156c <_dtoa_r+0x864>
 80112aa:	2400      	movs	r4, #0
 80112ac:	4625      	mov	r5, r4
 80112ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80112b0:	43db      	mvns	r3, r3
 80112b2:	9304      	str	r3, [sp, #16]
 80112b4:	463e      	mov	r6, r7
 80112b6:	f04f 0800 	mov.w	r8, #0
 80112ba:	4621      	mov	r1, r4
 80112bc:	4648      	mov	r0, r9
 80112be:	f000 fb03 	bl	80118c8 <_Bfree>
 80112c2:	2d00      	cmp	r5, #0
 80112c4:	d0de      	beq.n	8011284 <_dtoa_r+0x57c>
 80112c6:	f1b8 0f00 	cmp.w	r8, #0
 80112ca:	d005      	beq.n	80112d8 <_dtoa_r+0x5d0>
 80112cc:	45a8      	cmp	r8, r5
 80112ce:	d003      	beq.n	80112d8 <_dtoa_r+0x5d0>
 80112d0:	4641      	mov	r1, r8
 80112d2:	4648      	mov	r0, r9
 80112d4:	f000 faf8 	bl	80118c8 <_Bfree>
 80112d8:	4629      	mov	r1, r5
 80112da:	4648      	mov	r0, r9
 80112dc:	f000 faf4 	bl	80118c8 <_Bfree>
 80112e0:	e7d0      	b.n	8011284 <_dtoa_r+0x57c>
 80112e2:	f8cd 8010 	str.w	r8, [sp, #16]
 80112e6:	4633      	mov	r3, r6
 80112e8:	461e      	mov	r6, r3
 80112ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80112ee:	2a39      	cmp	r2, #57	@ 0x39
 80112f0:	d106      	bne.n	8011300 <_dtoa_r+0x5f8>
 80112f2:	429f      	cmp	r7, r3
 80112f4:	d1f8      	bne.n	80112e8 <_dtoa_r+0x5e0>
 80112f6:	9a04      	ldr	r2, [sp, #16]
 80112f8:	3201      	adds	r2, #1
 80112fa:	9204      	str	r2, [sp, #16]
 80112fc:	2230      	movs	r2, #48	@ 0x30
 80112fe:	703a      	strb	r2, [r7, #0]
 8011300:	781a      	ldrb	r2, [r3, #0]
 8011302:	3201      	adds	r2, #1
 8011304:	701a      	strb	r2, [r3, #0]
 8011306:	e7bd      	b.n	8011284 <_dtoa_r+0x57c>
 8011308:	ee27 7b04 	vmul.f64	d7, d7, d4
 801130c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011314:	f47f aeef 	bne.w	80110f6 <_dtoa_r+0x3ee>
 8011318:	e710      	b.n	801113c <_dtoa_r+0x434>
 801131a:	bf00      	nop
 801131c:	08014208 	.word	0x08014208
 8011320:	080141e0 	.word	0x080141e0
 8011324:	9908      	ldr	r1, [sp, #32]
 8011326:	2900      	cmp	r1, #0
 8011328:	f000 80e3 	beq.w	80114f2 <_dtoa_r+0x7ea>
 801132c:	9907      	ldr	r1, [sp, #28]
 801132e:	2901      	cmp	r1, #1
 8011330:	f300 80c8 	bgt.w	80114c4 <_dtoa_r+0x7bc>
 8011334:	2d00      	cmp	r5, #0
 8011336:	f000 80c1 	beq.w	80114bc <_dtoa_r+0x7b4>
 801133a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801133e:	9e05      	ldr	r6, [sp, #20]
 8011340:	461c      	mov	r4, r3
 8011342:	9304      	str	r3, [sp, #16]
 8011344:	9b05      	ldr	r3, [sp, #20]
 8011346:	4413      	add	r3, r2
 8011348:	9305      	str	r3, [sp, #20]
 801134a:	9b06      	ldr	r3, [sp, #24]
 801134c:	2101      	movs	r1, #1
 801134e:	4413      	add	r3, r2
 8011350:	4648      	mov	r0, r9
 8011352:	9306      	str	r3, [sp, #24]
 8011354:	f000 fbb6 	bl	8011ac4 <__i2b>
 8011358:	9b04      	ldr	r3, [sp, #16]
 801135a:	4605      	mov	r5, r0
 801135c:	b166      	cbz	r6, 8011378 <_dtoa_r+0x670>
 801135e:	9a06      	ldr	r2, [sp, #24]
 8011360:	2a00      	cmp	r2, #0
 8011362:	dd09      	ble.n	8011378 <_dtoa_r+0x670>
 8011364:	42b2      	cmp	r2, r6
 8011366:	9905      	ldr	r1, [sp, #20]
 8011368:	bfa8      	it	ge
 801136a:	4632      	movge	r2, r6
 801136c:	1a89      	subs	r1, r1, r2
 801136e:	9105      	str	r1, [sp, #20]
 8011370:	9906      	ldr	r1, [sp, #24]
 8011372:	1ab6      	subs	r6, r6, r2
 8011374:	1a8a      	subs	r2, r1, r2
 8011376:	9206      	str	r2, [sp, #24]
 8011378:	b1fb      	cbz	r3, 80113ba <_dtoa_r+0x6b2>
 801137a:	9a08      	ldr	r2, [sp, #32]
 801137c:	2a00      	cmp	r2, #0
 801137e:	f000 80bc 	beq.w	80114fa <_dtoa_r+0x7f2>
 8011382:	b19c      	cbz	r4, 80113ac <_dtoa_r+0x6a4>
 8011384:	4629      	mov	r1, r5
 8011386:	4622      	mov	r2, r4
 8011388:	4648      	mov	r0, r9
 801138a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801138c:	f000 fc5a 	bl	8011c44 <__pow5mult>
 8011390:	9a01      	ldr	r2, [sp, #4]
 8011392:	4601      	mov	r1, r0
 8011394:	4605      	mov	r5, r0
 8011396:	4648      	mov	r0, r9
 8011398:	f000 fbaa 	bl	8011af0 <__multiply>
 801139c:	9901      	ldr	r1, [sp, #4]
 801139e:	9004      	str	r0, [sp, #16]
 80113a0:	4648      	mov	r0, r9
 80113a2:	f000 fa91 	bl	80118c8 <_Bfree>
 80113a6:	9a04      	ldr	r2, [sp, #16]
 80113a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80113aa:	9201      	str	r2, [sp, #4]
 80113ac:	1b1a      	subs	r2, r3, r4
 80113ae:	d004      	beq.n	80113ba <_dtoa_r+0x6b2>
 80113b0:	9901      	ldr	r1, [sp, #4]
 80113b2:	4648      	mov	r0, r9
 80113b4:	f000 fc46 	bl	8011c44 <__pow5mult>
 80113b8:	9001      	str	r0, [sp, #4]
 80113ba:	2101      	movs	r1, #1
 80113bc:	4648      	mov	r0, r9
 80113be:	f000 fb81 	bl	8011ac4 <__i2b>
 80113c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80113c4:	4604      	mov	r4, r0
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	f000 81d0 	beq.w	801176c <_dtoa_r+0xa64>
 80113cc:	461a      	mov	r2, r3
 80113ce:	4601      	mov	r1, r0
 80113d0:	4648      	mov	r0, r9
 80113d2:	f000 fc37 	bl	8011c44 <__pow5mult>
 80113d6:	9b07      	ldr	r3, [sp, #28]
 80113d8:	2b01      	cmp	r3, #1
 80113da:	4604      	mov	r4, r0
 80113dc:	f300 8095 	bgt.w	801150a <_dtoa_r+0x802>
 80113e0:	9b02      	ldr	r3, [sp, #8]
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	f040 808b 	bne.w	80114fe <_dtoa_r+0x7f6>
 80113e8:	9b03      	ldr	r3, [sp, #12]
 80113ea:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80113ee:	2a00      	cmp	r2, #0
 80113f0:	f040 8087 	bne.w	8011502 <_dtoa_r+0x7fa>
 80113f4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80113f8:	0d12      	lsrs	r2, r2, #20
 80113fa:	0512      	lsls	r2, r2, #20
 80113fc:	2a00      	cmp	r2, #0
 80113fe:	f000 8082 	beq.w	8011506 <_dtoa_r+0x7fe>
 8011402:	9b05      	ldr	r3, [sp, #20]
 8011404:	3301      	adds	r3, #1
 8011406:	9305      	str	r3, [sp, #20]
 8011408:	9b06      	ldr	r3, [sp, #24]
 801140a:	3301      	adds	r3, #1
 801140c:	9306      	str	r3, [sp, #24]
 801140e:	2301      	movs	r3, #1
 8011410:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011412:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011414:	2b00      	cmp	r3, #0
 8011416:	f000 81af 	beq.w	8011778 <_dtoa_r+0xa70>
 801141a:	6922      	ldr	r2, [r4, #16]
 801141c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8011420:	6910      	ldr	r0, [r2, #16]
 8011422:	f000 fb03 	bl	8011a2c <__hi0bits>
 8011426:	f1c0 0020 	rsb	r0, r0, #32
 801142a:	9b06      	ldr	r3, [sp, #24]
 801142c:	4418      	add	r0, r3
 801142e:	f010 001f 	ands.w	r0, r0, #31
 8011432:	d076      	beq.n	8011522 <_dtoa_r+0x81a>
 8011434:	f1c0 0220 	rsb	r2, r0, #32
 8011438:	2a04      	cmp	r2, #4
 801143a:	dd69      	ble.n	8011510 <_dtoa_r+0x808>
 801143c:	9b05      	ldr	r3, [sp, #20]
 801143e:	f1c0 001c 	rsb	r0, r0, #28
 8011442:	4403      	add	r3, r0
 8011444:	9305      	str	r3, [sp, #20]
 8011446:	9b06      	ldr	r3, [sp, #24]
 8011448:	4406      	add	r6, r0
 801144a:	4403      	add	r3, r0
 801144c:	9306      	str	r3, [sp, #24]
 801144e:	9b05      	ldr	r3, [sp, #20]
 8011450:	2b00      	cmp	r3, #0
 8011452:	dd05      	ble.n	8011460 <_dtoa_r+0x758>
 8011454:	9901      	ldr	r1, [sp, #4]
 8011456:	461a      	mov	r2, r3
 8011458:	4648      	mov	r0, r9
 801145a:	f000 fc4d 	bl	8011cf8 <__lshift>
 801145e:	9001      	str	r0, [sp, #4]
 8011460:	9b06      	ldr	r3, [sp, #24]
 8011462:	2b00      	cmp	r3, #0
 8011464:	dd05      	ble.n	8011472 <_dtoa_r+0x76a>
 8011466:	4621      	mov	r1, r4
 8011468:	461a      	mov	r2, r3
 801146a:	4648      	mov	r0, r9
 801146c:	f000 fc44 	bl	8011cf8 <__lshift>
 8011470:	4604      	mov	r4, r0
 8011472:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011474:	2b00      	cmp	r3, #0
 8011476:	d056      	beq.n	8011526 <_dtoa_r+0x81e>
 8011478:	9801      	ldr	r0, [sp, #4]
 801147a:	4621      	mov	r1, r4
 801147c:	f000 fca8 	bl	8011dd0 <__mcmp>
 8011480:	2800      	cmp	r0, #0
 8011482:	da50      	bge.n	8011526 <_dtoa_r+0x81e>
 8011484:	f108 33ff 	add.w	r3, r8, #4294967295
 8011488:	9304      	str	r3, [sp, #16]
 801148a:	9901      	ldr	r1, [sp, #4]
 801148c:	2300      	movs	r3, #0
 801148e:	220a      	movs	r2, #10
 8011490:	4648      	mov	r0, r9
 8011492:	f000 fa3b 	bl	801190c <__multadd>
 8011496:	9b08      	ldr	r3, [sp, #32]
 8011498:	9001      	str	r0, [sp, #4]
 801149a:	2b00      	cmp	r3, #0
 801149c:	f000 816e 	beq.w	801177c <_dtoa_r+0xa74>
 80114a0:	4629      	mov	r1, r5
 80114a2:	2300      	movs	r3, #0
 80114a4:	220a      	movs	r2, #10
 80114a6:	4648      	mov	r0, r9
 80114a8:	f000 fa30 	bl	801190c <__multadd>
 80114ac:	f1bb 0f00 	cmp.w	fp, #0
 80114b0:	4605      	mov	r5, r0
 80114b2:	dc64      	bgt.n	801157e <_dtoa_r+0x876>
 80114b4:	9b07      	ldr	r3, [sp, #28]
 80114b6:	2b02      	cmp	r3, #2
 80114b8:	dc3e      	bgt.n	8011538 <_dtoa_r+0x830>
 80114ba:	e060      	b.n	801157e <_dtoa_r+0x876>
 80114bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80114be:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80114c2:	e73c      	b.n	801133e <_dtoa_r+0x636>
 80114c4:	f10a 34ff 	add.w	r4, sl, #4294967295
 80114c8:	42a3      	cmp	r3, r4
 80114ca:	bfbf      	itttt	lt
 80114cc:	1ae2      	sublt	r2, r4, r3
 80114ce:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80114d0:	189b      	addlt	r3, r3, r2
 80114d2:	930a      	strlt	r3, [sp, #40]	@ 0x28
 80114d4:	bfae      	itee	ge
 80114d6:	1b1c      	subge	r4, r3, r4
 80114d8:	4623      	movlt	r3, r4
 80114da:	2400      	movlt	r4, #0
 80114dc:	f1ba 0f00 	cmp.w	sl, #0
 80114e0:	bfb5      	itete	lt
 80114e2:	9a05      	ldrlt	r2, [sp, #20]
 80114e4:	9e05      	ldrge	r6, [sp, #20]
 80114e6:	eba2 060a 	sublt.w	r6, r2, sl
 80114ea:	4652      	movge	r2, sl
 80114ec:	bfb8      	it	lt
 80114ee:	2200      	movlt	r2, #0
 80114f0:	e727      	b.n	8011342 <_dtoa_r+0x63a>
 80114f2:	9e05      	ldr	r6, [sp, #20]
 80114f4:	9d08      	ldr	r5, [sp, #32]
 80114f6:	461c      	mov	r4, r3
 80114f8:	e730      	b.n	801135c <_dtoa_r+0x654>
 80114fa:	461a      	mov	r2, r3
 80114fc:	e758      	b.n	80113b0 <_dtoa_r+0x6a8>
 80114fe:	2300      	movs	r3, #0
 8011500:	e786      	b.n	8011410 <_dtoa_r+0x708>
 8011502:	9b02      	ldr	r3, [sp, #8]
 8011504:	e784      	b.n	8011410 <_dtoa_r+0x708>
 8011506:	920b      	str	r2, [sp, #44]	@ 0x2c
 8011508:	e783      	b.n	8011412 <_dtoa_r+0x70a>
 801150a:	2300      	movs	r3, #0
 801150c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801150e:	e784      	b.n	801141a <_dtoa_r+0x712>
 8011510:	d09d      	beq.n	801144e <_dtoa_r+0x746>
 8011512:	9b05      	ldr	r3, [sp, #20]
 8011514:	321c      	adds	r2, #28
 8011516:	4413      	add	r3, r2
 8011518:	9305      	str	r3, [sp, #20]
 801151a:	9b06      	ldr	r3, [sp, #24]
 801151c:	4416      	add	r6, r2
 801151e:	4413      	add	r3, r2
 8011520:	e794      	b.n	801144c <_dtoa_r+0x744>
 8011522:	4602      	mov	r2, r0
 8011524:	e7f5      	b.n	8011512 <_dtoa_r+0x80a>
 8011526:	f1ba 0f00 	cmp.w	sl, #0
 801152a:	f8cd 8010 	str.w	r8, [sp, #16]
 801152e:	46d3      	mov	fp, sl
 8011530:	dc21      	bgt.n	8011576 <_dtoa_r+0x86e>
 8011532:	9b07      	ldr	r3, [sp, #28]
 8011534:	2b02      	cmp	r3, #2
 8011536:	dd1e      	ble.n	8011576 <_dtoa_r+0x86e>
 8011538:	f1bb 0f00 	cmp.w	fp, #0
 801153c:	f47f aeb7 	bne.w	80112ae <_dtoa_r+0x5a6>
 8011540:	4621      	mov	r1, r4
 8011542:	465b      	mov	r3, fp
 8011544:	2205      	movs	r2, #5
 8011546:	4648      	mov	r0, r9
 8011548:	f000 f9e0 	bl	801190c <__multadd>
 801154c:	4601      	mov	r1, r0
 801154e:	4604      	mov	r4, r0
 8011550:	9801      	ldr	r0, [sp, #4]
 8011552:	f000 fc3d 	bl	8011dd0 <__mcmp>
 8011556:	2800      	cmp	r0, #0
 8011558:	f77f aea9 	ble.w	80112ae <_dtoa_r+0x5a6>
 801155c:	463e      	mov	r6, r7
 801155e:	2331      	movs	r3, #49	@ 0x31
 8011560:	f806 3b01 	strb.w	r3, [r6], #1
 8011564:	9b04      	ldr	r3, [sp, #16]
 8011566:	3301      	adds	r3, #1
 8011568:	9304      	str	r3, [sp, #16]
 801156a:	e6a4      	b.n	80112b6 <_dtoa_r+0x5ae>
 801156c:	f8cd 8010 	str.w	r8, [sp, #16]
 8011570:	4654      	mov	r4, sl
 8011572:	4625      	mov	r5, r4
 8011574:	e7f2      	b.n	801155c <_dtoa_r+0x854>
 8011576:	9b08      	ldr	r3, [sp, #32]
 8011578:	2b00      	cmp	r3, #0
 801157a:	f000 8103 	beq.w	8011784 <_dtoa_r+0xa7c>
 801157e:	2e00      	cmp	r6, #0
 8011580:	dd05      	ble.n	801158e <_dtoa_r+0x886>
 8011582:	4629      	mov	r1, r5
 8011584:	4632      	mov	r2, r6
 8011586:	4648      	mov	r0, r9
 8011588:	f000 fbb6 	bl	8011cf8 <__lshift>
 801158c:	4605      	mov	r5, r0
 801158e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011590:	2b00      	cmp	r3, #0
 8011592:	d058      	beq.n	8011646 <_dtoa_r+0x93e>
 8011594:	6869      	ldr	r1, [r5, #4]
 8011596:	4648      	mov	r0, r9
 8011598:	f000 f956 	bl	8011848 <_Balloc>
 801159c:	4606      	mov	r6, r0
 801159e:	b928      	cbnz	r0, 80115ac <_dtoa_r+0x8a4>
 80115a0:	4b82      	ldr	r3, [pc, #520]	@ (80117ac <_dtoa_r+0xaa4>)
 80115a2:	4602      	mov	r2, r0
 80115a4:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80115a8:	f7ff bbc7 	b.w	8010d3a <_dtoa_r+0x32>
 80115ac:	692a      	ldr	r2, [r5, #16]
 80115ae:	3202      	adds	r2, #2
 80115b0:	0092      	lsls	r2, r2, #2
 80115b2:	f105 010c 	add.w	r1, r5, #12
 80115b6:	300c      	adds	r0, #12
 80115b8:	f7ff fb07 	bl	8010bca <memcpy>
 80115bc:	2201      	movs	r2, #1
 80115be:	4631      	mov	r1, r6
 80115c0:	4648      	mov	r0, r9
 80115c2:	f000 fb99 	bl	8011cf8 <__lshift>
 80115c6:	1c7b      	adds	r3, r7, #1
 80115c8:	9305      	str	r3, [sp, #20]
 80115ca:	eb07 030b 	add.w	r3, r7, fp
 80115ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80115d0:	9b02      	ldr	r3, [sp, #8]
 80115d2:	f003 0301 	and.w	r3, r3, #1
 80115d6:	46a8      	mov	r8, r5
 80115d8:	9308      	str	r3, [sp, #32]
 80115da:	4605      	mov	r5, r0
 80115dc:	9b05      	ldr	r3, [sp, #20]
 80115de:	9801      	ldr	r0, [sp, #4]
 80115e0:	4621      	mov	r1, r4
 80115e2:	f103 3bff 	add.w	fp, r3, #4294967295
 80115e6:	f7ff fb05 	bl	8010bf4 <quorem>
 80115ea:	4641      	mov	r1, r8
 80115ec:	9002      	str	r0, [sp, #8]
 80115ee:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80115f2:	9801      	ldr	r0, [sp, #4]
 80115f4:	f000 fbec 	bl	8011dd0 <__mcmp>
 80115f8:	462a      	mov	r2, r5
 80115fa:	9006      	str	r0, [sp, #24]
 80115fc:	4621      	mov	r1, r4
 80115fe:	4648      	mov	r0, r9
 8011600:	f000 fc02 	bl	8011e08 <__mdiff>
 8011604:	68c2      	ldr	r2, [r0, #12]
 8011606:	4606      	mov	r6, r0
 8011608:	b9fa      	cbnz	r2, 801164a <_dtoa_r+0x942>
 801160a:	4601      	mov	r1, r0
 801160c:	9801      	ldr	r0, [sp, #4]
 801160e:	f000 fbdf 	bl	8011dd0 <__mcmp>
 8011612:	4602      	mov	r2, r0
 8011614:	4631      	mov	r1, r6
 8011616:	4648      	mov	r0, r9
 8011618:	920a      	str	r2, [sp, #40]	@ 0x28
 801161a:	f000 f955 	bl	80118c8 <_Bfree>
 801161e:	9b07      	ldr	r3, [sp, #28]
 8011620:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011622:	9e05      	ldr	r6, [sp, #20]
 8011624:	ea43 0102 	orr.w	r1, r3, r2
 8011628:	9b08      	ldr	r3, [sp, #32]
 801162a:	4319      	orrs	r1, r3
 801162c:	d10f      	bne.n	801164e <_dtoa_r+0x946>
 801162e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8011632:	d028      	beq.n	8011686 <_dtoa_r+0x97e>
 8011634:	9b06      	ldr	r3, [sp, #24]
 8011636:	2b00      	cmp	r3, #0
 8011638:	dd02      	ble.n	8011640 <_dtoa_r+0x938>
 801163a:	9b02      	ldr	r3, [sp, #8]
 801163c:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8011640:	f88b a000 	strb.w	sl, [fp]
 8011644:	e639      	b.n	80112ba <_dtoa_r+0x5b2>
 8011646:	4628      	mov	r0, r5
 8011648:	e7bd      	b.n	80115c6 <_dtoa_r+0x8be>
 801164a:	2201      	movs	r2, #1
 801164c:	e7e2      	b.n	8011614 <_dtoa_r+0x90c>
 801164e:	9b06      	ldr	r3, [sp, #24]
 8011650:	2b00      	cmp	r3, #0
 8011652:	db04      	blt.n	801165e <_dtoa_r+0x956>
 8011654:	9907      	ldr	r1, [sp, #28]
 8011656:	430b      	orrs	r3, r1
 8011658:	9908      	ldr	r1, [sp, #32]
 801165a:	430b      	orrs	r3, r1
 801165c:	d120      	bne.n	80116a0 <_dtoa_r+0x998>
 801165e:	2a00      	cmp	r2, #0
 8011660:	ddee      	ble.n	8011640 <_dtoa_r+0x938>
 8011662:	9901      	ldr	r1, [sp, #4]
 8011664:	2201      	movs	r2, #1
 8011666:	4648      	mov	r0, r9
 8011668:	f000 fb46 	bl	8011cf8 <__lshift>
 801166c:	4621      	mov	r1, r4
 801166e:	9001      	str	r0, [sp, #4]
 8011670:	f000 fbae 	bl	8011dd0 <__mcmp>
 8011674:	2800      	cmp	r0, #0
 8011676:	dc03      	bgt.n	8011680 <_dtoa_r+0x978>
 8011678:	d1e2      	bne.n	8011640 <_dtoa_r+0x938>
 801167a:	f01a 0f01 	tst.w	sl, #1
 801167e:	d0df      	beq.n	8011640 <_dtoa_r+0x938>
 8011680:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8011684:	d1d9      	bne.n	801163a <_dtoa_r+0x932>
 8011686:	2339      	movs	r3, #57	@ 0x39
 8011688:	f88b 3000 	strb.w	r3, [fp]
 801168c:	4633      	mov	r3, r6
 801168e:	461e      	mov	r6, r3
 8011690:	3b01      	subs	r3, #1
 8011692:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011696:	2a39      	cmp	r2, #57	@ 0x39
 8011698:	d053      	beq.n	8011742 <_dtoa_r+0xa3a>
 801169a:	3201      	adds	r2, #1
 801169c:	701a      	strb	r2, [r3, #0]
 801169e:	e60c      	b.n	80112ba <_dtoa_r+0x5b2>
 80116a0:	2a00      	cmp	r2, #0
 80116a2:	dd07      	ble.n	80116b4 <_dtoa_r+0x9ac>
 80116a4:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80116a8:	d0ed      	beq.n	8011686 <_dtoa_r+0x97e>
 80116aa:	f10a 0301 	add.w	r3, sl, #1
 80116ae:	f88b 3000 	strb.w	r3, [fp]
 80116b2:	e602      	b.n	80112ba <_dtoa_r+0x5b2>
 80116b4:	9b05      	ldr	r3, [sp, #20]
 80116b6:	9a05      	ldr	r2, [sp, #20]
 80116b8:	f803 ac01 	strb.w	sl, [r3, #-1]
 80116bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80116be:	4293      	cmp	r3, r2
 80116c0:	d029      	beq.n	8011716 <_dtoa_r+0xa0e>
 80116c2:	9901      	ldr	r1, [sp, #4]
 80116c4:	2300      	movs	r3, #0
 80116c6:	220a      	movs	r2, #10
 80116c8:	4648      	mov	r0, r9
 80116ca:	f000 f91f 	bl	801190c <__multadd>
 80116ce:	45a8      	cmp	r8, r5
 80116d0:	9001      	str	r0, [sp, #4]
 80116d2:	f04f 0300 	mov.w	r3, #0
 80116d6:	f04f 020a 	mov.w	r2, #10
 80116da:	4641      	mov	r1, r8
 80116dc:	4648      	mov	r0, r9
 80116de:	d107      	bne.n	80116f0 <_dtoa_r+0x9e8>
 80116e0:	f000 f914 	bl	801190c <__multadd>
 80116e4:	4680      	mov	r8, r0
 80116e6:	4605      	mov	r5, r0
 80116e8:	9b05      	ldr	r3, [sp, #20]
 80116ea:	3301      	adds	r3, #1
 80116ec:	9305      	str	r3, [sp, #20]
 80116ee:	e775      	b.n	80115dc <_dtoa_r+0x8d4>
 80116f0:	f000 f90c 	bl	801190c <__multadd>
 80116f4:	4629      	mov	r1, r5
 80116f6:	4680      	mov	r8, r0
 80116f8:	2300      	movs	r3, #0
 80116fa:	220a      	movs	r2, #10
 80116fc:	4648      	mov	r0, r9
 80116fe:	f000 f905 	bl	801190c <__multadd>
 8011702:	4605      	mov	r5, r0
 8011704:	e7f0      	b.n	80116e8 <_dtoa_r+0x9e0>
 8011706:	f1bb 0f00 	cmp.w	fp, #0
 801170a:	bfcc      	ite	gt
 801170c:	465e      	movgt	r6, fp
 801170e:	2601      	movle	r6, #1
 8011710:	443e      	add	r6, r7
 8011712:	f04f 0800 	mov.w	r8, #0
 8011716:	9901      	ldr	r1, [sp, #4]
 8011718:	2201      	movs	r2, #1
 801171a:	4648      	mov	r0, r9
 801171c:	f000 faec 	bl	8011cf8 <__lshift>
 8011720:	4621      	mov	r1, r4
 8011722:	9001      	str	r0, [sp, #4]
 8011724:	f000 fb54 	bl	8011dd0 <__mcmp>
 8011728:	2800      	cmp	r0, #0
 801172a:	dcaf      	bgt.n	801168c <_dtoa_r+0x984>
 801172c:	d102      	bne.n	8011734 <_dtoa_r+0xa2c>
 801172e:	f01a 0f01 	tst.w	sl, #1
 8011732:	d1ab      	bne.n	801168c <_dtoa_r+0x984>
 8011734:	4633      	mov	r3, r6
 8011736:	461e      	mov	r6, r3
 8011738:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801173c:	2a30      	cmp	r2, #48	@ 0x30
 801173e:	d0fa      	beq.n	8011736 <_dtoa_r+0xa2e>
 8011740:	e5bb      	b.n	80112ba <_dtoa_r+0x5b2>
 8011742:	429f      	cmp	r7, r3
 8011744:	d1a3      	bne.n	801168e <_dtoa_r+0x986>
 8011746:	9b04      	ldr	r3, [sp, #16]
 8011748:	3301      	adds	r3, #1
 801174a:	9304      	str	r3, [sp, #16]
 801174c:	2331      	movs	r3, #49	@ 0x31
 801174e:	703b      	strb	r3, [r7, #0]
 8011750:	e5b3      	b.n	80112ba <_dtoa_r+0x5b2>
 8011752:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8011754:	4f16      	ldr	r7, [pc, #88]	@ (80117b0 <_dtoa_r+0xaa8>)
 8011756:	b11b      	cbz	r3, 8011760 <_dtoa_r+0xa58>
 8011758:	f107 0308 	add.w	r3, r7, #8
 801175c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801175e:	6013      	str	r3, [r2, #0]
 8011760:	4638      	mov	r0, r7
 8011762:	b011      	add	sp, #68	@ 0x44
 8011764:	ecbd 8b02 	vpop	{d8}
 8011768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801176c:	9b07      	ldr	r3, [sp, #28]
 801176e:	2b01      	cmp	r3, #1
 8011770:	f77f ae36 	ble.w	80113e0 <_dtoa_r+0x6d8>
 8011774:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011776:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011778:	2001      	movs	r0, #1
 801177a:	e656      	b.n	801142a <_dtoa_r+0x722>
 801177c:	f1bb 0f00 	cmp.w	fp, #0
 8011780:	f77f aed7 	ble.w	8011532 <_dtoa_r+0x82a>
 8011784:	463e      	mov	r6, r7
 8011786:	9801      	ldr	r0, [sp, #4]
 8011788:	4621      	mov	r1, r4
 801178a:	f7ff fa33 	bl	8010bf4 <quorem>
 801178e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8011792:	f806 ab01 	strb.w	sl, [r6], #1
 8011796:	1bf2      	subs	r2, r6, r7
 8011798:	4593      	cmp	fp, r2
 801179a:	ddb4      	ble.n	8011706 <_dtoa_r+0x9fe>
 801179c:	9901      	ldr	r1, [sp, #4]
 801179e:	2300      	movs	r3, #0
 80117a0:	220a      	movs	r2, #10
 80117a2:	4648      	mov	r0, r9
 80117a4:	f000 f8b2 	bl	801190c <__multadd>
 80117a8:	9001      	str	r0, [sp, #4]
 80117aa:	e7ec      	b.n	8011786 <_dtoa_r+0xa7e>
 80117ac:	08014165 	.word	0x08014165
 80117b0:	080140e9 	.word	0x080140e9

080117b4 <_free_r>:
 80117b4:	b538      	push	{r3, r4, r5, lr}
 80117b6:	4605      	mov	r5, r0
 80117b8:	2900      	cmp	r1, #0
 80117ba:	d041      	beq.n	8011840 <_free_r+0x8c>
 80117bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80117c0:	1f0c      	subs	r4, r1, #4
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	bfb8      	it	lt
 80117c6:	18e4      	addlt	r4, r4, r3
 80117c8:	f7fe f84c 	bl	800f864 <__malloc_lock>
 80117cc:	4a1d      	ldr	r2, [pc, #116]	@ (8011844 <_free_r+0x90>)
 80117ce:	6813      	ldr	r3, [r2, #0]
 80117d0:	b933      	cbnz	r3, 80117e0 <_free_r+0x2c>
 80117d2:	6063      	str	r3, [r4, #4]
 80117d4:	6014      	str	r4, [r2, #0]
 80117d6:	4628      	mov	r0, r5
 80117d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80117dc:	f7fe b848 	b.w	800f870 <__malloc_unlock>
 80117e0:	42a3      	cmp	r3, r4
 80117e2:	d908      	bls.n	80117f6 <_free_r+0x42>
 80117e4:	6820      	ldr	r0, [r4, #0]
 80117e6:	1821      	adds	r1, r4, r0
 80117e8:	428b      	cmp	r3, r1
 80117ea:	bf01      	itttt	eq
 80117ec:	6819      	ldreq	r1, [r3, #0]
 80117ee:	685b      	ldreq	r3, [r3, #4]
 80117f0:	1809      	addeq	r1, r1, r0
 80117f2:	6021      	streq	r1, [r4, #0]
 80117f4:	e7ed      	b.n	80117d2 <_free_r+0x1e>
 80117f6:	461a      	mov	r2, r3
 80117f8:	685b      	ldr	r3, [r3, #4]
 80117fa:	b10b      	cbz	r3, 8011800 <_free_r+0x4c>
 80117fc:	42a3      	cmp	r3, r4
 80117fe:	d9fa      	bls.n	80117f6 <_free_r+0x42>
 8011800:	6811      	ldr	r1, [r2, #0]
 8011802:	1850      	adds	r0, r2, r1
 8011804:	42a0      	cmp	r0, r4
 8011806:	d10b      	bne.n	8011820 <_free_r+0x6c>
 8011808:	6820      	ldr	r0, [r4, #0]
 801180a:	4401      	add	r1, r0
 801180c:	1850      	adds	r0, r2, r1
 801180e:	4283      	cmp	r3, r0
 8011810:	6011      	str	r1, [r2, #0]
 8011812:	d1e0      	bne.n	80117d6 <_free_r+0x22>
 8011814:	6818      	ldr	r0, [r3, #0]
 8011816:	685b      	ldr	r3, [r3, #4]
 8011818:	6053      	str	r3, [r2, #4]
 801181a:	4408      	add	r0, r1
 801181c:	6010      	str	r0, [r2, #0]
 801181e:	e7da      	b.n	80117d6 <_free_r+0x22>
 8011820:	d902      	bls.n	8011828 <_free_r+0x74>
 8011822:	230c      	movs	r3, #12
 8011824:	602b      	str	r3, [r5, #0]
 8011826:	e7d6      	b.n	80117d6 <_free_r+0x22>
 8011828:	6820      	ldr	r0, [r4, #0]
 801182a:	1821      	adds	r1, r4, r0
 801182c:	428b      	cmp	r3, r1
 801182e:	bf04      	itt	eq
 8011830:	6819      	ldreq	r1, [r3, #0]
 8011832:	685b      	ldreq	r3, [r3, #4]
 8011834:	6063      	str	r3, [r4, #4]
 8011836:	bf04      	itt	eq
 8011838:	1809      	addeq	r1, r1, r0
 801183a:	6021      	streq	r1, [r4, #0]
 801183c:	6054      	str	r4, [r2, #4]
 801183e:	e7ca      	b.n	80117d6 <_free_r+0x22>
 8011840:	bd38      	pop	{r3, r4, r5, pc}
 8011842:	bf00      	nop
 8011844:	24004e38 	.word	0x24004e38

08011848 <_Balloc>:
 8011848:	b570      	push	{r4, r5, r6, lr}
 801184a:	69c6      	ldr	r6, [r0, #28]
 801184c:	4604      	mov	r4, r0
 801184e:	460d      	mov	r5, r1
 8011850:	b976      	cbnz	r6, 8011870 <_Balloc+0x28>
 8011852:	2010      	movs	r0, #16
 8011854:	f7fd ff54 	bl	800f700 <malloc>
 8011858:	4602      	mov	r2, r0
 801185a:	61e0      	str	r0, [r4, #28]
 801185c:	b920      	cbnz	r0, 8011868 <_Balloc+0x20>
 801185e:	4b18      	ldr	r3, [pc, #96]	@ (80118c0 <_Balloc+0x78>)
 8011860:	4818      	ldr	r0, [pc, #96]	@ (80118c4 <_Balloc+0x7c>)
 8011862:	216b      	movs	r1, #107	@ 0x6b
 8011864:	f7fd ff2e 	bl	800f6c4 <__assert_func>
 8011868:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801186c:	6006      	str	r6, [r0, #0]
 801186e:	60c6      	str	r6, [r0, #12]
 8011870:	69e6      	ldr	r6, [r4, #28]
 8011872:	68f3      	ldr	r3, [r6, #12]
 8011874:	b183      	cbz	r3, 8011898 <_Balloc+0x50>
 8011876:	69e3      	ldr	r3, [r4, #28]
 8011878:	68db      	ldr	r3, [r3, #12]
 801187a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801187e:	b9b8      	cbnz	r0, 80118b0 <_Balloc+0x68>
 8011880:	2101      	movs	r1, #1
 8011882:	fa01 f605 	lsl.w	r6, r1, r5
 8011886:	1d72      	adds	r2, r6, #5
 8011888:	0092      	lsls	r2, r2, #2
 801188a:	4620      	mov	r0, r4
 801188c:	f001 fec0 	bl	8013610 <_calloc_r>
 8011890:	b160      	cbz	r0, 80118ac <_Balloc+0x64>
 8011892:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011896:	e00e      	b.n	80118b6 <_Balloc+0x6e>
 8011898:	2221      	movs	r2, #33	@ 0x21
 801189a:	2104      	movs	r1, #4
 801189c:	4620      	mov	r0, r4
 801189e:	f001 feb7 	bl	8013610 <_calloc_r>
 80118a2:	69e3      	ldr	r3, [r4, #28]
 80118a4:	60f0      	str	r0, [r6, #12]
 80118a6:	68db      	ldr	r3, [r3, #12]
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	d1e4      	bne.n	8011876 <_Balloc+0x2e>
 80118ac:	2000      	movs	r0, #0
 80118ae:	bd70      	pop	{r4, r5, r6, pc}
 80118b0:	6802      	ldr	r2, [r0, #0]
 80118b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80118b6:	2300      	movs	r3, #0
 80118b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80118bc:	e7f7      	b.n	80118ae <_Balloc+0x66>
 80118be:	bf00      	nop
 80118c0:	080140f6 	.word	0x080140f6
 80118c4:	08014176 	.word	0x08014176

080118c8 <_Bfree>:
 80118c8:	b570      	push	{r4, r5, r6, lr}
 80118ca:	69c6      	ldr	r6, [r0, #28]
 80118cc:	4605      	mov	r5, r0
 80118ce:	460c      	mov	r4, r1
 80118d0:	b976      	cbnz	r6, 80118f0 <_Bfree+0x28>
 80118d2:	2010      	movs	r0, #16
 80118d4:	f7fd ff14 	bl	800f700 <malloc>
 80118d8:	4602      	mov	r2, r0
 80118da:	61e8      	str	r0, [r5, #28]
 80118dc:	b920      	cbnz	r0, 80118e8 <_Bfree+0x20>
 80118de:	4b09      	ldr	r3, [pc, #36]	@ (8011904 <_Bfree+0x3c>)
 80118e0:	4809      	ldr	r0, [pc, #36]	@ (8011908 <_Bfree+0x40>)
 80118e2:	218f      	movs	r1, #143	@ 0x8f
 80118e4:	f7fd feee 	bl	800f6c4 <__assert_func>
 80118e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80118ec:	6006      	str	r6, [r0, #0]
 80118ee:	60c6      	str	r6, [r0, #12]
 80118f0:	b13c      	cbz	r4, 8011902 <_Bfree+0x3a>
 80118f2:	69eb      	ldr	r3, [r5, #28]
 80118f4:	6862      	ldr	r2, [r4, #4]
 80118f6:	68db      	ldr	r3, [r3, #12]
 80118f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80118fc:	6021      	str	r1, [r4, #0]
 80118fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011902:	bd70      	pop	{r4, r5, r6, pc}
 8011904:	080140f6 	.word	0x080140f6
 8011908:	08014176 	.word	0x08014176

0801190c <__multadd>:
 801190c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011910:	690d      	ldr	r5, [r1, #16]
 8011912:	4607      	mov	r7, r0
 8011914:	460c      	mov	r4, r1
 8011916:	461e      	mov	r6, r3
 8011918:	f101 0c14 	add.w	ip, r1, #20
 801191c:	2000      	movs	r0, #0
 801191e:	f8dc 3000 	ldr.w	r3, [ip]
 8011922:	b299      	uxth	r1, r3
 8011924:	fb02 6101 	mla	r1, r2, r1, r6
 8011928:	0c1e      	lsrs	r6, r3, #16
 801192a:	0c0b      	lsrs	r3, r1, #16
 801192c:	fb02 3306 	mla	r3, r2, r6, r3
 8011930:	b289      	uxth	r1, r1
 8011932:	3001      	adds	r0, #1
 8011934:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011938:	4285      	cmp	r5, r0
 801193a:	f84c 1b04 	str.w	r1, [ip], #4
 801193e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011942:	dcec      	bgt.n	801191e <__multadd+0x12>
 8011944:	b30e      	cbz	r6, 801198a <__multadd+0x7e>
 8011946:	68a3      	ldr	r3, [r4, #8]
 8011948:	42ab      	cmp	r3, r5
 801194a:	dc19      	bgt.n	8011980 <__multadd+0x74>
 801194c:	6861      	ldr	r1, [r4, #4]
 801194e:	4638      	mov	r0, r7
 8011950:	3101      	adds	r1, #1
 8011952:	f7ff ff79 	bl	8011848 <_Balloc>
 8011956:	4680      	mov	r8, r0
 8011958:	b928      	cbnz	r0, 8011966 <__multadd+0x5a>
 801195a:	4602      	mov	r2, r0
 801195c:	4b0c      	ldr	r3, [pc, #48]	@ (8011990 <__multadd+0x84>)
 801195e:	480d      	ldr	r0, [pc, #52]	@ (8011994 <__multadd+0x88>)
 8011960:	21ba      	movs	r1, #186	@ 0xba
 8011962:	f7fd feaf 	bl	800f6c4 <__assert_func>
 8011966:	6922      	ldr	r2, [r4, #16]
 8011968:	3202      	adds	r2, #2
 801196a:	f104 010c 	add.w	r1, r4, #12
 801196e:	0092      	lsls	r2, r2, #2
 8011970:	300c      	adds	r0, #12
 8011972:	f7ff f92a 	bl	8010bca <memcpy>
 8011976:	4621      	mov	r1, r4
 8011978:	4638      	mov	r0, r7
 801197a:	f7ff ffa5 	bl	80118c8 <_Bfree>
 801197e:	4644      	mov	r4, r8
 8011980:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011984:	3501      	adds	r5, #1
 8011986:	615e      	str	r6, [r3, #20]
 8011988:	6125      	str	r5, [r4, #16]
 801198a:	4620      	mov	r0, r4
 801198c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011990:	08014165 	.word	0x08014165
 8011994:	08014176 	.word	0x08014176

08011998 <__s2b>:
 8011998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801199c:	460c      	mov	r4, r1
 801199e:	4615      	mov	r5, r2
 80119a0:	461f      	mov	r7, r3
 80119a2:	2209      	movs	r2, #9
 80119a4:	3308      	adds	r3, #8
 80119a6:	4606      	mov	r6, r0
 80119a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80119ac:	2100      	movs	r1, #0
 80119ae:	2201      	movs	r2, #1
 80119b0:	429a      	cmp	r2, r3
 80119b2:	db09      	blt.n	80119c8 <__s2b+0x30>
 80119b4:	4630      	mov	r0, r6
 80119b6:	f7ff ff47 	bl	8011848 <_Balloc>
 80119ba:	b940      	cbnz	r0, 80119ce <__s2b+0x36>
 80119bc:	4602      	mov	r2, r0
 80119be:	4b19      	ldr	r3, [pc, #100]	@ (8011a24 <__s2b+0x8c>)
 80119c0:	4819      	ldr	r0, [pc, #100]	@ (8011a28 <__s2b+0x90>)
 80119c2:	21d3      	movs	r1, #211	@ 0xd3
 80119c4:	f7fd fe7e 	bl	800f6c4 <__assert_func>
 80119c8:	0052      	lsls	r2, r2, #1
 80119ca:	3101      	adds	r1, #1
 80119cc:	e7f0      	b.n	80119b0 <__s2b+0x18>
 80119ce:	9b08      	ldr	r3, [sp, #32]
 80119d0:	6143      	str	r3, [r0, #20]
 80119d2:	2d09      	cmp	r5, #9
 80119d4:	f04f 0301 	mov.w	r3, #1
 80119d8:	6103      	str	r3, [r0, #16]
 80119da:	dd16      	ble.n	8011a0a <__s2b+0x72>
 80119dc:	f104 0909 	add.w	r9, r4, #9
 80119e0:	46c8      	mov	r8, r9
 80119e2:	442c      	add	r4, r5
 80119e4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80119e8:	4601      	mov	r1, r0
 80119ea:	3b30      	subs	r3, #48	@ 0x30
 80119ec:	220a      	movs	r2, #10
 80119ee:	4630      	mov	r0, r6
 80119f0:	f7ff ff8c 	bl	801190c <__multadd>
 80119f4:	45a0      	cmp	r8, r4
 80119f6:	d1f5      	bne.n	80119e4 <__s2b+0x4c>
 80119f8:	f1a5 0408 	sub.w	r4, r5, #8
 80119fc:	444c      	add	r4, r9
 80119fe:	1b2d      	subs	r5, r5, r4
 8011a00:	1963      	adds	r3, r4, r5
 8011a02:	42bb      	cmp	r3, r7
 8011a04:	db04      	blt.n	8011a10 <__s2b+0x78>
 8011a06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011a0a:	340a      	adds	r4, #10
 8011a0c:	2509      	movs	r5, #9
 8011a0e:	e7f6      	b.n	80119fe <__s2b+0x66>
 8011a10:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011a14:	4601      	mov	r1, r0
 8011a16:	3b30      	subs	r3, #48	@ 0x30
 8011a18:	220a      	movs	r2, #10
 8011a1a:	4630      	mov	r0, r6
 8011a1c:	f7ff ff76 	bl	801190c <__multadd>
 8011a20:	e7ee      	b.n	8011a00 <__s2b+0x68>
 8011a22:	bf00      	nop
 8011a24:	08014165 	.word	0x08014165
 8011a28:	08014176 	.word	0x08014176

08011a2c <__hi0bits>:
 8011a2c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011a30:	4603      	mov	r3, r0
 8011a32:	bf36      	itet	cc
 8011a34:	0403      	lslcc	r3, r0, #16
 8011a36:	2000      	movcs	r0, #0
 8011a38:	2010      	movcc	r0, #16
 8011a3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011a3e:	bf3c      	itt	cc
 8011a40:	021b      	lslcc	r3, r3, #8
 8011a42:	3008      	addcc	r0, #8
 8011a44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011a48:	bf3c      	itt	cc
 8011a4a:	011b      	lslcc	r3, r3, #4
 8011a4c:	3004      	addcc	r0, #4
 8011a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011a52:	bf3c      	itt	cc
 8011a54:	009b      	lslcc	r3, r3, #2
 8011a56:	3002      	addcc	r0, #2
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	db05      	blt.n	8011a68 <__hi0bits+0x3c>
 8011a5c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011a60:	f100 0001 	add.w	r0, r0, #1
 8011a64:	bf08      	it	eq
 8011a66:	2020      	moveq	r0, #32
 8011a68:	4770      	bx	lr

08011a6a <__lo0bits>:
 8011a6a:	6803      	ldr	r3, [r0, #0]
 8011a6c:	4602      	mov	r2, r0
 8011a6e:	f013 0007 	ands.w	r0, r3, #7
 8011a72:	d00b      	beq.n	8011a8c <__lo0bits+0x22>
 8011a74:	07d9      	lsls	r1, r3, #31
 8011a76:	d421      	bmi.n	8011abc <__lo0bits+0x52>
 8011a78:	0798      	lsls	r0, r3, #30
 8011a7a:	bf49      	itett	mi
 8011a7c:	085b      	lsrmi	r3, r3, #1
 8011a7e:	089b      	lsrpl	r3, r3, #2
 8011a80:	2001      	movmi	r0, #1
 8011a82:	6013      	strmi	r3, [r2, #0]
 8011a84:	bf5c      	itt	pl
 8011a86:	6013      	strpl	r3, [r2, #0]
 8011a88:	2002      	movpl	r0, #2
 8011a8a:	4770      	bx	lr
 8011a8c:	b299      	uxth	r1, r3
 8011a8e:	b909      	cbnz	r1, 8011a94 <__lo0bits+0x2a>
 8011a90:	0c1b      	lsrs	r3, r3, #16
 8011a92:	2010      	movs	r0, #16
 8011a94:	b2d9      	uxtb	r1, r3
 8011a96:	b909      	cbnz	r1, 8011a9c <__lo0bits+0x32>
 8011a98:	3008      	adds	r0, #8
 8011a9a:	0a1b      	lsrs	r3, r3, #8
 8011a9c:	0719      	lsls	r1, r3, #28
 8011a9e:	bf04      	itt	eq
 8011aa0:	091b      	lsreq	r3, r3, #4
 8011aa2:	3004      	addeq	r0, #4
 8011aa4:	0799      	lsls	r1, r3, #30
 8011aa6:	bf04      	itt	eq
 8011aa8:	089b      	lsreq	r3, r3, #2
 8011aaa:	3002      	addeq	r0, #2
 8011aac:	07d9      	lsls	r1, r3, #31
 8011aae:	d403      	bmi.n	8011ab8 <__lo0bits+0x4e>
 8011ab0:	085b      	lsrs	r3, r3, #1
 8011ab2:	f100 0001 	add.w	r0, r0, #1
 8011ab6:	d003      	beq.n	8011ac0 <__lo0bits+0x56>
 8011ab8:	6013      	str	r3, [r2, #0]
 8011aba:	4770      	bx	lr
 8011abc:	2000      	movs	r0, #0
 8011abe:	4770      	bx	lr
 8011ac0:	2020      	movs	r0, #32
 8011ac2:	4770      	bx	lr

08011ac4 <__i2b>:
 8011ac4:	b510      	push	{r4, lr}
 8011ac6:	460c      	mov	r4, r1
 8011ac8:	2101      	movs	r1, #1
 8011aca:	f7ff febd 	bl	8011848 <_Balloc>
 8011ace:	4602      	mov	r2, r0
 8011ad0:	b928      	cbnz	r0, 8011ade <__i2b+0x1a>
 8011ad2:	4b05      	ldr	r3, [pc, #20]	@ (8011ae8 <__i2b+0x24>)
 8011ad4:	4805      	ldr	r0, [pc, #20]	@ (8011aec <__i2b+0x28>)
 8011ad6:	f240 1145 	movw	r1, #325	@ 0x145
 8011ada:	f7fd fdf3 	bl	800f6c4 <__assert_func>
 8011ade:	2301      	movs	r3, #1
 8011ae0:	6144      	str	r4, [r0, #20]
 8011ae2:	6103      	str	r3, [r0, #16]
 8011ae4:	bd10      	pop	{r4, pc}
 8011ae6:	bf00      	nop
 8011ae8:	08014165 	.word	0x08014165
 8011aec:	08014176 	.word	0x08014176

08011af0 <__multiply>:
 8011af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011af4:	4614      	mov	r4, r2
 8011af6:	690a      	ldr	r2, [r1, #16]
 8011af8:	6923      	ldr	r3, [r4, #16]
 8011afa:	429a      	cmp	r2, r3
 8011afc:	bfa8      	it	ge
 8011afe:	4623      	movge	r3, r4
 8011b00:	460f      	mov	r7, r1
 8011b02:	bfa4      	itt	ge
 8011b04:	460c      	movge	r4, r1
 8011b06:	461f      	movge	r7, r3
 8011b08:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8011b0c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8011b10:	68a3      	ldr	r3, [r4, #8]
 8011b12:	6861      	ldr	r1, [r4, #4]
 8011b14:	eb0a 0609 	add.w	r6, sl, r9
 8011b18:	42b3      	cmp	r3, r6
 8011b1a:	b085      	sub	sp, #20
 8011b1c:	bfb8      	it	lt
 8011b1e:	3101      	addlt	r1, #1
 8011b20:	f7ff fe92 	bl	8011848 <_Balloc>
 8011b24:	b930      	cbnz	r0, 8011b34 <__multiply+0x44>
 8011b26:	4602      	mov	r2, r0
 8011b28:	4b44      	ldr	r3, [pc, #272]	@ (8011c3c <__multiply+0x14c>)
 8011b2a:	4845      	ldr	r0, [pc, #276]	@ (8011c40 <__multiply+0x150>)
 8011b2c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011b30:	f7fd fdc8 	bl	800f6c4 <__assert_func>
 8011b34:	f100 0514 	add.w	r5, r0, #20
 8011b38:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011b3c:	462b      	mov	r3, r5
 8011b3e:	2200      	movs	r2, #0
 8011b40:	4543      	cmp	r3, r8
 8011b42:	d321      	bcc.n	8011b88 <__multiply+0x98>
 8011b44:	f107 0114 	add.w	r1, r7, #20
 8011b48:	f104 0214 	add.w	r2, r4, #20
 8011b4c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011b50:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8011b54:	9302      	str	r3, [sp, #8]
 8011b56:	1b13      	subs	r3, r2, r4
 8011b58:	3b15      	subs	r3, #21
 8011b5a:	f023 0303 	bic.w	r3, r3, #3
 8011b5e:	3304      	adds	r3, #4
 8011b60:	f104 0715 	add.w	r7, r4, #21
 8011b64:	42ba      	cmp	r2, r7
 8011b66:	bf38      	it	cc
 8011b68:	2304      	movcc	r3, #4
 8011b6a:	9301      	str	r3, [sp, #4]
 8011b6c:	9b02      	ldr	r3, [sp, #8]
 8011b6e:	9103      	str	r1, [sp, #12]
 8011b70:	428b      	cmp	r3, r1
 8011b72:	d80c      	bhi.n	8011b8e <__multiply+0x9e>
 8011b74:	2e00      	cmp	r6, #0
 8011b76:	dd03      	ble.n	8011b80 <__multiply+0x90>
 8011b78:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	d05b      	beq.n	8011c38 <__multiply+0x148>
 8011b80:	6106      	str	r6, [r0, #16]
 8011b82:	b005      	add	sp, #20
 8011b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b88:	f843 2b04 	str.w	r2, [r3], #4
 8011b8c:	e7d8      	b.n	8011b40 <__multiply+0x50>
 8011b8e:	f8b1 a000 	ldrh.w	sl, [r1]
 8011b92:	f1ba 0f00 	cmp.w	sl, #0
 8011b96:	d024      	beq.n	8011be2 <__multiply+0xf2>
 8011b98:	f104 0e14 	add.w	lr, r4, #20
 8011b9c:	46a9      	mov	r9, r5
 8011b9e:	f04f 0c00 	mov.w	ip, #0
 8011ba2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011ba6:	f8d9 3000 	ldr.w	r3, [r9]
 8011baa:	fa1f fb87 	uxth.w	fp, r7
 8011bae:	b29b      	uxth	r3, r3
 8011bb0:	fb0a 330b 	mla	r3, sl, fp, r3
 8011bb4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8011bb8:	f8d9 7000 	ldr.w	r7, [r9]
 8011bbc:	4463      	add	r3, ip
 8011bbe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011bc2:	fb0a c70b 	mla	r7, sl, fp, ip
 8011bc6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8011bca:	b29b      	uxth	r3, r3
 8011bcc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011bd0:	4572      	cmp	r2, lr
 8011bd2:	f849 3b04 	str.w	r3, [r9], #4
 8011bd6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011bda:	d8e2      	bhi.n	8011ba2 <__multiply+0xb2>
 8011bdc:	9b01      	ldr	r3, [sp, #4]
 8011bde:	f845 c003 	str.w	ip, [r5, r3]
 8011be2:	9b03      	ldr	r3, [sp, #12]
 8011be4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011be8:	3104      	adds	r1, #4
 8011bea:	f1b9 0f00 	cmp.w	r9, #0
 8011bee:	d021      	beq.n	8011c34 <__multiply+0x144>
 8011bf0:	682b      	ldr	r3, [r5, #0]
 8011bf2:	f104 0c14 	add.w	ip, r4, #20
 8011bf6:	46ae      	mov	lr, r5
 8011bf8:	f04f 0a00 	mov.w	sl, #0
 8011bfc:	f8bc b000 	ldrh.w	fp, [ip]
 8011c00:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8011c04:	fb09 770b 	mla	r7, r9, fp, r7
 8011c08:	4457      	add	r7, sl
 8011c0a:	b29b      	uxth	r3, r3
 8011c0c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011c10:	f84e 3b04 	str.w	r3, [lr], #4
 8011c14:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011c18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011c1c:	f8be 3000 	ldrh.w	r3, [lr]
 8011c20:	fb09 330a 	mla	r3, r9, sl, r3
 8011c24:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8011c28:	4562      	cmp	r2, ip
 8011c2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011c2e:	d8e5      	bhi.n	8011bfc <__multiply+0x10c>
 8011c30:	9f01      	ldr	r7, [sp, #4]
 8011c32:	51eb      	str	r3, [r5, r7]
 8011c34:	3504      	adds	r5, #4
 8011c36:	e799      	b.n	8011b6c <__multiply+0x7c>
 8011c38:	3e01      	subs	r6, #1
 8011c3a:	e79b      	b.n	8011b74 <__multiply+0x84>
 8011c3c:	08014165 	.word	0x08014165
 8011c40:	08014176 	.word	0x08014176

08011c44 <__pow5mult>:
 8011c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011c48:	4615      	mov	r5, r2
 8011c4a:	f012 0203 	ands.w	r2, r2, #3
 8011c4e:	4607      	mov	r7, r0
 8011c50:	460e      	mov	r6, r1
 8011c52:	d007      	beq.n	8011c64 <__pow5mult+0x20>
 8011c54:	4c25      	ldr	r4, [pc, #148]	@ (8011cec <__pow5mult+0xa8>)
 8011c56:	3a01      	subs	r2, #1
 8011c58:	2300      	movs	r3, #0
 8011c5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011c5e:	f7ff fe55 	bl	801190c <__multadd>
 8011c62:	4606      	mov	r6, r0
 8011c64:	10ad      	asrs	r5, r5, #2
 8011c66:	d03d      	beq.n	8011ce4 <__pow5mult+0xa0>
 8011c68:	69fc      	ldr	r4, [r7, #28]
 8011c6a:	b97c      	cbnz	r4, 8011c8c <__pow5mult+0x48>
 8011c6c:	2010      	movs	r0, #16
 8011c6e:	f7fd fd47 	bl	800f700 <malloc>
 8011c72:	4602      	mov	r2, r0
 8011c74:	61f8      	str	r0, [r7, #28]
 8011c76:	b928      	cbnz	r0, 8011c84 <__pow5mult+0x40>
 8011c78:	4b1d      	ldr	r3, [pc, #116]	@ (8011cf0 <__pow5mult+0xac>)
 8011c7a:	481e      	ldr	r0, [pc, #120]	@ (8011cf4 <__pow5mult+0xb0>)
 8011c7c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011c80:	f7fd fd20 	bl	800f6c4 <__assert_func>
 8011c84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011c88:	6004      	str	r4, [r0, #0]
 8011c8a:	60c4      	str	r4, [r0, #12]
 8011c8c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011c90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011c94:	b94c      	cbnz	r4, 8011caa <__pow5mult+0x66>
 8011c96:	f240 2171 	movw	r1, #625	@ 0x271
 8011c9a:	4638      	mov	r0, r7
 8011c9c:	f7ff ff12 	bl	8011ac4 <__i2b>
 8011ca0:	2300      	movs	r3, #0
 8011ca2:	f8c8 0008 	str.w	r0, [r8, #8]
 8011ca6:	4604      	mov	r4, r0
 8011ca8:	6003      	str	r3, [r0, #0]
 8011caa:	f04f 0900 	mov.w	r9, #0
 8011cae:	07eb      	lsls	r3, r5, #31
 8011cb0:	d50a      	bpl.n	8011cc8 <__pow5mult+0x84>
 8011cb2:	4631      	mov	r1, r6
 8011cb4:	4622      	mov	r2, r4
 8011cb6:	4638      	mov	r0, r7
 8011cb8:	f7ff ff1a 	bl	8011af0 <__multiply>
 8011cbc:	4631      	mov	r1, r6
 8011cbe:	4680      	mov	r8, r0
 8011cc0:	4638      	mov	r0, r7
 8011cc2:	f7ff fe01 	bl	80118c8 <_Bfree>
 8011cc6:	4646      	mov	r6, r8
 8011cc8:	106d      	asrs	r5, r5, #1
 8011cca:	d00b      	beq.n	8011ce4 <__pow5mult+0xa0>
 8011ccc:	6820      	ldr	r0, [r4, #0]
 8011cce:	b938      	cbnz	r0, 8011ce0 <__pow5mult+0x9c>
 8011cd0:	4622      	mov	r2, r4
 8011cd2:	4621      	mov	r1, r4
 8011cd4:	4638      	mov	r0, r7
 8011cd6:	f7ff ff0b 	bl	8011af0 <__multiply>
 8011cda:	6020      	str	r0, [r4, #0]
 8011cdc:	f8c0 9000 	str.w	r9, [r0]
 8011ce0:	4604      	mov	r4, r0
 8011ce2:	e7e4      	b.n	8011cae <__pow5mult+0x6a>
 8011ce4:	4630      	mov	r0, r6
 8011ce6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011cea:	bf00      	nop
 8011cec:	080141d0 	.word	0x080141d0
 8011cf0:	080140f6 	.word	0x080140f6
 8011cf4:	08014176 	.word	0x08014176

08011cf8 <__lshift>:
 8011cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011cfc:	460c      	mov	r4, r1
 8011cfe:	6849      	ldr	r1, [r1, #4]
 8011d00:	6923      	ldr	r3, [r4, #16]
 8011d02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011d06:	68a3      	ldr	r3, [r4, #8]
 8011d08:	4607      	mov	r7, r0
 8011d0a:	4691      	mov	r9, r2
 8011d0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011d10:	f108 0601 	add.w	r6, r8, #1
 8011d14:	42b3      	cmp	r3, r6
 8011d16:	db0b      	blt.n	8011d30 <__lshift+0x38>
 8011d18:	4638      	mov	r0, r7
 8011d1a:	f7ff fd95 	bl	8011848 <_Balloc>
 8011d1e:	4605      	mov	r5, r0
 8011d20:	b948      	cbnz	r0, 8011d36 <__lshift+0x3e>
 8011d22:	4602      	mov	r2, r0
 8011d24:	4b28      	ldr	r3, [pc, #160]	@ (8011dc8 <__lshift+0xd0>)
 8011d26:	4829      	ldr	r0, [pc, #164]	@ (8011dcc <__lshift+0xd4>)
 8011d28:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011d2c:	f7fd fcca 	bl	800f6c4 <__assert_func>
 8011d30:	3101      	adds	r1, #1
 8011d32:	005b      	lsls	r3, r3, #1
 8011d34:	e7ee      	b.n	8011d14 <__lshift+0x1c>
 8011d36:	2300      	movs	r3, #0
 8011d38:	f100 0114 	add.w	r1, r0, #20
 8011d3c:	f100 0210 	add.w	r2, r0, #16
 8011d40:	4618      	mov	r0, r3
 8011d42:	4553      	cmp	r3, sl
 8011d44:	db33      	blt.n	8011dae <__lshift+0xb6>
 8011d46:	6920      	ldr	r0, [r4, #16]
 8011d48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011d4c:	f104 0314 	add.w	r3, r4, #20
 8011d50:	f019 091f 	ands.w	r9, r9, #31
 8011d54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011d58:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011d5c:	d02b      	beq.n	8011db6 <__lshift+0xbe>
 8011d5e:	f1c9 0e20 	rsb	lr, r9, #32
 8011d62:	468a      	mov	sl, r1
 8011d64:	2200      	movs	r2, #0
 8011d66:	6818      	ldr	r0, [r3, #0]
 8011d68:	fa00 f009 	lsl.w	r0, r0, r9
 8011d6c:	4310      	orrs	r0, r2
 8011d6e:	f84a 0b04 	str.w	r0, [sl], #4
 8011d72:	f853 2b04 	ldr.w	r2, [r3], #4
 8011d76:	459c      	cmp	ip, r3
 8011d78:	fa22 f20e 	lsr.w	r2, r2, lr
 8011d7c:	d8f3      	bhi.n	8011d66 <__lshift+0x6e>
 8011d7e:	ebac 0304 	sub.w	r3, ip, r4
 8011d82:	3b15      	subs	r3, #21
 8011d84:	f023 0303 	bic.w	r3, r3, #3
 8011d88:	3304      	adds	r3, #4
 8011d8a:	f104 0015 	add.w	r0, r4, #21
 8011d8e:	4584      	cmp	ip, r0
 8011d90:	bf38      	it	cc
 8011d92:	2304      	movcc	r3, #4
 8011d94:	50ca      	str	r2, [r1, r3]
 8011d96:	b10a      	cbz	r2, 8011d9c <__lshift+0xa4>
 8011d98:	f108 0602 	add.w	r6, r8, #2
 8011d9c:	3e01      	subs	r6, #1
 8011d9e:	4638      	mov	r0, r7
 8011da0:	612e      	str	r6, [r5, #16]
 8011da2:	4621      	mov	r1, r4
 8011da4:	f7ff fd90 	bl	80118c8 <_Bfree>
 8011da8:	4628      	mov	r0, r5
 8011daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011dae:	f842 0f04 	str.w	r0, [r2, #4]!
 8011db2:	3301      	adds	r3, #1
 8011db4:	e7c5      	b.n	8011d42 <__lshift+0x4a>
 8011db6:	3904      	subs	r1, #4
 8011db8:	f853 2b04 	ldr.w	r2, [r3], #4
 8011dbc:	f841 2f04 	str.w	r2, [r1, #4]!
 8011dc0:	459c      	cmp	ip, r3
 8011dc2:	d8f9      	bhi.n	8011db8 <__lshift+0xc0>
 8011dc4:	e7ea      	b.n	8011d9c <__lshift+0xa4>
 8011dc6:	bf00      	nop
 8011dc8:	08014165 	.word	0x08014165
 8011dcc:	08014176 	.word	0x08014176

08011dd0 <__mcmp>:
 8011dd0:	690a      	ldr	r2, [r1, #16]
 8011dd2:	4603      	mov	r3, r0
 8011dd4:	6900      	ldr	r0, [r0, #16]
 8011dd6:	1a80      	subs	r0, r0, r2
 8011dd8:	b530      	push	{r4, r5, lr}
 8011dda:	d10e      	bne.n	8011dfa <__mcmp+0x2a>
 8011ddc:	3314      	adds	r3, #20
 8011dde:	3114      	adds	r1, #20
 8011de0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011de4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011de8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011dec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011df0:	4295      	cmp	r5, r2
 8011df2:	d003      	beq.n	8011dfc <__mcmp+0x2c>
 8011df4:	d205      	bcs.n	8011e02 <__mcmp+0x32>
 8011df6:	f04f 30ff 	mov.w	r0, #4294967295
 8011dfa:	bd30      	pop	{r4, r5, pc}
 8011dfc:	42a3      	cmp	r3, r4
 8011dfe:	d3f3      	bcc.n	8011de8 <__mcmp+0x18>
 8011e00:	e7fb      	b.n	8011dfa <__mcmp+0x2a>
 8011e02:	2001      	movs	r0, #1
 8011e04:	e7f9      	b.n	8011dfa <__mcmp+0x2a>
	...

08011e08 <__mdiff>:
 8011e08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e0c:	4689      	mov	r9, r1
 8011e0e:	4606      	mov	r6, r0
 8011e10:	4611      	mov	r1, r2
 8011e12:	4648      	mov	r0, r9
 8011e14:	4614      	mov	r4, r2
 8011e16:	f7ff ffdb 	bl	8011dd0 <__mcmp>
 8011e1a:	1e05      	subs	r5, r0, #0
 8011e1c:	d112      	bne.n	8011e44 <__mdiff+0x3c>
 8011e1e:	4629      	mov	r1, r5
 8011e20:	4630      	mov	r0, r6
 8011e22:	f7ff fd11 	bl	8011848 <_Balloc>
 8011e26:	4602      	mov	r2, r0
 8011e28:	b928      	cbnz	r0, 8011e36 <__mdiff+0x2e>
 8011e2a:	4b3f      	ldr	r3, [pc, #252]	@ (8011f28 <__mdiff+0x120>)
 8011e2c:	f240 2137 	movw	r1, #567	@ 0x237
 8011e30:	483e      	ldr	r0, [pc, #248]	@ (8011f2c <__mdiff+0x124>)
 8011e32:	f7fd fc47 	bl	800f6c4 <__assert_func>
 8011e36:	2301      	movs	r3, #1
 8011e38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011e3c:	4610      	mov	r0, r2
 8011e3e:	b003      	add	sp, #12
 8011e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e44:	bfbc      	itt	lt
 8011e46:	464b      	movlt	r3, r9
 8011e48:	46a1      	movlt	r9, r4
 8011e4a:	4630      	mov	r0, r6
 8011e4c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011e50:	bfba      	itte	lt
 8011e52:	461c      	movlt	r4, r3
 8011e54:	2501      	movlt	r5, #1
 8011e56:	2500      	movge	r5, #0
 8011e58:	f7ff fcf6 	bl	8011848 <_Balloc>
 8011e5c:	4602      	mov	r2, r0
 8011e5e:	b918      	cbnz	r0, 8011e68 <__mdiff+0x60>
 8011e60:	4b31      	ldr	r3, [pc, #196]	@ (8011f28 <__mdiff+0x120>)
 8011e62:	f240 2145 	movw	r1, #581	@ 0x245
 8011e66:	e7e3      	b.n	8011e30 <__mdiff+0x28>
 8011e68:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011e6c:	6926      	ldr	r6, [r4, #16]
 8011e6e:	60c5      	str	r5, [r0, #12]
 8011e70:	f109 0310 	add.w	r3, r9, #16
 8011e74:	f109 0514 	add.w	r5, r9, #20
 8011e78:	f104 0e14 	add.w	lr, r4, #20
 8011e7c:	f100 0b14 	add.w	fp, r0, #20
 8011e80:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011e84:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011e88:	9301      	str	r3, [sp, #4]
 8011e8a:	46d9      	mov	r9, fp
 8011e8c:	f04f 0c00 	mov.w	ip, #0
 8011e90:	9b01      	ldr	r3, [sp, #4]
 8011e92:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011e96:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011e9a:	9301      	str	r3, [sp, #4]
 8011e9c:	fa1f f38a 	uxth.w	r3, sl
 8011ea0:	4619      	mov	r1, r3
 8011ea2:	b283      	uxth	r3, r0
 8011ea4:	1acb      	subs	r3, r1, r3
 8011ea6:	0c00      	lsrs	r0, r0, #16
 8011ea8:	4463      	add	r3, ip
 8011eaa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011eae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011eb2:	b29b      	uxth	r3, r3
 8011eb4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011eb8:	4576      	cmp	r6, lr
 8011eba:	f849 3b04 	str.w	r3, [r9], #4
 8011ebe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011ec2:	d8e5      	bhi.n	8011e90 <__mdiff+0x88>
 8011ec4:	1b33      	subs	r3, r6, r4
 8011ec6:	3b15      	subs	r3, #21
 8011ec8:	f023 0303 	bic.w	r3, r3, #3
 8011ecc:	3415      	adds	r4, #21
 8011ece:	3304      	adds	r3, #4
 8011ed0:	42a6      	cmp	r6, r4
 8011ed2:	bf38      	it	cc
 8011ed4:	2304      	movcc	r3, #4
 8011ed6:	441d      	add	r5, r3
 8011ed8:	445b      	add	r3, fp
 8011eda:	461e      	mov	r6, r3
 8011edc:	462c      	mov	r4, r5
 8011ede:	4544      	cmp	r4, r8
 8011ee0:	d30e      	bcc.n	8011f00 <__mdiff+0xf8>
 8011ee2:	f108 0103 	add.w	r1, r8, #3
 8011ee6:	1b49      	subs	r1, r1, r5
 8011ee8:	f021 0103 	bic.w	r1, r1, #3
 8011eec:	3d03      	subs	r5, #3
 8011eee:	45a8      	cmp	r8, r5
 8011ef0:	bf38      	it	cc
 8011ef2:	2100      	movcc	r1, #0
 8011ef4:	440b      	add	r3, r1
 8011ef6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011efa:	b191      	cbz	r1, 8011f22 <__mdiff+0x11a>
 8011efc:	6117      	str	r7, [r2, #16]
 8011efe:	e79d      	b.n	8011e3c <__mdiff+0x34>
 8011f00:	f854 1b04 	ldr.w	r1, [r4], #4
 8011f04:	46e6      	mov	lr, ip
 8011f06:	0c08      	lsrs	r0, r1, #16
 8011f08:	fa1c fc81 	uxtah	ip, ip, r1
 8011f0c:	4471      	add	r1, lr
 8011f0e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011f12:	b289      	uxth	r1, r1
 8011f14:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011f18:	f846 1b04 	str.w	r1, [r6], #4
 8011f1c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011f20:	e7dd      	b.n	8011ede <__mdiff+0xd6>
 8011f22:	3f01      	subs	r7, #1
 8011f24:	e7e7      	b.n	8011ef6 <__mdiff+0xee>
 8011f26:	bf00      	nop
 8011f28:	08014165 	.word	0x08014165
 8011f2c:	08014176 	.word	0x08014176

08011f30 <__ulp>:
 8011f30:	b082      	sub	sp, #8
 8011f32:	ed8d 0b00 	vstr	d0, [sp]
 8011f36:	9a01      	ldr	r2, [sp, #4]
 8011f38:	4b0f      	ldr	r3, [pc, #60]	@ (8011f78 <__ulp+0x48>)
 8011f3a:	4013      	ands	r3, r2
 8011f3c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	dc08      	bgt.n	8011f56 <__ulp+0x26>
 8011f44:	425b      	negs	r3, r3
 8011f46:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8011f4a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011f4e:	da04      	bge.n	8011f5a <__ulp+0x2a>
 8011f50:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011f54:	4113      	asrs	r3, r2
 8011f56:	2200      	movs	r2, #0
 8011f58:	e008      	b.n	8011f6c <__ulp+0x3c>
 8011f5a:	f1a2 0314 	sub.w	r3, r2, #20
 8011f5e:	2b1e      	cmp	r3, #30
 8011f60:	bfda      	itte	le
 8011f62:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8011f66:	40da      	lsrle	r2, r3
 8011f68:	2201      	movgt	r2, #1
 8011f6a:	2300      	movs	r3, #0
 8011f6c:	4619      	mov	r1, r3
 8011f6e:	4610      	mov	r0, r2
 8011f70:	ec41 0b10 	vmov	d0, r0, r1
 8011f74:	b002      	add	sp, #8
 8011f76:	4770      	bx	lr
 8011f78:	7ff00000 	.word	0x7ff00000

08011f7c <__b2d>:
 8011f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f80:	6906      	ldr	r6, [r0, #16]
 8011f82:	f100 0814 	add.w	r8, r0, #20
 8011f86:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8011f8a:	1f37      	subs	r7, r6, #4
 8011f8c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011f90:	4610      	mov	r0, r2
 8011f92:	f7ff fd4b 	bl	8011a2c <__hi0bits>
 8011f96:	f1c0 0320 	rsb	r3, r0, #32
 8011f9a:	280a      	cmp	r0, #10
 8011f9c:	600b      	str	r3, [r1, #0]
 8011f9e:	491b      	ldr	r1, [pc, #108]	@ (801200c <__b2d+0x90>)
 8011fa0:	dc15      	bgt.n	8011fce <__b2d+0x52>
 8011fa2:	f1c0 0c0b 	rsb	ip, r0, #11
 8011fa6:	fa22 f30c 	lsr.w	r3, r2, ip
 8011faa:	45b8      	cmp	r8, r7
 8011fac:	ea43 0501 	orr.w	r5, r3, r1
 8011fb0:	bf34      	ite	cc
 8011fb2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011fb6:	2300      	movcs	r3, #0
 8011fb8:	3015      	adds	r0, #21
 8011fba:	fa02 f000 	lsl.w	r0, r2, r0
 8011fbe:	fa23 f30c 	lsr.w	r3, r3, ip
 8011fc2:	4303      	orrs	r3, r0
 8011fc4:	461c      	mov	r4, r3
 8011fc6:	ec45 4b10 	vmov	d0, r4, r5
 8011fca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011fce:	45b8      	cmp	r8, r7
 8011fd0:	bf3a      	itte	cc
 8011fd2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011fd6:	f1a6 0708 	subcc.w	r7, r6, #8
 8011fda:	2300      	movcs	r3, #0
 8011fdc:	380b      	subs	r0, #11
 8011fde:	d012      	beq.n	8012006 <__b2d+0x8a>
 8011fe0:	f1c0 0120 	rsb	r1, r0, #32
 8011fe4:	fa23 f401 	lsr.w	r4, r3, r1
 8011fe8:	4082      	lsls	r2, r0
 8011fea:	4322      	orrs	r2, r4
 8011fec:	4547      	cmp	r7, r8
 8011fee:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8011ff2:	bf8c      	ite	hi
 8011ff4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8011ff8:	2200      	movls	r2, #0
 8011ffa:	4083      	lsls	r3, r0
 8011ffc:	40ca      	lsrs	r2, r1
 8011ffe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8012002:	4313      	orrs	r3, r2
 8012004:	e7de      	b.n	8011fc4 <__b2d+0x48>
 8012006:	ea42 0501 	orr.w	r5, r2, r1
 801200a:	e7db      	b.n	8011fc4 <__b2d+0x48>
 801200c:	3ff00000 	.word	0x3ff00000

08012010 <__d2b>:
 8012010:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012014:	460f      	mov	r7, r1
 8012016:	2101      	movs	r1, #1
 8012018:	ec59 8b10 	vmov	r8, r9, d0
 801201c:	4616      	mov	r6, r2
 801201e:	f7ff fc13 	bl	8011848 <_Balloc>
 8012022:	4604      	mov	r4, r0
 8012024:	b930      	cbnz	r0, 8012034 <__d2b+0x24>
 8012026:	4602      	mov	r2, r0
 8012028:	4b23      	ldr	r3, [pc, #140]	@ (80120b8 <__d2b+0xa8>)
 801202a:	4824      	ldr	r0, [pc, #144]	@ (80120bc <__d2b+0xac>)
 801202c:	f240 310f 	movw	r1, #783	@ 0x30f
 8012030:	f7fd fb48 	bl	800f6c4 <__assert_func>
 8012034:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012038:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801203c:	b10d      	cbz	r5, 8012042 <__d2b+0x32>
 801203e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012042:	9301      	str	r3, [sp, #4]
 8012044:	f1b8 0300 	subs.w	r3, r8, #0
 8012048:	d023      	beq.n	8012092 <__d2b+0x82>
 801204a:	4668      	mov	r0, sp
 801204c:	9300      	str	r3, [sp, #0]
 801204e:	f7ff fd0c 	bl	8011a6a <__lo0bits>
 8012052:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012056:	b1d0      	cbz	r0, 801208e <__d2b+0x7e>
 8012058:	f1c0 0320 	rsb	r3, r0, #32
 801205c:	fa02 f303 	lsl.w	r3, r2, r3
 8012060:	430b      	orrs	r3, r1
 8012062:	40c2      	lsrs	r2, r0
 8012064:	6163      	str	r3, [r4, #20]
 8012066:	9201      	str	r2, [sp, #4]
 8012068:	9b01      	ldr	r3, [sp, #4]
 801206a:	61a3      	str	r3, [r4, #24]
 801206c:	2b00      	cmp	r3, #0
 801206e:	bf0c      	ite	eq
 8012070:	2201      	moveq	r2, #1
 8012072:	2202      	movne	r2, #2
 8012074:	6122      	str	r2, [r4, #16]
 8012076:	b1a5      	cbz	r5, 80120a2 <__d2b+0x92>
 8012078:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801207c:	4405      	add	r5, r0
 801207e:	603d      	str	r5, [r7, #0]
 8012080:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012084:	6030      	str	r0, [r6, #0]
 8012086:	4620      	mov	r0, r4
 8012088:	b003      	add	sp, #12
 801208a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801208e:	6161      	str	r1, [r4, #20]
 8012090:	e7ea      	b.n	8012068 <__d2b+0x58>
 8012092:	a801      	add	r0, sp, #4
 8012094:	f7ff fce9 	bl	8011a6a <__lo0bits>
 8012098:	9b01      	ldr	r3, [sp, #4]
 801209a:	6163      	str	r3, [r4, #20]
 801209c:	3020      	adds	r0, #32
 801209e:	2201      	movs	r2, #1
 80120a0:	e7e8      	b.n	8012074 <__d2b+0x64>
 80120a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80120a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80120aa:	6038      	str	r0, [r7, #0]
 80120ac:	6918      	ldr	r0, [r3, #16]
 80120ae:	f7ff fcbd 	bl	8011a2c <__hi0bits>
 80120b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80120b6:	e7e5      	b.n	8012084 <__d2b+0x74>
 80120b8:	08014165 	.word	0x08014165
 80120bc:	08014176 	.word	0x08014176

080120c0 <__ratio>:
 80120c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120c4:	4688      	mov	r8, r1
 80120c6:	4669      	mov	r1, sp
 80120c8:	4681      	mov	r9, r0
 80120ca:	f7ff ff57 	bl	8011f7c <__b2d>
 80120ce:	a901      	add	r1, sp, #4
 80120d0:	4640      	mov	r0, r8
 80120d2:	ec55 4b10 	vmov	r4, r5, d0
 80120d6:	f7ff ff51 	bl	8011f7c <__b2d>
 80120da:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80120de:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80120e2:	1ad2      	subs	r2, r2, r3
 80120e4:	e9dd 3100 	ldrd	r3, r1, [sp]
 80120e8:	1a5b      	subs	r3, r3, r1
 80120ea:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80120ee:	ec57 6b10 	vmov	r6, r7, d0
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	bfd6      	itet	le
 80120f6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80120fa:	462a      	movgt	r2, r5
 80120fc:	463a      	movle	r2, r7
 80120fe:	46ab      	mov	fp, r5
 8012100:	46a2      	mov	sl, r4
 8012102:	bfce      	itee	gt
 8012104:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8012108:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801210c:	ee00 3a90 	vmovle	s1, r3
 8012110:	ec4b ab17 	vmov	d7, sl, fp
 8012114:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8012118:	b003      	add	sp, #12
 801211a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801211e <__copybits>:
 801211e:	3901      	subs	r1, #1
 8012120:	b570      	push	{r4, r5, r6, lr}
 8012122:	1149      	asrs	r1, r1, #5
 8012124:	6914      	ldr	r4, [r2, #16]
 8012126:	3101      	adds	r1, #1
 8012128:	f102 0314 	add.w	r3, r2, #20
 801212c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012130:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012134:	1f05      	subs	r5, r0, #4
 8012136:	42a3      	cmp	r3, r4
 8012138:	d30c      	bcc.n	8012154 <__copybits+0x36>
 801213a:	1aa3      	subs	r3, r4, r2
 801213c:	3b11      	subs	r3, #17
 801213e:	f023 0303 	bic.w	r3, r3, #3
 8012142:	3211      	adds	r2, #17
 8012144:	42a2      	cmp	r2, r4
 8012146:	bf88      	it	hi
 8012148:	2300      	movhi	r3, #0
 801214a:	4418      	add	r0, r3
 801214c:	2300      	movs	r3, #0
 801214e:	4288      	cmp	r0, r1
 8012150:	d305      	bcc.n	801215e <__copybits+0x40>
 8012152:	bd70      	pop	{r4, r5, r6, pc}
 8012154:	f853 6b04 	ldr.w	r6, [r3], #4
 8012158:	f845 6f04 	str.w	r6, [r5, #4]!
 801215c:	e7eb      	b.n	8012136 <__copybits+0x18>
 801215e:	f840 3b04 	str.w	r3, [r0], #4
 8012162:	e7f4      	b.n	801214e <__copybits+0x30>

08012164 <__any_on>:
 8012164:	f100 0214 	add.w	r2, r0, #20
 8012168:	6900      	ldr	r0, [r0, #16]
 801216a:	114b      	asrs	r3, r1, #5
 801216c:	4298      	cmp	r0, r3
 801216e:	b510      	push	{r4, lr}
 8012170:	db11      	blt.n	8012196 <__any_on+0x32>
 8012172:	dd0a      	ble.n	801218a <__any_on+0x26>
 8012174:	f011 011f 	ands.w	r1, r1, #31
 8012178:	d007      	beq.n	801218a <__any_on+0x26>
 801217a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801217e:	fa24 f001 	lsr.w	r0, r4, r1
 8012182:	fa00 f101 	lsl.w	r1, r0, r1
 8012186:	428c      	cmp	r4, r1
 8012188:	d10b      	bne.n	80121a2 <__any_on+0x3e>
 801218a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801218e:	4293      	cmp	r3, r2
 8012190:	d803      	bhi.n	801219a <__any_on+0x36>
 8012192:	2000      	movs	r0, #0
 8012194:	bd10      	pop	{r4, pc}
 8012196:	4603      	mov	r3, r0
 8012198:	e7f7      	b.n	801218a <__any_on+0x26>
 801219a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801219e:	2900      	cmp	r1, #0
 80121a0:	d0f5      	beq.n	801218e <__any_on+0x2a>
 80121a2:	2001      	movs	r0, #1
 80121a4:	e7f6      	b.n	8012194 <__any_on+0x30>

080121a6 <sulp>:
 80121a6:	b570      	push	{r4, r5, r6, lr}
 80121a8:	4604      	mov	r4, r0
 80121aa:	460d      	mov	r5, r1
 80121ac:	4616      	mov	r6, r2
 80121ae:	ec45 4b10 	vmov	d0, r4, r5
 80121b2:	f7ff febd 	bl	8011f30 <__ulp>
 80121b6:	b17e      	cbz	r6, 80121d8 <sulp+0x32>
 80121b8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80121bc:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	dd09      	ble.n	80121d8 <sulp+0x32>
 80121c4:	051b      	lsls	r3, r3, #20
 80121c6:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 80121ca:	2000      	movs	r0, #0
 80121cc:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 80121d0:	ec41 0b17 	vmov	d7, r0, r1
 80121d4:	ee20 0b07 	vmul.f64	d0, d0, d7
 80121d8:	bd70      	pop	{r4, r5, r6, pc}
 80121da:	0000      	movs	r0, r0
 80121dc:	0000      	movs	r0, r0
	...

080121e0 <_strtod_l>:
 80121e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121e4:	ed2d 8b0a 	vpush	{d8-d12}
 80121e8:	b097      	sub	sp, #92	@ 0x5c
 80121ea:	4688      	mov	r8, r1
 80121ec:	920e      	str	r2, [sp, #56]	@ 0x38
 80121ee:	2200      	movs	r2, #0
 80121f0:	9212      	str	r2, [sp, #72]	@ 0x48
 80121f2:	9005      	str	r0, [sp, #20]
 80121f4:	f04f 0a00 	mov.w	sl, #0
 80121f8:	f04f 0b00 	mov.w	fp, #0
 80121fc:	460a      	mov	r2, r1
 80121fe:	9211      	str	r2, [sp, #68]	@ 0x44
 8012200:	7811      	ldrb	r1, [r2, #0]
 8012202:	292b      	cmp	r1, #43	@ 0x2b
 8012204:	d04c      	beq.n	80122a0 <_strtod_l+0xc0>
 8012206:	d839      	bhi.n	801227c <_strtod_l+0x9c>
 8012208:	290d      	cmp	r1, #13
 801220a:	d833      	bhi.n	8012274 <_strtod_l+0x94>
 801220c:	2908      	cmp	r1, #8
 801220e:	d833      	bhi.n	8012278 <_strtod_l+0x98>
 8012210:	2900      	cmp	r1, #0
 8012212:	d03c      	beq.n	801228e <_strtod_l+0xae>
 8012214:	2200      	movs	r2, #0
 8012216:	9208      	str	r2, [sp, #32]
 8012218:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801221a:	782a      	ldrb	r2, [r5, #0]
 801221c:	2a30      	cmp	r2, #48	@ 0x30
 801221e:	f040 80b5 	bne.w	801238c <_strtod_l+0x1ac>
 8012222:	786a      	ldrb	r2, [r5, #1]
 8012224:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012228:	2a58      	cmp	r2, #88	@ 0x58
 801222a:	d170      	bne.n	801230e <_strtod_l+0x12e>
 801222c:	9302      	str	r3, [sp, #8]
 801222e:	9b08      	ldr	r3, [sp, #32]
 8012230:	9301      	str	r3, [sp, #4]
 8012232:	ab12      	add	r3, sp, #72	@ 0x48
 8012234:	9300      	str	r3, [sp, #0]
 8012236:	4a8b      	ldr	r2, [pc, #556]	@ (8012464 <_strtod_l+0x284>)
 8012238:	9805      	ldr	r0, [sp, #20]
 801223a:	ab13      	add	r3, sp, #76	@ 0x4c
 801223c:	a911      	add	r1, sp, #68	@ 0x44
 801223e:	f001 fa63 	bl	8013708 <__gethex>
 8012242:	f010 060f 	ands.w	r6, r0, #15
 8012246:	4604      	mov	r4, r0
 8012248:	d005      	beq.n	8012256 <_strtod_l+0x76>
 801224a:	2e06      	cmp	r6, #6
 801224c:	d12a      	bne.n	80122a4 <_strtod_l+0xc4>
 801224e:	3501      	adds	r5, #1
 8012250:	2300      	movs	r3, #0
 8012252:	9511      	str	r5, [sp, #68]	@ 0x44
 8012254:	9308      	str	r3, [sp, #32]
 8012256:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012258:	2b00      	cmp	r3, #0
 801225a:	f040 852f 	bne.w	8012cbc <_strtod_l+0xadc>
 801225e:	9b08      	ldr	r3, [sp, #32]
 8012260:	ec4b ab10 	vmov	d0, sl, fp
 8012264:	b1cb      	cbz	r3, 801229a <_strtod_l+0xba>
 8012266:	eeb1 0b40 	vneg.f64	d0, d0
 801226a:	b017      	add	sp, #92	@ 0x5c
 801226c:	ecbd 8b0a 	vpop	{d8-d12}
 8012270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012274:	2920      	cmp	r1, #32
 8012276:	d1cd      	bne.n	8012214 <_strtod_l+0x34>
 8012278:	3201      	adds	r2, #1
 801227a:	e7c0      	b.n	80121fe <_strtod_l+0x1e>
 801227c:	292d      	cmp	r1, #45	@ 0x2d
 801227e:	d1c9      	bne.n	8012214 <_strtod_l+0x34>
 8012280:	2101      	movs	r1, #1
 8012282:	9108      	str	r1, [sp, #32]
 8012284:	1c51      	adds	r1, r2, #1
 8012286:	9111      	str	r1, [sp, #68]	@ 0x44
 8012288:	7852      	ldrb	r2, [r2, #1]
 801228a:	2a00      	cmp	r2, #0
 801228c:	d1c4      	bne.n	8012218 <_strtod_l+0x38>
 801228e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012290:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8012294:	2b00      	cmp	r3, #0
 8012296:	f040 850f 	bne.w	8012cb8 <_strtod_l+0xad8>
 801229a:	ec4b ab10 	vmov	d0, sl, fp
 801229e:	e7e4      	b.n	801226a <_strtod_l+0x8a>
 80122a0:	2100      	movs	r1, #0
 80122a2:	e7ee      	b.n	8012282 <_strtod_l+0xa2>
 80122a4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80122a6:	b13a      	cbz	r2, 80122b8 <_strtod_l+0xd8>
 80122a8:	2135      	movs	r1, #53	@ 0x35
 80122aa:	a814      	add	r0, sp, #80	@ 0x50
 80122ac:	f7ff ff37 	bl	801211e <__copybits>
 80122b0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80122b2:	9805      	ldr	r0, [sp, #20]
 80122b4:	f7ff fb08 	bl	80118c8 <_Bfree>
 80122b8:	1e73      	subs	r3, r6, #1
 80122ba:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80122bc:	2b04      	cmp	r3, #4
 80122be:	d806      	bhi.n	80122ce <_strtod_l+0xee>
 80122c0:	e8df f003 	tbb	[pc, r3]
 80122c4:	201d0314 	.word	0x201d0314
 80122c8:	14          	.byte	0x14
 80122c9:	00          	.byte	0x00
 80122ca:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 80122ce:	05e3      	lsls	r3, r4, #23
 80122d0:	bf48      	it	mi
 80122d2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80122d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80122da:	0d1b      	lsrs	r3, r3, #20
 80122dc:	051b      	lsls	r3, r3, #20
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d1b9      	bne.n	8012256 <_strtod_l+0x76>
 80122e2:	f7fe fc45 	bl	8010b70 <__errno>
 80122e6:	2322      	movs	r3, #34	@ 0x22
 80122e8:	6003      	str	r3, [r0, #0]
 80122ea:	e7b4      	b.n	8012256 <_strtod_l+0x76>
 80122ec:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 80122f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80122f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80122f8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80122fc:	e7e7      	b.n	80122ce <_strtod_l+0xee>
 80122fe:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 801246c <_strtod_l+0x28c>
 8012302:	e7e4      	b.n	80122ce <_strtod_l+0xee>
 8012304:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8012308:	f04f 3aff 	mov.w	sl, #4294967295
 801230c:	e7df      	b.n	80122ce <_strtod_l+0xee>
 801230e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012310:	1c5a      	adds	r2, r3, #1
 8012312:	9211      	str	r2, [sp, #68]	@ 0x44
 8012314:	785b      	ldrb	r3, [r3, #1]
 8012316:	2b30      	cmp	r3, #48	@ 0x30
 8012318:	d0f9      	beq.n	801230e <_strtod_l+0x12e>
 801231a:	2b00      	cmp	r3, #0
 801231c:	d09b      	beq.n	8012256 <_strtod_l+0x76>
 801231e:	2301      	movs	r3, #1
 8012320:	2600      	movs	r6, #0
 8012322:	9307      	str	r3, [sp, #28]
 8012324:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012326:	930a      	str	r3, [sp, #40]	@ 0x28
 8012328:	46b1      	mov	r9, r6
 801232a:	4635      	mov	r5, r6
 801232c:	220a      	movs	r2, #10
 801232e:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8012330:	7804      	ldrb	r4, [r0, #0]
 8012332:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8012336:	b2d9      	uxtb	r1, r3
 8012338:	2909      	cmp	r1, #9
 801233a:	d929      	bls.n	8012390 <_strtod_l+0x1b0>
 801233c:	494a      	ldr	r1, [pc, #296]	@ (8012468 <_strtod_l+0x288>)
 801233e:	2201      	movs	r2, #1
 8012340:	f001 f928 	bl	8013594 <strncmp>
 8012344:	b378      	cbz	r0, 80123a6 <_strtod_l+0x1c6>
 8012346:	2000      	movs	r0, #0
 8012348:	4622      	mov	r2, r4
 801234a:	462b      	mov	r3, r5
 801234c:	4607      	mov	r7, r0
 801234e:	9006      	str	r0, [sp, #24]
 8012350:	2a65      	cmp	r2, #101	@ 0x65
 8012352:	d001      	beq.n	8012358 <_strtod_l+0x178>
 8012354:	2a45      	cmp	r2, #69	@ 0x45
 8012356:	d117      	bne.n	8012388 <_strtod_l+0x1a8>
 8012358:	b91b      	cbnz	r3, 8012362 <_strtod_l+0x182>
 801235a:	9b07      	ldr	r3, [sp, #28]
 801235c:	4303      	orrs	r3, r0
 801235e:	d096      	beq.n	801228e <_strtod_l+0xae>
 8012360:	2300      	movs	r3, #0
 8012362:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8012366:	f108 0201 	add.w	r2, r8, #1
 801236a:	9211      	str	r2, [sp, #68]	@ 0x44
 801236c:	f898 2001 	ldrb.w	r2, [r8, #1]
 8012370:	2a2b      	cmp	r2, #43	@ 0x2b
 8012372:	d06b      	beq.n	801244c <_strtod_l+0x26c>
 8012374:	2a2d      	cmp	r2, #45	@ 0x2d
 8012376:	d071      	beq.n	801245c <_strtod_l+0x27c>
 8012378:	f04f 0e00 	mov.w	lr, #0
 801237c:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8012380:	2c09      	cmp	r4, #9
 8012382:	d979      	bls.n	8012478 <_strtod_l+0x298>
 8012384:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8012388:	2400      	movs	r4, #0
 801238a:	e094      	b.n	80124b6 <_strtod_l+0x2d6>
 801238c:	2300      	movs	r3, #0
 801238e:	e7c7      	b.n	8012320 <_strtod_l+0x140>
 8012390:	2d08      	cmp	r5, #8
 8012392:	f100 0001 	add.w	r0, r0, #1
 8012396:	bfd4      	ite	le
 8012398:	fb02 3909 	mlale	r9, r2, r9, r3
 801239c:	fb02 3606 	mlagt	r6, r2, r6, r3
 80123a0:	3501      	adds	r5, #1
 80123a2:	9011      	str	r0, [sp, #68]	@ 0x44
 80123a4:	e7c3      	b.n	801232e <_strtod_l+0x14e>
 80123a6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80123a8:	1c5a      	adds	r2, r3, #1
 80123aa:	9211      	str	r2, [sp, #68]	@ 0x44
 80123ac:	785a      	ldrb	r2, [r3, #1]
 80123ae:	b375      	cbz	r5, 801240e <_strtod_l+0x22e>
 80123b0:	4607      	mov	r7, r0
 80123b2:	462b      	mov	r3, r5
 80123b4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80123b8:	2909      	cmp	r1, #9
 80123ba:	d913      	bls.n	80123e4 <_strtod_l+0x204>
 80123bc:	2101      	movs	r1, #1
 80123be:	9106      	str	r1, [sp, #24]
 80123c0:	e7c6      	b.n	8012350 <_strtod_l+0x170>
 80123c2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80123c4:	1c5a      	adds	r2, r3, #1
 80123c6:	9211      	str	r2, [sp, #68]	@ 0x44
 80123c8:	785a      	ldrb	r2, [r3, #1]
 80123ca:	3001      	adds	r0, #1
 80123cc:	2a30      	cmp	r2, #48	@ 0x30
 80123ce:	d0f8      	beq.n	80123c2 <_strtod_l+0x1e2>
 80123d0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80123d4:	2b08      	cmp	r3, #8
 80123d6:	f200 8476 	bhi.w	8012cc6 <_strtod_l+0xae6>
 80123da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80123dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80123de:	4607      	mov	r7, r0
 80123e0:	2000      	movs	r0, #0
 80123e2:	4603      	mov	r3, r0
 80123e4:	3a30      	subs	r2, #48	@ 0x30
 80123e6:	f100 0101 	add.w	r1, r0, #1
 80123ea:	d023      	beq.n	8012434 <_strtod_l+0x254>
 80123ec:	440f      	add	r7, r1
 80123ee:	eb00 0c03 	add.w	ip, r0, r3
 80123f2:	4619      	mov	r1, r3
 80123f4:	240a      	movs	r4, #10
 80123f6:	4561      	cmp	r1, ip
 80123f8:	d10b      	bne.n	8012412 <_strtod_l+0x232>
 80123fa:	1c5c      	adds	r4, r3, #1
 80123fc:	4403      	add	r3, r0
 80123fe:	2b08      	cmp	r3, #8
 8012400:	4404      	add	r4, r0
 8012402:	dc11      	bgt.n	8012428 <_strtod_l+0x248>
 8012404:	230a      	movs	r3, #10
 8012406:	fb03 2909 	mla	r9, r3, r9, r2
 801240a:	2100      	movs	r1, #0
 801240c:	e013      	b.n	8012436 <_strtod_l+0x256>
 801240e:	4628      	mov	r0, r5
 8012410:	e7dc      	b.n	80123cc <_strtod_l+0x1ec>
 8012412:	2908      	cmp	r1, #8
 8012414:	f101 0101 	add.w	r1, r1, #1
 8012418:	dc02      	bgt.n	8012420 <_strtod_l+0x240>
 801241a:	fb04 f909 	mul.w	r9, r4, r9
 801241e:	e7ea      	b.n	80123f6 <_strtod_l+0x216>
 8012420:	2910      	cmp	r1, #16
 8012422:	bfd8      	it	le
 8012424:	4366      	mulle	r6, r4
 8012426:	e7e6      	b.n	80123f6 <_strtod_l+0x216>
 8012428:	2b0f      	cmp	r3, #15
 801242a:	dcee      	bgt.n	801240a <_strtod_l+0x22a>
 801242c:	230a      	movs	r3, #10
 801242e:	fb03 2606 	mla	r6, r3, r6, r2
 8012432:	e7ea      	b.n	801240a <_strtod_l+0x22a>
 8012434:	461c      	mov	r4, r3
 8012436:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012438:	1c5a      	adds	r2, r3, #1
 801243a:	9211      	str	r2, [sp, #68]	@ 0x44
 801243c:	785a      	ldrb	r2, [r3, #1]
 801243e:	4608      	mov	r0, r1
 8012440:	4623      	mov	r3, r4
 8012442:	e7b7      	b.n	80123b4 <_strtod_l+0x1d4>
 8012444:	2301      	movs	r3, #1
 8012446:	2700      	movs	r7, #0
 8012448:	9306      	str	r3, [sp, #24]
 801244a:	e786      	b.n	801235a <_strtod_l+0x17a>
 801244c:	f04f 0e00 	mov.w	lr, #0
 8012450:	f108 0202 	add.w	r2, r8, #2
 8012454:	9211      	str	r2, [sp, #68]	@ 0x44
 8012456:	f898 2002 	ldrb.w	r2, [r8, #2]
 801245a:	e78f      	b.n	801237c <_strtod_l+0x19c>
 801245c:	f04f 0e01 	mov.w	lr, #1
 8012460:	e7f6      	b.n	8012450 <_strtod_l+0x270>
 8012462:	bf00      	nop
 8012464:	080142e8 	.word	0x080142e8
 8012468:	080142d0 	.word	0x080142d0
 801246c:	7ff00000 	.word	0x7ff00000
 8012470:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012472:	1c54      	adds	r4, r2, #1
 8012474:	9411      	str	r4, [sp, #68]	@ 0x44
 8012476:	7852      	ldrb	r2, [r2, #1]
 8012478:	2a30      	cmp	r2, #48	@ 0x30
 801247a:	d0f9      	beq.n	8012470 <_strtod_l+0x290>
 801247c:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8012480:	2c08      	cmp	r4, #8
 8012482:	d881      	bhi.n	8012388 <_strtod_l+0x1a8>
 8012484:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8012488:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801248a:	9209      	str	r2, [sp, #36]	@ 0x24
 801248c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801248e:	1c51      	adds	r1, r2, #1
 8012490:	9111      	str	r1, [sp, #68]	@ 0x44
 8012492:	7852      	ldrb	r2, [r2, #1]
 8012494:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8012498:	2c09      	cmp	r4, #9
 801249a:	d938      	bls.n	801250e <_strtod_l+0x32e>
 801249c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 801249e:	1b0c      	subs	r4, r1, r4
 80124a0:	2c08      	cmp	r4, #8
 80124a2:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 80124a6:	dc02      	bgt.n	80124ae <_strtod_l+0x2ce>
 80124a8:	4564      	cmp	r4, ip
 80124aa:	bfa8      	it	ge
 80124ac:	4664      	movge	r4, ip
 80124ae:	f1be 0f00 	cmp.w	lr, #0
 80124b2:	d000      	beq.n	80124b6 <_strtod_l+0x2d6>
 80124b4:	4264      	negs	r4, r4
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	d14e      	bne.n	8012558 <_strtod_l+0x378>
 80124ba:	9b07      	ldr	r3, [sp, #28]
 80124bc:	4318      	orrs	r0, r3
 80124be:	f47f aeca 	bne.w	8012256 <_strtod_l+0x76>
 80124c2:	9b06      	ldr	r3, [sp, #24]
 80124c4:	2b00      	cmp	r3, #0
 80124c6:	f47f aee2 	bne.w	801228e <_strtod_l+0xae>
 80124ca:	2a69      	cmp	r2, #105	@ 0x69
 80124cc:	d027      	beq.n	801251e <_strtod_l+0x33e>
 80124ce:	dc24      	bgt.n	801251a <_strtod_l+0x33a>
 80124d0:	2a49      	cmp	r2, #73	@ 0x49
 80124d2:	d024      	beq.n	801251e <_strtod_l+0x33e>
 80124d4:	2a4e      	cmp	r2, #78	@ 0x4e
 80124d6:	f47f aeda 	bne.w	801228e <_strtod_l+0xae>
 80124da:	4997      	ldr	r1, [pc, #604]	@ (8012738 <_strtod_l+0x558>)
 80124dc:	a811      	add	r0, sp, #68	@ 0x44
 80124de:	f001 fb35 	bl	8013b4c <__match>
 80124e2:	2800      	cmp	r0, #0
 80124e4:	f43f aed3 	beq.w	801228e <_strtod_l+0xae>
 80124e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80124ea:	781b      	ldrb	r3, [r3, #0]
 80124ec:	2b28      	cmp	r3, #40	@ 0x28
 80124ee:	d12d      	bne.n	801254c <_strtod_l+0x36c>
 80124f0:	4992      	ldr	r1, [pc, #584]	@ (801273c <_strtod_l+0x55c>)
 80124f2:	aa14      	add	r2, sp, #80	@ 0x50
 80124f4:	a811      	add	r0, sp, #68	@ 0x44
 80124f6:	f001 fb3d 	bl	8013b74 <__hexnan>
 80124fa:	2805      	cmp	r0, #5
 80124fc:	d126      	bne.n	801254c <_strtod_l+0x36c>
 80124fe:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012500:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8012504:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8012508:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801250c:	e6a3      	b.n	8012256 <_strtod_l+0x76>
 801250e:	240a      	movs	r4, #10
 8012510:	fb04 2c0c 	mla	ip, r4, ip, r2
 8012514:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8012518:	e7b8      	b.n	801248c <_strtod_l+0x2ac>
 801251a:	2a6e      	cmp	r2, #110	@ 0x6e
 801251c:	e7db      	b.n	80124d6 <_strtod_l+0x2f6>
 801251e:	4988      	ldr	r1, [pc, #544]	@ (8012740 <_strtod_l+0x560>)
 8012520:	a811      	add	r0, sp, #68	@ 0x44
 8012522:	f001 fb13 	bl	8013b4c <__match>
 8012526:	2800      	cmp	r0, #0
 8012528:	f43f aeb1 	beq.w	801228e <_strtod_l+0xae>
 801252c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801252e:	4985      	ldr	r1, [pc, #532]	@ (8012744 <_strtod_l+0x564>)
 8012530:	3b01      	subs	r3, #1
 8012532:	a811      	add	r0, sp, #68	@ 0x44
 8012534:	9311      	str	r3, [sp, #68]	@ 0x44
 8012536:	f001 fb09 	bl	8013b4c <__match>
 801253a:	b910      	cbnz	r0, 8012542 <_strtod_l+0x362>
 801253c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801253e:	3301      	adds	r3, #1
 8012540:	9311      	str	r3, [sp, #68]	@ 0x44
 8012542:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8012758 <_strtod_l+0x578>
 8012546:	f04f 0a00 	mov.w	sl, #0
 801254a:	e684      	b.n	8012256 <_strtod_l+0x76>
 801254c:	487e      	ldr	r0, [pc, #504]	@ (8012748 <_strtod_l+0x568>)
 801254e:	f001 f857 	bl	8013600 <nan>
 8012552:	ec5b ab10 	vmov	sl, fp, d0
 8012556:	e67e      	b.n	8012256 <_strtod_l+0x76>
 8012558:	ee07 9a90 	vmov	s15, r9
 801255c:	1be2      	subs	r2, r4, r7
 801255e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8012562:	2d00      	cmp	r5, #0
 8012564:	bf08      	it	eq
 8012566:	461d      	moveq	r5, r3
 8012568:	2b10      	cmp	r3, #16
 801256a:	9209      	str	r2, [sp, #36]	@ 0x24
 801256c:	461a      	mov	r2, r3
 801256e:	bfa8      	it	ge
 8012570:	2210      	movge	r2, #16
 8012572:	2b09      	cmp	r3, #9
 8012574:	ec5b ab17 	vmov	sl, fp, d7
 8012578:	dc15      	bgt.n	80125a6 <_strtod_l+0x3c6>
 801257a:	1be1      	subs	r1, r4, r7
 801257c:	2900      	cmp	r1, #0
 801257e:	f43f ae6a 	beq.w	8012256 <_strtod_l+0x76>
 8012582:	eba4 0107 	sub.w	r1, r4, r7
 8012586:	dd72      	ble.n	801266e <_strtod_l+0x48e>
 8012588:	2916      	cmp	r1, #22
 801258a:	dc59      	bgt.n	8012640 <_strtod_l+0x460>
 801258c:	4b6f      	ldr	r3, [pc, #444]	@ (801274c <_strtod_l+0x56c>)
 801258e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012590:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012594:	ed93 7b00 	vldr	d7, [r3]
 8012598:	ec4b ab16 	vmov	d6, sl, fp
 801259c:	ee27 7b06 	vmul.f64	d7, d7, d6
 80125a0:	ec5b ab17 	vmov	sl, fp, d7
 80125a4:	e657      	b.n	8012256 <_strtod_l+0x76>
 80125a6:	4969      	ldr	r1, [pc, #420]	@ (801274c <_strtod_l+0x56c>)
 80125a8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80125ac:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 80125b0:	ee06 6a90 	vmov	s13, r6
 80125b4:	2b0f      	cmp	r3, #15
 80125b6:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 80125ba:	eea7 6b05 	vfma.f64	d6, d7, d5
 80125be:	ec5b ab16 	vmov	sl, fp, d6
 80125c2:	ddda      	ble.n	801257a <_strtod_l+0x39a>
 80125c4:	1a9a      	subs	r2, r3, r2
 80125c6:	1be1      	subs	r1, r4, r7
 80125c8:	440a      	add	r2, r1
 80125ca:	2a00      	cmp	r2, #0
 80125cc:	f340 8094 	ble.w	80126f8 <_strtod_l+0x518>
 80125d0:	f012 000f 	ands.w	r0, r2, #15
 80125d4:	d00a      	beq.n	80125ec <_strtod_l+0x40c>
 80125d6:	495d      	ldr	r1, [pc, #372]	@ (801274c <_strtod_l+0x56c>)
 80125d8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80125dc:	ed91 7b00 	vldr	d7, [r1]
 80125e0:	ec4b ab16 	vmov	d6, sl, fp
 80125e4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80125e8:	ec5b ab17 	vmov	sl, fp, d7
 80125ec:	f032 020f 	bics.w	r2, r2, #15
 80125f0:	d073      	beq.n	80126da <_strtod_l+0x4fa>
 80125f2:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 80125f6:	dd47      	ble.n	8012688 <_strtod_l+0x4a8>
 80125f8:	2400      	movs	r4, #0
 80125fa:	4625      	mov	r5, r4
 80125fc:	9407      	str	r4, [sp, #28]
 80125fe:	4626      	mov	r6, r4
 8012600:	9a05      	ldr	r2, [sp, #20]
 8012602:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8012758 <_strtod_l+0x578>
 8012606:	2322      	movs	r3, #34	@ 0x22
 8012608:	6013      	str	r3, [r2, #0]
 801260a:	f04f 0a00 	mov.w	sl, #0
 801260e:	9b07      	ldr	r3, [sp, #28]
 8012610:	2b00      	cmp	r3, #0
 8012612:	f43f ae20 	beq.w	8012256 <_strtod_l+0x76>
 8012616:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012618:	9805      	ldr	r0, [sp, #20]
 801261a:	f7ff f955 	bl	80118c8 <_Bfree>
 801261e:	9805      	ldr	r0, [sp, #20]
 8012620:	4631      	mov	r1, r6
 8012622:	f7ff f951 	bl	80118c8 <_Bfree>
 8012626:	9805      	ldr	r0, [sp, #20]
 8012628:	4629      	mov	r1, r5
 801262a:	f7ff f94d 	bl	80118c8 <_Bfree>
 801262e:	9907      	ldr	r1, [sp, #28]
 8012630:	9805      	ldr	r0, [sp, #20]
 8012632:	f7ff f949 	bl	80118c8 <_Bfree>
 8012636:	9805      	ldr	r0, [sp, #20]
 8012638:	4621      	mov	r1, r4
 801263a:	f7ff f945 	bl	80118c8 <_Bfree>
 801263e:	e60a      	b.n	8012256 <_strtod_l+0x76>
 8012640:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8012644:	1be0      	subs	r0, r4, r7
 8012646:	4281      	cmp	r1, r0
 8012648:	dbbc      	blt.n	80125c4 <_strtod_l+0x3e4>
 801264a:	4a40      	ldr	r2, [pc, #256]	@ (801274c <_strtod_l+0x56c>)
 801264c:	f1c3 030f 	rsb	r3, r3, #15
 8012650:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8012654:	ed91 7b00 	vldr	d7, [r1]
 8012658:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801265a:	ec4b ab16 	vmov	d6, sl, fp
 801265e:	1acb      	subs	r3, r1, r3
 8012660:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8012664:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012668:	ed92 6b00 	vldr	d6, [r2]
 801266c:	e796      	b.n	801259c <_strtod_l+0x3bc>
 801266e:	3116      	adds	r1, #22
 8012670:	dba8      	blt.n	80125c4 <_strtod_l+0x3e4>
 8012672:	4b36      	ldr	r3, [pc, #216]	@ (801274c <_strtod_l+0x56c>)
 8012674:	1b3c      	subs	r4, r7, r4
 8012676:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801267a:	ed94 7b00 	vldr	d7, [r4]
 801267e:	ec4b ab16 	vmov	d6, sl, fp
 8012682:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8012686:	e78b      	b.n	80125a0 <_strtod_l+0x3c0>
 8012688:	2000      	movs	r0, #0
 801268a:	ec4b ab17 	vmov	d7, sl, fp
 801268e:	4e30      	ldr	r6, [pc, #192]	@ (8012750 <_strtod_l+0x570>)
 8012690:	1112      	asrs	r2, r2, #4
 8012692:	4601      	mov	r1, r0
 8012694:	2a01      	cmp	r2, #1
 8012696:	dc23      	bgt.n	80126e0 <_strtod_l+0x500>
 8012698:	b108      	cbz	r0, 801269e <_strtod_l+0x4be>
 801269a:	ec5b ab17 	vmov	sl, fp, d7
 801269e:	4a2c      	ldr	r2, [pc, #176]	@ (8012750 <_strtod_l+0x570>)
 80126a0:	482c      	ldr	r0, [pc, #176]	@ (8012754 <_strtod_l+0x574>)
 80126a2:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80126a6:	ed92 7b00 	vldr	d7, [r2]
 80126aa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80126ae:	ec4b ab16 	vmov	d6, sl, fp
 80126b2:	4a29      	ldr	r2, [pc, #164]	@ (8012758 <_strtod_l+0x578>)
 80126b4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80126b8:	ee17 1a90 	vmov	r1, s15
 80126bc:	400a      	ands	r2, r1
 80126be:	4282      	cmp	r2, r0
 80126c0:	ec5b ab17 	vmov	sl, fp, d7
 80126c4:	d898      	bhi.n	80125f8 <_strtod_l+0x418>
 80126c6:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 80126ca:	4282      	cmp	r2, r0
 80126cc:	bf86      	itte	hi
 80126ce:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 801275c <_strtod_l+0x57c>
 80126d2:	f04f 3aff 	movhi.w	sl, #4294967295
 80126d6:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 80126da:	2200      	movs	r2, #0
 80126dc:	9206      	str	r2, [sp, #24]
 80126de:	e076      	b.n	80127ce <_strtod_l+0x5ee>
 80126e0:	f012 0f01 	tst.w	r2, #1
 80126e4:	d004      	beq.n	80126f0 <_strtod_l+0x510>
 80126e6:	ed96 6b00 	vldr	d6, [r6]
 80126ea:	2001      	movs	r0, #1
 80126ec:	ee27 7b06 	vmul.f64	d7, d7, d6
 80126f0:	3101      	adds	r1, #1
 80126f2:	1052      	asrs	r2, r2, #1
 80126f4:	3608      	adds	r6, #8
 80126f6:	e7cd      	b.n	8012694 <_strtod_l+0x4b4>
 80126f8:	d0ef      	beq.n	80126da <_strtod_l+0x4fa>
 80126fa:	4252      	negs	r2, r2
 80126fc:	f012 000f 	ands.w	r0, r2, #15
 8012700:	d00a      	beq.n	8012718 <_strtod_l+0x538>
 8012702:	4912      	ldr	r1, [pc, #72]	@ (801274c <_strtod_l+0x56c>)
 8012704:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8012708:	ed91 7b00 	vldr	d7, [r1]
 801270c:	ec4b ab16 	vmov	d6, sl, fp
 8012710:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8012714:	ec5b ab17 	vmov	sl, fp, d7
 8012718:	1112      	asrs	r2, r2, #4
 801271a:	d0de      	beq.n	80126da <_strtod_l+0x4fa>
 801271c:	2a1f      	cmp	r2, #31
 801271e:	dd1f      	ble.n	8012760 <_strtod_l+0x580>
 8012720:	2400      	movs	r4, #0
 8012722:	4625      	mov	r5, r4
 8012724:	9407      	str	r4, [sp, #28]
 8012726:	4626      	mov	r6, r4
 8012728:	9a05      	ldr	r2, [sp, #20]
 801272a:	2322      	movs	r3, #34	@ 0x22
 801272c:	f04f 0a00 	mov.w	sl, #0
 8012730:	f04f 0b00 	mov.w	fp, #0
 8012734:	6013      	str	r3, [r2, #0]
 8012736:	e76a      	b.n	801260e <_strtod_l+0x42e>
 8012738:	080140bd 	.word	0x080140bd
 801273c:	080142d4 	.word	0x080142d4
 8012740:	080140b5 	.word	0x080140b5
 8012744:	080140ec 	.word	0x080140ec
 8012748:	080140af 	.word	0x080140af
 801274c:	08014208 	.word	0x08014208
 8012750:	080141e0 	.word	0x080141e0
 8012754:	7ca00000 	.word	0x7ca00000
 8012758:	7ff00000 	.word	0x7ff00000
 801275c:	7fefffff 	.word	0x7fefffff
 8012760:	f012 0110 	ands.w	r1, r2, #16
 8012764:	bf18      	it	ne
 8012766:	216a      	movne	r1, #106	@ 0x6a
 8012768:	9106      	str	r1, [sp, #24]
 801276a:	ec4b ab17 	vmov	d7, sl, fp
 801276e:	49b0      	ldr	r1, [pc, #704]	@ (8012a30 <_strtod_l+0x850>)
 8012770:	2000      	movs	r0, #0
 8012772:	07d6      	lsls	r6, r2, #31
 8012774:	d504      	bpl.n	8012780 <_strtod_l+0x5a0>
 8012776:	ed91 6b00 	vldr	d6, [r1]
 801277a:	2001      	movs	r0, #1
 801277c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012780:	1052      	asrs	r2, r2, #1
 8012782:	f101 0108 	add.w	r1, r1, #8
 8012786:	d1f4      	bne.n	8012772 <_strtod_l+0x592>
 8012788:	b108      	cbz	r0, 801278e <_strtod_l+0x5ae>
 801278a:	ec5b ab17 	vmov	sl, fp, d7
 801278e:	9a06      	ldr	r2, [sp, #24]
 8012790:	b1b2      	cbz	r2, 80127c0 <_strtod_l+0x5e0>
 8012792:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8012796:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 801279a:	2a00      	cmp	r2, #0
 801279c:	4658      	mov	r0, fp
 801279e:	dd0f      	ble.n	80127c0 <_strtod_l+0x5e0>
 80127a0:	2a1f      	cmp	r2, #31
 80127a2:	dd55      	ble.n	8012850 <_strtod_l+0x670>
 80127a4:	2a34      	cmp	r2, #52	@ 0x34
 80127a6:	bfde      	ittt	le
 80127a8:	f04f 32ff 	movle.w	r2, #4294967295
 80127ac:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 80127b0:	408a      	lslle	r2, r1
 80127b2:	f04f 0a00 	mov.w	sl, #0
 80127b6:	bfcc      	ite	gt
 80127b8:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80127bc:	ea02 0b00 	andle.w	fp, r2, r0
 80127c0:	ec4b ab17 	vmov	d7, sl, fp
 80127c4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80127c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127cc:	d0a8      	beq.n	8012720 <_strtod_l+0x540>
 80127ce:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80127d0:	9805      	ldr	r0, [sp, #20]
 80127d2:	f8cd 9000 	str.w	r9, [sp]
 80127d6:	462a      	mov	r2, r5
 80127d8:	f7ff f8de 	bl	8011998 <__s2b>
 80127dc:	9007      	str	r0, [sp, #28]
 80127de:	2800      	cmp	r0, #0
 80127e0:	f43f af0a 	beq.w	80125f8 <_strtod_l+0x418>
 80127e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127e6:	1b3f      	subs	r7, r7, r4
 80127e8:	2b00      	cmp	r3, #0
 80127ea:	bfb4      	ite	lt
 80127ec:	463b      	movlt	r3, r7
 80127ee:	2300      	movge	r3, #0
 80127f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80127f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127f4:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 8012a20 <_strtod_l+0x840>
 80127f8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80127fc:	2400      	movs	r4, #0
 80127fe:	930d      	str	r3, [sp, #52]	@ 0x34
 8012800:	4625      	mov	r5, r4
 8012802:	9b07      	ldr	r3, [sp, #28]
 8012804:	9805      	ldr	r0, [sp, #20]
 8012806:	6859      	ldr	r1, [r3, #4]
 8012808:	f7ff f81e 	bl	8011848 <_Balloc>
 801280c:	4606      	mov	r6, r0
 801280e:	2800      	cmp	r0, #0
 8012810:	f43f aef6 	beq.w	8012600 <_strtod_l+0x420>
 8012814:	9b07      	ldr	r3, [sp, #28]
 8012816:	691a      	ldr	r2, [r3, #16]
 8012818:	ec4b ab19 	vmov	d9, sl, fp
 801281c:	3202      	adds	r2, #2
 801281e:	f103 010c 	add.w	r1, r3, #12
 8012822:	0092      	lsls	r2, r2, #2
 8012824:	300c      	adds	r0, #12
 8012826:	f7fe f9d0 	bl	8010bca <memcpy>
 801282a:	eeb0 0b49 	vmov.f64	d0, d9
 801282e:	9805      	ldr	r0, [sp, #20]
 8012830:	aa14      	add	r2, sp, #80	@ 0x50
 8012832:	a913      	add	r1, sp, #76	@ 0x4c
 8012834:	f7ff fbec 	bl	8012010 <__d2b>
 8012838:	9012      	str	r0, [sp, #72]	@ 0x48
 801283a:	2800      	cmp	r0, #0
 801283c:	f43f aee0 	beq.w	8012600 <_strtod_l+0x420>
 8012840:	9805      	ldr	r0, [sp, #20]
 8012842:	2101      	movs	r1, #1
 8012844:	f7ff f93e 	bl	8011ac4 <__i2b>
 8012848:	4605      	mov	r5, r0
 801284a:	b940      	cbnz	r0, 801285e <_strtod_l+0x67e>
 801284c:	2500      	movs	r5, #0
 801284e:	e6d7      	b.n	8012600 <_strtod_l+0x420>
 8012850:	f04f 31ff 	mov.w	r1, #4294967295
 8012854:	fa01 f202 	lsl.w	r2, r1, r2
 8012858:	ea02 0a0a 	and.w	sl, r2, sl
 801285c:	e7b0      	b.n	80127c0 <_strtod_l+0x5e0>
 801285e:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8012860:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8012862:	2f00      	cmp	r7, #0
 8012864:	bfab      	itete	ge
 8012866:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8012868:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 801286a:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801286e:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8012872:	bfac      	ite	ge
 8012874:	eb07 0903 	addge.w	r9, r7, r3
 8012878:	eba3 0807 	sublt.w	r8, r3, r7
 801287c:	9b06      	ldr	r3, [sp, #24]
 801287e:	1aff      	subs	r7, r7, r3
 8012880:	4417      	add	r7, r2
 8012882:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8012886:	4a6b      	ldr	r2, [pc, #428]	@ (8012a34 <_strtod_l+0x854>)
 8012888:	3f01      	subs	r7, #1
 801288a:	4297      	cmp	r7, r2
 801288c:	da51      	bge.n	8012932 <_strtod_l+0x752>
 801288e:	1bd1      	subs	r1, r2, r7
 8012890:	291f      	cmp	r1, #31
 8012892:	eba3 0301 	sub.w	r3, r3, r1
 8012896:	f04f 0201 	mov.w	r2, #1
 801289a:	dc3e      	bgt.n	801291a <_strtod_l+0x73a>
 801289c:	408a      	lsls	r2, r1
 801289e:	920c      	str	r2, [sp, #48]	@ 0x30
 80128a0:	2200      	movs	r2, #0
 80128a2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80128a4:	eb09 0703 	add.w	r7, r9, r3
 80128a8:	4498      	add	r8, r3
 80128aa:	9b06      	ldr	r3, [sp, #24]
 80128ac:	45b9      	cmp	r9, r7
 80128ae:	4498      	add	r8, r3
 80128b0:	464b      	mov	r3, r9
 80128b2:	bfa8      	it	ge
 80128b4:	463b      	movge	r3, r7
 80128b6:	4543      	cmp	r3, r8
 80128b8:	bfa8      	it	ge
 80128ba:	4643      	movge	r3, r8
 80128bc:	2b00      	cmp	r3, #0
 80128be:	bfc2      	ittt	gt
 80128c0:	1aff      	subgt	r7, r7, r3
 80128c2:	eba8 0803 	subgt.w	r8, r8, r3
 80128c6:	eba9 0903 	subgt.w	r9, r9, r3
 80128ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80128cc:	2b00      	cmp	r3, #0
 80128ce:	dd16      	ble.n	80128fe <_strtod_l+0x71e>
 80128d0:	4629      	mov	r1, r5
 80128d2:	9805      	ldr	r0, [sp, #20]
 80128d4:	461a      	mov	r2, r3
 80128d6:	f7ff f9b5 	bl	8011c44 <__pow5mult>
 80128da:	4605      	mov	r5, r0
 80128dc:	2800      	cmp	r0, #0
 80128de:	d0b5      	beq.n	801284c <_strtod_l+0x66c>
 80128e0:	4601      	mov	r1, r0
 80128e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80128e4:	9805      	ldr	r0, [sp, #20]
 80128e6:	f7ff f903 	bl	8011af0 <__multiply>
 80128ea:	900f      	str	r0, [sp, #60]	@ 0x3c
 80128ec:	2800      	cmp	r0, #0
 80128ee:	f43f ae87 	beq.w	8012600 <_strtod_l+0x420>
 80128f2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80128f4:	9805      	ldr	r0, [sp, #20]
 80128f6:	f7fe ffe7 	bl	80118c8 <_Bfree>
 80128fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80128fc:	9312      	str	r3, [sp, #72]	@ 0x48
 80128fe:	2f00      	cmp	r7, #0
 8012900:	dc1b      	bgt.n	801293a <_strtod_l+0x75a>
 8012902:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012904:	2b00      	cmp	r3, #0
 8012906:	dd21      	ble.n	801294c <_strtod_l+0x76c>
 8012908:	4631      	mov	r1, r6
 801290a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801290c:	9805      	ldr	r0, [sp, #20]
 801290e:	f7ff f999 	bl	8011c44 <__pow5mult>
 8012912:	4606      	mov	r6, r0
 8012914:	b9d0      	cbnz	r0, 801294c <_strtod_l+0x76c>
 8012916:	2600      	movs	r6, #0
 8012918:	e672      	b.n	8012600 <_strtod_l+0x420>
 801291a:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801291e:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8012922:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8012926:	37e2      	adds	r7, #226	@ 0xe2
 8012928:	fa02 f107 	lsl.w	r1, r2, r7
 801292c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801292e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012930:	e7b8      	b.n	80128a4 <_strtod_l+0x6c4>
 8012932:	2200      	movs	r2, #0
 8012934:	920b      	str	r2, [sp, #44]	@ 0x2c
 8012936:	2201      	movs	r2, #1
 8012938:	e7f9      	b.n	801292e <_strtod_l+0x74e>
 801293a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801293c:	9805      	ldr	r0, [sp, #20]
 801293e:	463a      	mov	r2, r7
 8012940:	f7ff f9da 	bl	8011cf8 <__lshift>
 8012944:	9012      	str	r0, [sp, #72]	@ 0x48
 8012946:	2800      	cmp	r0, #0
 8012948:	d1db      	bne.n	8012902 <_strtod_l+0x722>
 801294a:	e659      	b.n	8012600 <_strtod_l+0x420>
 801294c:	f1b8 0f00 	cmp.w	r8, #0
 8012950:	dd07      	ble.n	8012962 <_strtod_l+0x782>
 8012952:	4631      	mov	r1, r6
 8012954:	9805      	ldr	r0, [sp, #20]
 8012956:	4642      	mov	r2, r8
 8012958:	f7ff f9ce 	bl	8011cf8 <__lshift>
 801295c:	4606      	mov	r6, r0
 801295e:	2800      	cmp	r0, #0
 8012960:	d0d9      	beq.n	8012916 <_strtod_l+0x736>
 8012962:	f1b9 0f00 	cmp.w	r9, #0
 8012966:	dd08      	ble.n	801297a <_strtod_l+0x79a>
 8012968:	4629      	mov	r1, r5
 801296a:	9805      	ldr	r0, [sp, #20]
 801296c:	464a      	mov	r2, r9
 801296e:	f7ff f9c3 	bl	8011cf8 <__lshift>
 8012972:	4605      	mov	r5, r0
 8012974:	2800      	cmp	r0, #0
 8012976:	f43f ae43 	beq.w	8012600 <_strtod_l+0x420>
 801297a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801297c:	9805      	ldr	r0, [sp, #20]
 801297e:	4632      	mov	r2, r6
 8012980:	f7ff fa42 	bl	8011e08 <__mdiff>
 8012984:	4604      	mov	r4, r0
 8012986:	2800      	cmp	r0, #0
 8012988:	f43f ae3a 	beq.w	8012600 <_strtod_l+0x420>
 801298c:	2300      	movs	r3, #0
 801298e:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8012992:	60c3      	str	r3, [r0, #12]
 8012994:	4629      	mov	r1, r5
 8012996:	f7ff fa1b 	bl	8011dd0 <__mcmp>
 801299a:	2800      	cmp	r0, #0
 801299c:	da4e      	bge.n	8012a3c <_strtod_l+0x85c>
 801299e:	ea58 080a 	orrs.w	r8, r8, sl
 80129a2:	d174      	bne.n	8012a8e <_strtod_l+0x8ae>
 80129a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80129a8:	2b00      	cmp	r3, #0
 80129aa:	d170      	bne.n	8012a8e <_strtod_l+0x8ae>
 80129ac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80129b0:	0d1b      	lsrs	r3, r3, #20
 80129b2:	051b      	lsls	r3, r3, #20
 80129b4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80129b8:	d969      	bls.n	8012a8e <_strtod_l+0x8ae>
 80129ba:	6963      	ldr	r3, [r4, #20]
 80129bc:	b913      	cbnz	r3, 80129c4 <_strtod_l+0x7e4>
 80129be:	6923      	ldr	r3, [r4, #16]
 80129c0:	2b01      	cmp	r3, #1
 80129c2:	dd64      	ble.n	8012a8e <_strtod_l+0x8ae>
 80129c4:	4621      	mov	r1, r4
 80129c6:	2201      	movs	r2, #1
 80129c8:	9805      	ldr	r0, [sp, #20]
 80129ca:	f7ff f995 	bl	8011cf8 <__lshift>
 80129ce:	4629      	mov	r1, r5
 80129d0:	4604      	mov	r4, r0
 80129d2:	f7ff f9fd 	bl	8011dd0 <__mcmp>
 80129d6:	2800      	cmp	r0, #0
 80129d8:	dd59      	ble.n	8012a8e <_strtod_l+0x8ae>
 80129da:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80129de:	9a06      	ldr	r2, [sp, #24]
 80129e0:	0d1b      	lsrs	r3, r3, #20
 80129e2:	051b      	lsls	r3, r3, #20
 80129e4:	2a00      	cmp	r2, #0
 80129e6:	d070      	beq.n	8012aca <_strtod_l+0x8ea>
 80129e8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80129ec:	d86d      	bhi.n	8012aca <_strtod_l+0x8ea>
 80129ee:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80129f2:	f67f ae99 	bls.w	8012728 <_strtod_l+0x548>
 80129f6:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8012a28 <_strtod_l+0x848>
 80129fa:	ec4b ab16 	vmov	d6, sl, fp
 80129fe:	4b0e      	ldr	r3, [pc, #56]	@ (8012a38 <_strtod_l+0x858>)
 8012a00:	ee26 7b07 	vmul.f64	d7, d6, d7
 8012a04:	ee17 2a90 	vmov	r2, s15
 8012a08:	4013      	ands	r3, r2
 8012a0a:	ec5b ab17 	vmov	sl, fp, d7
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	f47f ae01 	bne.w	8012616 <_strtod_l+0x436>
 8012a14:	9a05      	ldr	r2, [sp, #20]
 8012a16:	2322      	movs	r3, #34	@ 0x22
 8012a18:	6013      	str	r3, [r2, #0]
 8012a1a:	e5fc      	b.n	8012616 <_strtod_l+0x436>
 8012a1c:	f3af 8000 	nop.w
 8012a20:	ffc00000 	.word	0xffc00000
 8012a24:	41dfffff 	.word	0x41dfffff
 8012a28:	00000000 	.word	0x00000000
 8012a2c:	39500000 	.word	0x39500000
 8012a30:	08014300 	.word	0x08014300
 8012a34:	fffffc02 	.word	0xfffffc02
 8012a38:	7ff00000 	.word	0x7ff00000
 8012a3c:	46d9      	mov	r9, fp
 8012a3e:	d15d      	bne.n	8012afc <_strtod_l+0x91c>
 8012a40:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012a44:	f1b8 0f00 	cmp.w	r8, #0
 8012a48:	d02a      	beq.n	8012aa0 <_strtod_l+0x8c0>
 8012a4a:	4aab      	ldr	r2, [pc, #684]	@ (8012cf8 <_strtod_l+0xb18>)
 8012a4c:	4293      	cmp	r3, r2
 8012a4e:	d12a      	bne.n	8012aa6 <_strtod_l+0x8c6>
 8012a50:	9b06      	ldr	r3, [sp, #24]
 8012a52:	4652      	mov	r2, sl
 8012a54:	b1fb      	cbz	r3, 8012a96 <_strtod_l+0x8b6>
 8012a56:	4ba9      	ldr	r3, [pc, #676]	@ (8012cfc <_strtod_l+0xb1c>)
 8012a58:	ea0b 0303 	and.w	r3, fp, r3
 8012a5c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8012a60:	f04f 31ff 	mov.w	r1, #4294967295
 8012a64:	d81a      	bhi.n	8012a9c <_strtod_l+0x8bc>
 8012a66:	0d1b      	lsrs	r3, r3, #20
 8012a68:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8012a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8012a70:	429a      	cmp	r2, r3
 8012a72:	d118      	bne.n	8012aa6 <_strtod_l+0x8c6>
 8012a74:	4ba2      	ldr	r3, [pc, #648]	@ (8012d00 <_strtod_l+0xb20>)
 8012a76:	4599      	cmp	r9, r3
 8012a78:	d102      	bne.n	8012a80 <_strtod_l+0x8a0>
 8012a7a:	3201      	adds	r2, #1
 8012a7c:	f43f adc0 	beq.w	8012600 <_strtod_l+0x420>
 8012a80:	4b9e      	ldr	r3, [pc, #632]	@ (8012cfc <_strtod_l+0xb1c>)
 8012a82:	ea09 0303 	and.w	r3, r9, r3
 8012a86:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8012a8a:	f04f 0a00 	mov.w	sl, #0
 8012a8e:	9b06      	ldr	r3, [sp, #24]
 8012a90:	2b00      	cmp	r3, #0
 8012a92:	d1b0      	bne.n	80129f6 <_strtod_l+0x816>
 8012a94:	e5bf      	b.n	8012616 <_strtod_l+0x436>
 8012a96:	f04f 33ff 	mov.w	r3, #4294967295
 8012a9a:	e7e9      	b.n	8012a70 <_strtod_l+0x890>
 8012a9c:	460b      	mov	r3, r1
 8012a9e:	e7e7      	b.n	8012a70 <_strtod_l+0x890>
 8012aa0:	ea53 030a 	orrs.w	r3, r3, sl
 8012aa4:	d099      	beq.n	80129da <_strtod_l+0x7fa>
 8012aa6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012aa8:	b1c3      	cbz	r3, 8012adc <_strtod_l+0x8fc>
 8012aaa:	ea13 0f09 	tst.w	r3, r9
 8012aae:	d0ee      	beq.n	8012a8e <_strtod_l+0x8ae>
 8012ab0:	9a06      	ldr	r2, [sp, #24]
 8012ab2:	4650      	mov	r0, sl
 8012ab4:	4659      	mov	r1, fp
 8012ab6:	f1b8 0f00 	cmp.w	r8, #0
 8012aba:	d013      	beq.n	8012ae4 <_strtod_l+0x904>
 8012abc:	f7ff fb73 	bl	80121a6 <sulp>
 8012ac0:	ee39 7b00 	vadd.f64	d7, d9, d0
 8012ac4:	ec5b ab17 	vmov	sl, fp, d7
 8012ac8:	e7e1      	b.n	8012a8e <_strtod_l+0x8ae>
 8012aca:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8012ace:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8012ad2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8012ad6:	f04f 3aff 	mov.w	sl, #4294967295
 8012ada:	e7d8      	b.n	8012a8e <_strtod_l+0x8ae>
 8012adc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012ade:	ea13 0f0a 	tst.w	r3, sl
 8012ae2:	e7e4      	b.n	8012aae <_strtod_l+0x8ce>
 8012ae4:	f7ff fb5f 	bl	80121a6 <sulp>
 8012ae8:	ee39 0b40 	vsub.f64	d0, d9, d0
 8012aec:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8012af0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012af4:	ec5b ab10 	vmov	sl, fp, d0
 8012af8:	d1c9      	bne.n	8012a8e <_strtod_l+0x8ae>
 8012afa:	e615      	b.n	8012728 <_strtod_l+0x548>
 8012afc:	4629      	mov	r1, r5
 8012afe:	4620      	mov	r0, r4
 8012b00:	f7ff fade 	bl	80120c0 <__ratio>
 8012b04:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8012b08:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8012b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b10:	d85d      	bhi.n	8012bce <_strtod_l+0x9ee>
 8012b12:	f1b8 0f00 	cmp.w	r8, #0
 8012b16:	d164      	bne.n	8012be2 <_strtod_l+0xa02>
 8012b18:	f1ba 0f00 	cmp.w	sl, #0
 8012b1c:	d14b      	bne.n	8012bb6 <_strtod_l+0x9d6>
 8012b1e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012b22:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d160      	bne.n	8012bec <_strtod_l+0xa0c>
 8012b2a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8012b2e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8012b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012b36:	d401      	bmi.n	8012b3c <_strtod_l+0x95c>
 8012b38:	ee20 8b08 	vmul.f64	d8, d0, d8
 8012b3c:	eeb1 ab48 	vneg.f64	d10, d8
 8012b40:	486e      	ldr	r0, [pc, #440]	@ (8012cfc <_strtod_l+0xb1c>)
 8012b42:	4970      	ldr	r1, [pc, #448]	@ (8012d04 <_strtod_l+0xb24>)
 8012b44:	ea09 0700 	and.w	r7, r9, r0
 8012b48:	428f      	cmp	r7, r1
 8012b4a:	ec53 2b1a 	vmov	r2, r3, d10
 8012b4e:	d17d      	bne.n	8012c4c <_strtod_l+0xa6c>
 8012b50:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8012b54:	ec4b ab1c 	vmov	d12, sl, fp
 8012b58:	eeb0 0b4c 	vmov.f64	d0, d12
 8012b5c:	f7ff f9e8 	bl	8011f30 <__ulp>
 8012b60:	4866      	ldr	r0, [pc, #408]	@ (8012cfc <_strtod_l+0xb1c>)
 8012b62:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8012b66:	ee1c 3a90 	vmov	r3, s25
 8012b6a:	4a67      	ldr	r2, [pc, #412]	@ (8012d08 <_strtod_l+0xb28>)
 8012b6c:	ea03 0100 	and.w	r1, r3, r0
 8012b70:	4291      	cmp	r1, r2
 8012b72:	ec5b ab1c 	vmov	sl, fp, d12
 8012b76:	d93c      	bls.n	8012bf2 <_strtod_l+0xa12>
 8012b78:	ee19 2a90 	vmov	r2, s19
 8012b7c:	4b60      	ldr	r3, [pc, #384]	@ (8012d00 <_strtod_l+0xb20>)
 8012b7e:	429a      	cmp	r2, r3
 8012b80:	d104      	bne.n	8012b8c <_strtod_l+0x9ac>
 8012b82:	ee19 3a10 	vmov	r3, s18
 8012b86:	3301      	adds	r3, #1
 8012b88:	f43f ad3a 	beq.w	8012600 <_strtod_l+0x420>
 8012b8c:	f8df b170 	ldr.w	fp, [pc, #368]	@ 8012d00 <_strtod_l+0xb20>
 8012b90:	f04f 3aff 	mov.w	sl, #4294967295
 8012b94:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012b96:	9805      	ldr	r0, [sp, #20]
 8012b98:	f7fe fe96 	bl	80118c8 <_Bfree>
 8012b9c:	9805      	ldr	r0, [sp, #20]
 8012b9e:	4631      	mov	r1, r6
 8012ba0:	f7fe fe92 	bl	80118c8 <_Bfree>
 8012ba4:	9805      	ldr	r0, [sp, #20]
 8012ba6:	4629      	mov	r1, r5
 8012ba8:	f7fe fe8e 	bl	80118c8 <_Bfree>
 8012bac:	9805      	ldr	r0, [sp, #20]
 8012bae:	4621      	mov	r1, r4
 8012bb0:	f7fe fe8a 	bl	80118c8 <_Bfree>
 8012bb4:	e625      	b.n	8012802 <_strtod_l+0x622>
 8012bb6:	f1ba 0f01 	cmp.w	sl, #1
 8012bba:	d103      	bne.n	8012bc4 <_strtod_l+0x9e4>
 8012bbc:	f1bb 0f00 	cmp.w	fp, #0
 8012bc0:	f43f adb2 	beq.w	8012728 <_strtod_l+0x548>
 8012bc4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8012bc8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8012bcc:	e7b8      	b.n	8012b40 <_strtod_l+0x960>
 8012bce:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8012bd2:	ee20 8b08 	vmul.f64	d8, d0, d8
 8012bd6:	f1b8 0f00 	cmp.w	r8, #0
 8012bda:	d0af      	beq.n	8012b3c <_strtod_l+0x95c>
 8012bdc:	eeb0 ab48 	vmov.f64	d10, d8
 8012be0:	e7ae      	b.n	8012b40 <_strtod_l+0x960>
 8012be2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8012be6:	eeb0 8b4a 	vmov.f64	d8, d10
 8012bea:	e7a9      	b.n	8012b40 <_strtod_l+0x960>
 8012bec:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8012bf0:	e7a6      	b.n	8012b40 <_strtod_l+0x960>
 8012bf2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8012bf6:	9b06      	ldr	r3, [sp, #24]
 8012bf8:	46d9      	mov	r9, fp
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d1ca      	bne.n	8012b94 <_strtod_l+0x9b4>
 8012bfe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012c02:	0d1b      	lsrs	r3, r3, #20
 8012c04:	051b      	lsls	r3, r3, #20
 8012c06:	429f      	cmp	r7, r3
 8012c08:	d1c4      	bne.n	8012b94 <_strtod_l+0x9b4>
 8012c0a:	ec51 0b18 	vmov	r0, r1, d8
 8012c0e:	f7ed fd9b 	bl	8000748 <__aeabi_d2lz>
 8012c12:	f7ed fd53 	bl	80006bc <__aeabi_l2d>
 8012c16:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8012c1a:	ec41 0b17 	vmov	d7, r0, r1
 8012c1e:	ea49 090a 	orr.w	r9, r9, sl
 8012c22:	ea59 0908 	orrs.w	r9, r9, r8
 8012c26:	ee38 8b47 	vsub.f64	d8, d8, d7
 8012c2a:	d03c      	beq.n	8012ca6 <_strtod_l+0xac6>
 8012c2c:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 8012ce0 <_strtod_l+0xb00>
 8012c30:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c38:	f53f aced 	bmi.w	8012616 <_strtod_l+0x436>
 8012c3c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8012ce8 <_strtod_l+0xb08>
 8012c40:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012c44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c48:	dda4      	ble.n	8012b94 <_strtod_l+0x9b4>
 8012c4a:	e4e4      	b.n	8012616 <_strtod_l+0x436>
 8012c4c:	9906      	ldr	r1, [sp, #24]
 8012c4e:	b1e1      	cbz	r1, 8012c8a <_strtod_l+0xaaa>
 8012c50:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8012c54:	d819      	bhi.n	8012c8a <_strtod_l+0xaaa>
 8012c56:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8012c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012c5e:	d811      	bhi.n	8012c84 <_strtod_l+0xaa4>
 8012c60:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8012c64:	ee18 3a10 	vmov	r3, s16
 8012c68:	2b01      	cmp	r3, #1
 8012c6a:	bf38      	it	cc
 8012c6c:	2301      	movcc	r3, #1
 8012c6e:	ee08 3a10 	vmov	s16, r3
 8012c72:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8012c76:	f1b8 0f00 	cmp.w	r8, #0
 8012c7a:	d111      	bne.n	8012ca0 <_strtod_l+0xac0>
 8012c7c:	eeb1 7b48 	vneg.f64	d7, d8
 8012c80:	ec53 2b17 	vmov	r2, r3, d7
 8012c84:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8012c88:	1bcb      	subs	r3, r1, r7
 8012c8a:	eeb0 0b49 	vmov.f64	d0, d9
 8012c8e:	ec43 2b1a 	vmov	d10, r2, r3
 8012c92:	f7ff f94d 	bl	8011f30 <__ulp>
 8012c96:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8012c9a:	ec5b ab19 	vmov	sl, fp, d9
 8012c9e:	e7aa      	b.n	8012bf6 <_strtod_l+0xa16>
 8012ca0:	eeb0 7b48 	vmov.f64	d7, d8
 8012ca4:	e7ec      	b.n	8012c80 <_strtod_l+0xaa0>
 8012ca6:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 8012cf0 <_strtod_l+0xb10>
 8012caa:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cb2:	f57f af6f 	bpl.w	8012b94 <_strtod_l+0x9b4>
 8012cb6:	e4ae      	b.n	8012616 <_strtod_l+0x436>
 8012cb8:	2300      	movs	r3, #0
 8012cba:	9308      	str	r3, [sp, #32]
 8012cbc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012cbe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012cc0:	6013      	str	r3, [r2, #0]
 8012cc2:	f7ff bacc 	b.w	801225e <_strtod_l+0x7e>
 8012cc6:	2a65      	cmp	r2, #101	@ 0x65
 8012cc8:	f43f abbc 	beq.w	8012444 <_strtod_l+0x264>
 8012ccc:	2a45      	cmp	r2, #69	@ 0x45
 8012cce:	f43f abb9 	beq.w	8012444 <_strtod_l+0x264>
 8012cd2:	2301      	movs	r3, #1
 8012cd4:	9306      	str	r3, [sp, #24]
 8012cd6:	f7ff bbf0 	b.w	80124ba <_strtod_l+0x2da>
 8012cda:	bf00      	nop
 8012cdc:	f3af 8000 	nop.w
 8012ce0:	94a03595 	.word	0x94a03595
 8012ce4:	3fdfffff 	.word	0x3fdfffff
 8012ce8:	35afe535 	.word	0x35afe535
 8012cec:	3fe00000 	.word	0x3fe00000
 8012cf0:	94a03595 	.word	0x94a03595
 8012cf4:	3fcfffff 	.word	0x3fcfffff
 8012cf8:	000fffff 	.word	0x000fffff
 8012cfc:	7ff00000 	.word	0x7ff00000
 8012d00:	7fefffff 	.word	0x7fefffff
 8012d04:	7fe00000 	.word	0x7fe00000
 8012d08:	7c9fffff 	.word	0x7c9fffff

08012d0c <_strtod_r>:
 8012d0c:	4b01      	ldr	r3, [pc, #4]	@ (8012d14 <_strtod_r+0x8>)
 8012d0e:	f7ff ba67 	b.w	80121e0 <_strtod_l>
 8012d12:	bf00      	nop
 8012d14:	24000070 	.word	0x24000070

08012d18 <_strtol_l.constprop.0>:
 8012d18:	2b24      	cmp	r3, #36	@ 0x24
 8012d1a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012d1e:	4686      	mov	lr, r0
 8012d20:	4690      	mov	r8, r2
 8012d22:	d801      	bhi.n	8012d28 <_strtol_l.constprop.0+0x10>
 8012d24:	2b01      	cmp	r3, #1
 8012d26:	d106      	bne.n	8012d36 <_strtol_l.constprop.0+0x1e>
 8012d28:	f7fd ff22 	bl	8010b70 <__errno>
 8012d2c:	2316      	movs	r3, #22
 8012d2e:	6003      	str	r3, [r0, #0]
 8012d30:	2000      	movs	r0, #0
 8012d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d36:	4834      	ldr	r0, [pc, #208]	@ (8012e08 <_strtol_l.constprop.0+0xf0>)
 8012d38:	460d      	mov	r5, r1
 8012d3a:	462a      	mov	r2, r5
 8012d3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012d40:	5d06      	ldrb	r6, [r0, r4]
 8012d42:	f016 0608 	ands.w	r6, r6, #8
 8012d46:	d1f8      	bne.n	8012d3a <_strtol_l.constprop.0+0x22>
 8012d48:	2c2d      	cmp	r4, #45	@ 0x2d
 8012d4a:	d12d      	bne.n	8012da8 <_strtol_l.constprop.0+0x90>
 8012d4c:	782c      	ldrb	r4, [r5, #0]
 8012d4e:	2601      	movs	r6, #1
 8012d50:	1c95      	adds	r5, r2, #2
 8012d52:	f033 0210 	bics.w	r2, r3, #16
 8012d56:	d109      	bne.n	8012d6c <_strtol_l.constprop.0+0x54>
 8012d58:	2c30      	cmp	r4, #48	@ 0x30
 8012d5a:	d12a      	bne.n	8012db2 <_strtol_l.constprop.0+0x9a>
 8012d5c:	782a      	ldrb	r2, [r5, #0]
 8012d5e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8012d62:	2a58      	cmp	r2, #88	@ 0x58
 8012d64:	d125      	bne.n	8012db2 <_strtol_l.constprop.0+0x9a>
 8012d66:	786c      	ldrb	r4, [r5, #1]
 8012d68:	2310      	movs	r3, #16
 8012d6a:	3502      	adds	r5, #2
 8012d6c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8012d70:	f10c 3cff 	add.w	ip, ip, #4294967295
 8012d74:	2200      	movs	r2, #0
 8012d76:	fbbc f9f3 	udiv	r9, ip, r3
 8012d7a:	4610      	mov	r0, r2
 8012d7c:	fb03 ca19 	mls	sl, r3, r9, ip
 8012d80:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8012d84:	2f09      	cmp	r7, #9
 8012d86:	d81b      	bhi.n	8012dc0 <_strtol_l.constprop.0+0xa8>
 8012d88:	463c      	mov	r4, r7
 8012d8a:	42a3      	cmp	r3, r4
 8012d8c:	dd27      	ble.n	8012dde <_strtol_l.constprop.0+0xc6>
 8012d8e:	1c57      	adds	r7, r2, #1
 8012d90:	d007      	beq.n	8012da2 <_strtol_l.constprop.0+0x8a>
 8012d92:	4581      	cmp	r9, r0
 8012d94:	d320      	bcc.n	8012dd8 <_strtol_l.constprop.0+0xc0>
 8012d96:	d101      	bne.n	8012d9c <_strtol_l.constprop.0+0x84>
 8012d98:	45a2      	cmp	sl, r4
 8012d9a:	db1d      	blt.n	8012dd8 <_strtol_l.constprop.0+0xc0>
 8012d9c:	fb00 4003 	mla	r0, r0, r3, r4
 8012da0:	2201      	movs	r2, #1
 8012da2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012da6:	e7eb      	b.n	8012d80 <_strtol_l.constprop.0+0x68>
 8012da8:	2c2b      	cmp	r4, #43	@ 0x2b
 8012daa:	bf04      	itt	eq
 8012dac:	782c      	ldrbeq	r4, [r5, #0]
 8012dae:	1c95      	addeq	r5, r2, #2
 8012db0:	e7cf      	b.n	8012d52 <_strtol_l.constprop.0+0x3a>
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	d1da      	bne.n	8012d6c <_strtol_l.constprop.0+0x54>
 8012db6:	2c30      	cmp	r4, #48	@ 0x30
 8012db8:	bf0c      	ite	eq
 8012dba:	2308      	moveq	r3, #8
 8012dbc:	230a      	movne	r3, #10
 8012dbe:	e7d5      	b.n	8012d6c <_strtol_l.constprop.0+0x54>
 8012dc0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8012dc4:	2f19      	cmp	r7, #25
 8012dc6:	d801      	bhi.n	8012dcc <_strtol_l.constprop.0+0xb4>
 8012dc8:	3c37      	subs	r4, #55	@ 0x37
 8012dca:	e7de      	b.n	8012d8a <_strtol_l.constprop.0+0x72>
 8012dcc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8012dd0:	2f19      	cmp	r7, #25
 8012dd2:	d804      	bhi.n	8012dde <_strtol_l.constprop.0+0xc6>
 8012dd4:	3c57      	subs	r4, #87	@ 0x57
 8012dd6:	e7d8      	b.n	8012d8a <_strtol_l.constprop.0+0x72>
 8012dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8012ddc:	e7e1      	b.n	8012da2 <_strtol_l.constprop.0+0x8a>
 8012dde:	1c53      	adds	r3, r2, #1
 8012de0:	d108      	bne.n	8012df4 <_strtol_l.constprop.0+0xdc>
 8012de2:	2322      	movs	r3, #34	@ 0x22
 8012de4:	f8ce 3000 	str.w	r3, [lr]
 8012de8:	4660      	mov	r0, ip
 8012dea:	f1b8 0f00 	cmp.w	r8, #0
 8012dee:	d0a0      	beq.n	8012d32 <_strtol_l.constprop.0+0x1a>
 8012df0:	1e69      	subs	r1, r5, #1
 8012df2:	e006      	b.n	8012e02 <_strtol_l.constprop.0+0xea>
 8012df4:	b106      	cbz	r6, 8012df8 <_strtol_l.constprop.0+0xe0>
 8012df6:	4240      	negs	r0, r0
 8012df8:	f1b8 0f00 	cmp.w	r8, #0
 8012dfc:	d099      	beq.n	8012d32 <_strtol_l.constprop.0+0x1a>
 8012dfe:	2a00      	cmp	r2, #0
 8012e00:	d1f6      	bne.n	8012df0 <_strtol_l.constprop.0+0xd8>
 8012e02:	f8c8 1000 	str.w	r1, [r8]
 8012e06:	e794      	b.n	8012d32 <_strtol_l.constprop.0+0x1a>
 8012e08:	08014329 	.word	0x08014329

08012e0c <_strtol_r>:
 8012e0c:	f7ff bf84 	b.w	8012d18 <_strtol_l.constprop.0>

08012e10 <__ssputs_r>:
 8012e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012e14:	688e      	ldr	r6, [r1, #8]
 8012e16:	461f      	mov	r7, r3
 8012e18:	42be      	cmp	r6, r7
 8012e1a:	680b      	ldr	r3, [r1, #0]
 8012e1c:	4682      	mov	sl, r0
 8012e1e:	460c      	mov	r4, r1
 8012e20:	4690      	mov	r8, r2
 8012e22:	d82d      	bhi.n	8012e80 <__ssputs_r+0x70>
 8012e24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012e28:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012e2c:	d026      	beq.n	8012e7c <__ssputs_r+0x6c>
 8012e2e:	6965      	ldr	r5, [r4, #20]
 8012e30:	6909      	ldr	r1, [r1, #16]
 8012e32:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012e36:	eba3 0901 	sub.w	r9, r3, r1
 8012e3a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012e3e:	1c7b      	adds	r3, r7, #1
 8012e40:	444b      	add	r3, r9
 8012e42:	106d      	asrs	r5, r5, #1
 8012e44:	429d      	cmp	r5, r3
 8012e46:	bf38      	it	cc
 8012e48:	461d      	movcc	r5, r3
 8012e4a:	0553      	lsls	r3, r2, #21
 8012e4c:	d527      	bpl.n	8012e9e <__ssputs_r+0x8e>
 8012e4e:	4629      	mov	r1, r5
 8012e50:	f7fc fc88 	bl	800f764 <_malloc_r>
 8012e54:	4606      	mov	r6, r0
 8012e56:	b360      	cbz	r0, 8012eb2 <__ssputs_r+0xa2>
 8012e58:	6921      	ldr	r1, [r4, #16]
 8012e5a:	464a      	mov	r2, r9
 8012e5c:	f7fd feb5 	bl	8010bca <memcpy>
 8012e60:	89a3      	ldrh	r3, [r4, #12]
 8012e62:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012e66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012e6a:	81a3      	strh	r3, [r4, #12]
 8012e6c:	6126      	str	r6, [r4, #16]
 8012e6e:	6165      	str	r5, [r4, #20]
 8012e70:	444e      	add	r6, r9
 8012e72:	eba5 0509 	sub.w	r5, r5, r9
 8012e76:	6026      	str	r6, [r4, #0]
 8012e78:	60a5      	str	r5, [r4, #8]
 8012e7a:	463e      	mov	r6, r7
 8012e7c:	42be      	cmp	r6, r7
 8012e7e:	d900      	bls.n	8012e82 <__ssputs_r+0x72>
 8012e80:	463e      	mov	r6, r7
 8012e82:	6820      	ldr	r0, [r4, #0]
 8012e84:	4632      	mov	r2, r6
 8012e86:	4641      	mov	r1, r8
 8012e88:	f000 fb6a 	bl	8013560 <memmove>
 8012e8c:	68a3      	ldr	r3, [r4, #8]
 8012e8e:	1b9b      	subs	r3, r3, r6
 8012e90:	60a3      	str	r3, [r4, #8]
 8012e92:	6823      	ldr	r3, [r4, #0]
 8012e94:	4433      	add	r3, r6
 8012e96:	6023      	str	r3, [r4, #0]
 8012e98:	2000      	movs	r0, #0
 8012e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e9e:	462a      	mov	r2, r5
 8012ea0:	f000 ff15 	bl	8013cce <_realloc_r>
 8012ea4:	4606      	mov	r6, r0
 8012ea6:	2800      	cmp	r0, #0
 8012ea8:	d1e0      	bne.n	8012e6c <__ssputs_r+0x5c>
 8012eaa:	6921      	ldr	r1, [r4, #16]
 8012eac:	4650      	mov	r0, sl
 8012eae:	f7fe fc81 	bl	80117b4 <_free_r>
 8012eb2:	230c      	movs	r3, #12
 8012eb4:	f8ca 3000 	str.w	r3, [sl]
 8012eb8:	89a3      	ldrh	r3, [r4, #12]
 8012eba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012ebe:	81a3      	strh	r3, [r4, #12]
 8012ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8012ec4:	e7e9      	b.n	8012e9a <__ssputs_r+0x8a>
	...

08012ec8 <_svfiprintf_r>:
 8012ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ecc:	4698      	mov	r8, r3
 8012ece:	898b      	ldrh	r3, [r1, #12]
 8012ed0:	061b      	lsls	r3, r3, #24
 8012ed2:	b09d      	sub	sp, #116	@ 0x74
 8012ed4:	4607      	mov	r7, r0
 8012ed6:	460d      	mov	r5, r1
 8012ed8:	4614      	mov	r4, r2
 8012eda:	d510      	bpl.n	8012efe <_svfiprintf_r+0x36>
 8012edc:	690b      	ldr	r3, [r1, #16]
 8012ede:	b973      	cbnz	r3, 8012efe <_svfiprintf_r+0x36>
 8012ee0:	2140      	movs	r1, #64	@ 0x40
 8012ee2:	f7fc fc3f 	bl	800f764 <_malloc_r>
 8012ee6:	6028      	str	r0, [r5, #0]
 8012ee8:	6128      	str	r0, [r5, #16]
 8012eea:	b930      	cbnz	r0, 8012efa <_svfiprintf_r+0x32>
 8012eec:	230c      	movs	r3, #12
 8012eee:	603b      	str	r3, [r7, #0]
 8012ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8012ef4:	b01d      	add	sp, #116	@ 0x74
 8012ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012efa:	2340      	movs	r3, #64	@ 0x40
 8012efc:	616b      	str	r3, [r5, #20]
 8012efe:	2300      	movs	r3, #0
 8012f00:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f02:	2320      	movs	r3, #32
 8012f04:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012f08:	f8cd 800c 	str.w	r8, [sp, #12]
 8012f0c:	2330      	movs	r3, #48	@ 0x30
 8012f0e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80130ac <_svfiprintf_r+0x1e4>
 8012f12:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012f16:	f04f 0901 	mov.w	r9, #1
 8012f1a:	4623      	mov	r3, r4
 8012f1c:	469a      	mov	sl, r3
 8012f1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012f22:	b10a      	cbz	r2, 8012f28 <_svfiprintf_r+0x60>
 8012f24:	2a25      	cmp	r2, #37	@ 0x25
 8012f26:	d1f9      	bne.n	8012f1c <_svfiprintf_r+0x54>
 8012f28:	ebba 0b04 	subs.w	fp, sl, r4
 8012f2c:	d00b      	beq.n	8012f46 <_svfiprintf_r+0x7e>
 8012f2e:	465b      	mov	r3, fp
 8012f30:	4622      	mov	r2, r4
 8012f32:	4629      	mov	r1, r5
 8012f34:	4638      	mov	r0, r7
 8012f36:	f7ff ff6b 	bl	8012e10 <__ssputs_r>
 8012f3a:	3001      	adds	r0, #1
 8012f3c:	f000 80a7 	beq.w	801308e <_svfiprintf_r+0x1c6>
 8012f40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012f42:	445a      	add	r2, fp
 8012f44:	9209      	str	r2, [sp, #36]	@ 0x24
 8012f46:	f89a 3000 	ldrb.w	r3, [sl]
 8012f4a:	2b00      	cmp	r3, #0
 8012f4c:	f000 809f 	beq.w	801308e <_svfiprintf_r+0x1c6>
 8012f50:	2300      	movs	r3, #0
 8012f52:	f04f 32ff 	mov.w	r2, #4294967295
 8012f56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012f5a:	f10a 0a01 	add.w	sl, sl, #1
 8012f5e:	9304      	str	r3, [sp, #16]
 8012f60:	9307      	str	r3, [sp, #28]
 8012f62:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012f66:	931a      	str	r3, [sp, #104]	@ 0x68
 8012f68:	4654      	mov	r4, sl
 8012f6a:	2205      	movs	r2, #5
 8012f6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012f70:	484e      	ldr	r0, [pc, #312]	@ (80130ac <_svfiprintf_r+0x1e4>)
 8012f72:	f7ed f9bd 	bl	80002f0 <memchr>
 8012f76:	9a04      	ldr	r2, [sp, #16]
 8012f78:	b9d8      	cbnz	r0, 8012fb2 <_svfiprintf_r+0xea>
 8012f7a:	06d0      	lsls	r0, r2, #27
 8012f7c:	bf44      	itt	mi
 8012f7e:	2320      	movmi	r3, #32
 8012f80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012f84:	0711      	lsls	r1, r2, #28
 8012f86:	bf44      	itt	mi
 8012f88:	232b      	movmi	r3, #43	@ 0x2b
 8012f8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012f8e:	f89a 3000 	ldrb.w	r3, [sl]
 8012f92:	2b2a      	cmp	r3, #42	@ 0x2a
 8012f94:	d015      	beq.n	8012fc2 <_svfiprintf_r+0xfa>
 8012f96:	9a07      	ldr	r2, [sp, #28]
 8012f98:	4654      	mov	r4, sl
 8012f9a:	2000      	movs	r0, #0
 8012f9c:	f04f 0c0a 	mov.w	ip, #10
 8012fa0:	4621      	mov	r1, r4
 8012fa2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012fa6:	3b30      	subs	r3, #48	@ 0x30
 8012fa8:	2b09      	cmp	r3, #9
 8012faa:	d94b      	bls.n	8013044 <_svfiprintf_r+0x17c>
 8012fac:	b1b0      	cbz	r0, 8012fdc <_svfiprintf_r+0x114>
 8012fae:	9207      	str	r2, [sp, #28]
 8012fb0:	e014      	b.n	8012fdc <_svfiprintf_r+0x114>
 8012fb2:	eba0 0308 	sub.w	r3, r0, r8
 8012fb6:	fa09 f303 	lsl.w	r3, r9, r3
 8012fba:	4313      	orrs	r3, r2
 8012fbc:	9304      	str	r3, [sp, #16]
 8012fbe:	46a2      	mov	sl, r4
 8012fc0:	e7d2      	b.n	8012f68 <_svfiprintf_r+0xa0>
 8012fc2:	9b03      	ldr	r3, [sp, #12]
 8012fc4:	1d19      	adds	r1, r3, #4
 8012fc6:	681b      	ldr	r3, [r3, #0]
 8012fc8:	9103      	str	r1, [sp, #12]
 8012fca:	2b00      	cmp	r3, #0
 8012fcc:	bfbb      	ittet	lt
 8012fce:	425b      	neglt	r3, r3
 8012fd0:	f042 0202 	orrlt.w	r2, r2, #2
 8012fd4:	9307      	strge	r3, [sp, #28]
 8012fd6:	9307      	strlt	r3, [sp, #28]
 8012fd8:	bfb8      	it	lt
 8012fda:	9204      	strlt	r2, [sp, #16]
 8012fdc:	7823      	ldrb	r3, [r4, #0]
 8012fde:	2b2e      	cmp	r3, #46	@ 0x2e
 8012fe0:	d10a      	bne.n	8012ff8 <_svfiprintf_r+0x130>
 8012fe2:	7863      	ldrb	r3, [r4, #1]
 8012fe4:	2b2a      	cmp	r3, #42	@ 0x2a
 8012fe6:	d132      	bne.n	801304e <_svfiprintf_r+0x186>
 8012fe8:	9b03      	ldr	r3, [sp, #12]
 8012fea:	1d1a      	adds	r2, r3, #4
 8012fec:	681b      	ldr	r3, [r3, #0]
 8012fee:	9203      	str	r2, [sp, #12]
 8012ff0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012ff4:	3402      	adds	r4, #2
 8012ff6:	9305      	str	r3, [sp, #20]
 8012ff8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80130bc <_svfiprintf_r+0x1f4>
 8012ffc:	7821      	ldrb	r1, [r4, #0]
 8012ffe:	2203      	movs	r2, #3
 8013000:	4650      	mov	r0, sl
 8013002:	f7ed f975 	bl	80002f0 <memchr>
 8013006:	b138      	cbz	r0, 8013018 <_svfiprintf_r+0x150>
 8013008:	9b04      	ldr	r3, [sp, #16]
 801300a:	eba0 000a 	sub.w	r0, r0, sl
 801300e:	2240      	movs	r2, #64	@ 0x40
 8013010:	4082      	lsls	r2, r0
 8013012:	4313      	orrs	r3, r2
 8013014:	3401      	adds	r4, #1
 8013016:	9304      	str	r3, [sp, #16]
 8013018:	f814 1b01 	ldrb.w	r1, [r4], #1
 801301c:	4824      	ldr	r0, [pc, #144]	@ (80130b0 <_svfiprintf_r+0x1e8>)
 801301e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013022:	2206      	movs	r2, #6
 8013024:	f7ed f964 	bl	80002f0 <memchr>
 8013028:	2800      	cmp	r0, #0
 801302a:	d036      	beq.n	801309a <_svfiprintf_r+0x1d2>
 801302c:	4b21      	ldr	r3, [pc, #132]	@ (80130b4 <_svfiprintf_r+0x1ec>)
 801302e:	bb1b      	cbnz	r3, 8013078 <_svfiprintf_r+0x1b0>
 8013030:	9b03      	ldr	r3, [sp, #12]
 8013032:	3307      	adds	r3, #7
 8013034:	f023 0307 	bic.w	r3, r3, #7
 8013038:	3308      	adds	r3, #8
 801303a:	9303      	str	r3, [sp, #12]
 801303c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801303e:	4433      	add	r3, r6
 8013040:	9309      	str	r3, [sp, #36]	@ 0x24
 8013042:	e76a      	b.n	8012f1a <_svfiprintf_r+0x52>
 8013044:	fb0c 3202 	mla	r2, ip, r2, r3
 8013048:	460c      	mov	r4, r1
 801304a:	2001      	movs	r0, #1
 801304c:	e7a8      	b.n	8012fa0 <_svfiprintf_r+0xd8>
 801304e:	2300      	movs	r3, #0
 8013050:	3401      	adds	r4, #1
 8013052:	9305      	str	r3, [sp, #20]
 8013054:	4619      	mov	r1, r3
 8013056:	f04f 0c0a 	mov.w	ip, #10
 801305a:	4620      	mov	r0, r4
 801305c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013060:	3a30      	subs	r2, #48	@ 0x30
 8013062:	2a09      	cmp	r2, #9
 8013064:	d903      	bls.n	801306e <_svfiprintf_r+0x1a6>
 8013066:	2b00      	cmp	r3, #0
 8013068:	d0c6      	beq.n	8012ff8 <_svfiprintf_r+0x130>
 801306a:	9105      	str	r1, [sp, #20]
 801306c:	e7c4      	b.n	8012ff8 <_svfiprintf_r+0x130>
 801306e:	fb0c 2101 	mla	r1, ip, r1, r2
 8013072:	4604      	mov	r4, r0
 8013074:	2301      	movs	r3, #1
 8013076:	e7f0      	b.n	801305a <_svfiprintf_r+0x192>
 8013078:	ab03      	add	r3, sp, #12
 801307a:	9300      	str	r3, [sp, #0]
 801307c:	462a      	mov	r2, r5
 801307e:	4b0e      	ldr	r3, [pc, #56]	@ (80130b8 <_svfiprintf_r+0x1f0>)
 8013080:	a904      	add	r1, sp, #16
 8013082:	4638      	mov	r0, r7
 8013084:	f7fc fc88 	bl	800f998 <_printf_float>
 8013088:	1c42      	adds	r2, r0, #1
 801308a:	4606      	mov	r6, r0
 801308c:	d1d6      	bne.n	801303c <_svfiprintf_r+0x174>
 801308e:	89ab      	ldrh	r3, [r5, #12]
 8013090:	065b      	lsls	r3, r3, #25
 8013092:	f53f af2d 	bmi.w	8012ef0 <_svfiprintf_r+0x28>
 8013096:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013098:	e72c      	b.n	8012ef4 <_svfiprintf_r+0x2c>
 801309a:	ab03      	add	r3, sp, #12
 801309c:	9300      	str	r3, [sp, #0]
 801309e:	462a      	mov	r2, r5
 80130a0:	4b05      	ldr	r3, [pc, #20]	@ (80130b8 <_svfiprintf_r+0x1f0>)
 80130a2:	a904      	add	r1, sp, #16
 80130a4:	4638      	mov	r0, r7
 80130a6:	f7fc feff 	bl	800fea8 <_printf_i>
 80130aa:	e7ed      	b.n	8013088 <_svfiprintf_r+0x1c0>
 80130ac:	08014429 	.word	0x08014429
 80130b0:	08014433 	.word	0x08014433
 80130b4:	0800f999 	.word	0x0800f999
 80130b8:	08012e11 	.word	0x08012e11
 80130bc:	0801442f 	.word	0x0801442f

080130c0 <__sfputc_r>:
 80130c0:	6893      	ldr	r3, [r2, #8]
 80130c2:	3b01      	subs	r3, #1
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	b410      	push	{r4}
 80130c8:	6093      	str	r3, [r2, #8]
 80130ca:	da08      	bge.n	80130de <__sfputc_r+0x1e>
 80130cc:	6994      	ldr	r4, [r2, #24]
 80130ce:	42a3      	cmp	r3, r4
 80130d0:	db01      	blt.n	80130d6 <__sfputc_r+0x16>
 80130d2:	290a      	cmp	r1, #10
 80130d4:	d103      	bne.n	80130de <__sfputc_r+0x1e>
 80130d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80130da:	f7fd bbb8 	b.w	801084e <__swbuf_r>
 80130de:	6813      	ldr	r3, [r2, #0]
 80130e0:	1c58      	adds	r0, r3, #1
 80130e2:	6010      	str	r0, [r2, #0]
 80130e4:	7019      	strb	r1, [r3, #0]
 80130e6:	4608      	mov	r0, r1
 80130e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80130ec:	4770      	bx	lr

080130ee <__sfputs_r>:
 80130ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80130f0:	4606      	mov	r6, r0
 80130f2:	460f      	mov	r7, r1
 80130f4:	4614      	mov	r4, r2
 80130f6:	18d5      	adds	r5, r2, r3
 80130f8:	42ac      	cmp	r4, r5
 80130fa:	d101      	bne.n	8013100 <__sfputs_r+0x12>
 80130fc:	2000      	movs	r0, #0
 80130fe:	e007      	b.n	8013110 <__sfputs_r+0x22>
 8013100:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013104:	463a      	mov	r2, r7
 8013106:	4630      	mov	r0, r6
 8013108:	f7ff ffda 	bl	80130c0 <__sfputc_r>
 801310c:	1c43      	adds	r3, r0, #1
 801310e:	d1f3      	bne.n	80130f8 <__sfputs_r+0xa>
 8013110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013114 <_vfiprintf_r>:
 8013114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013118:	460d      	mov	r5, r1
 801311a:	b09d      	sub	sp, #116	@ 0x74
 801311c:	4614      	mov	r4, r2
 801311e:	4698      	mov	r8, r3
 8013120:	4606      	mov	r6, r0
 8013122:	b118      	cbz	r0, 801312c <_vfiprintf_r+0x18>
 8013124:	6a03      	ldr	r3, [r0, #32]
 8013126:	b90b      	cbnz	r3, 801312c <_vfiprintf_r+0x18>
 8013128:	f7fd fa76 	bl	8010618 <__sinit>
 801312c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801312e:	07d9      	lsls	r1, r3, #31
 8013130:	d405      	bmi.n	801313e <_vfiprintf_r+0x2a>
 8013132:	89ab      	ldrh	r3, [r5, #12]
 8013134:	059a      	lsls	r2, r3, #22
 8013136:	d402      	bmi.n	801313e <_vfiprintf_r+0x2a>
 8013138:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801313a:	f7fd fd44 	bl	8010bc6 <__retarget_lock_acquire_recursive>
 801313e:	89ab      	ldrh	r3, [r5, #12]
 8013140:	071b      	lsls	r3, r3, #28
 8013142:	d501      	bpl.n	8013148 <_vfiprintf_r+0x34>
 8013144:	692b      	ldr	r3, [r5, #16]
 8013146:	b99b      	cbnz	r3, 8013170 <_vfiprintf_r+0x5c>
 8013148:	4629      	mov	r1, r5
 801314a:	4630      	mov	r0, r6
 801314c:	f7fd fbbe 	bl	80108cc <__swsetup_r>
 8013150:	b170      	cbz	r0, 8013170 <_vfiprintf_r+0x5c>
 8013152:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013154:	07dc      	lsls	r4, r3, #31
 8013156:	d504      	bpl.n	8013162 <_vfiprintf_r+0x4e>
 8013158:	f04f 30ff 	mov.w	r0, #4294967295
 801315c:	b01d      	add	sp, #116	@ 0x74
 801315e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013162:	89ab      	ldrh	r3, [r5, #12]
 8013164:	0598      	lsls	r0, r3, #22
 8013166:	d4f7      	bmi.n	8013158 <_vfiprintf_r+0x44>
 8013168:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801316a:	f7fd fd2d 	bl	8010bc8 <__retarget_lock_release_recursive>
 801316e:	e7f3      	b.n	8013158 <_vfiprintf_r+0x44>
 8013170:	2300      	movs	r3, #0
 8013172:	9309      	str	r3, [sp, #36]	@ 0x24
 8013174:	2320      	movs	r3, #32
 8013176:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801317a:	f8cd 800c 	str.w	r8, [sp, #12]
 801317e:	2330      	movs	r3, #48	@ 0x30
 8013180:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013330 <_vfiprintf_r+0x21c>
 8013184:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013188:	f04f 0901 	mov.w	r9, #1
 801318c:	4623      	mov	r3, r4
 801318e:	469a      	mov	sl, r3
 8013190:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013194:	b10a      	cbz	r2, 801319a <_vfiprintf_r+0x86>
 8013196:	2a25      	cmp	r2, #37	@ 0x25
 8013198:	d1f9      	bne.n	801318e <_vfiprintf_r+0x7a>
 801319a:	ebba 0b04 	subs.w	fp, sl, r4
 801319e:	d00b      	beq.n	80131b8 <_vfiprintf_r+0xa4>
 80131a0:	465b      	mov	r3, fp
 80131a2:	4622      	mov	r2, r4
 80131a4:	4629      	mov	r1, r5
 80131a6:	4630      	mov	r0, r6
 80131a8:	f7ff ffa1 	bl	80130ee <__sfputs_r>
 80131ac:	3001      	adds	r0, #1
 80131ae:	f000 80a7 	beq.w	8013300 <_vfiprintf_r+0x1ec>
 80131b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80131b4:	445a      	add	r2, fp
 80131b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80131b8:	f89a 3000 	ldrb.w	r3, [sl]
 80131bc:	2b00      	cmp	r3, #0
 80131be:	f000 809f 	beq.w	8013300 <_vfiprintf_r+0x1ec>
 80131c2:	2300      	movs	r3, #0
 80131c4:	f04f 32ff 	mov.w	r2, #4294967295
 80131c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80131cc:	f10a 0a01 	add.w	sl, sl, #1
 80131d0:	9304      	str	r3, [sp, #16]
 80131d2:	9307      	str	r3, [sp, #28]
 80131d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80131d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80131da:	4654      	mov	r4, sl
 80131dc:	2205      	movs	r2, #5
 80131de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80131e2:	4853      	ldr	r0, [pc, #332]	@ (8013330 <_vfiprintf_r+0x21c>)
 80131e4:	f7ed f884 	bl	80002f0 <memchr>
 80131e8:	9a04      	ldr	r2, [sp, #16]
 80131ea:	b9d8      	cbnz	r0, 8013224 <_vfiprintf_r+0x110>
 80131ec:	06d1      	lsls	r1, r2, #27
 80131ee:	bf44      	itt	mi
 80131f0:	2320      	movmi	r3, #32
 80131f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80131f6:	0713      	lsls	r3, r2, #28
 80131f8:	bf44      	itt	mi
 80131fa:	232b      	movmi	r3, #43	@ 0x2b
 80131fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013200:	f89a 3000 	ldrb.w	r3, [sl]
 8013204:	2b2a      	cmp	r3, #42	@ 0x2a
 8013206:	d015      	beq.n	8013234 <_vfiprintf_r+0x120>
 8013208:	9a07      	ldr	r2, [sp, #28]
 801320a:	4654      	mov	r4, sl
 801320c:	2000      	movs	r0, #0
 801320e:	f04f 0c0a 	mov.w	ip, #10
 8013212:	4621      	mov	r1, r4
 8013214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013218:	3b30      	subs	r3, #48	@ 0x30
 801321a:	2b09      	cmp	r3, #9
 801321c:	d94b      	bls.n	80132b6 <_vfiprintf_r+0x1a2>
 801321e:	b1b0      	cbz	r0, 801324e <_vfiprintf_r+0x13a>
 8013220:	9207      	str	r2, [sp, #28]
 8013222:	e014      	b.n	801324e <_vfiprintf_r+0x13a>
 8013224:	eba0 0308 	sub.w	r3, r0, r8
 8013228:	fa09 f303 	lsl.w	r3, r9, r3
 801322c:	4313      	orrs	r3, r2
 801322e:	9304      	str	r3, [sp, #16]
 8013230:	46a2      	mov	sl, r4
 8013232:	e7d2      	b.n	80131da <_vfiprintf_r+0xc6>
 8013234:	9b03      	ldr	r3, [sp, #12]
 8013236:	1d19      	adds	r1, r3, #4
 8013238:	681b      	ldr	r3, [r3, #0]
 801323a:	9103      	str	r1, [sp, #12]
 801323c:	2b00      	cmp	r3, #0
 801323e:	bfbb      	ittet	lt
 8013240:	425b      	neglt	r3, r3
 8013242:	f042 0202 	orrlt.w	r2, r2, #2
 8013246:	9307      	strge	r3, [sp, #28]
 8013248:	9307      	strlt	r3, [sp, #28]
 801324a:	bfb8      	it	lt
 801324c:	9204      	strlt	r2, [sp, #16]
 801324e:	7823      	ldrb	r3, [r4, #0]
 8013250:	2b2e      	cmp	r3, #46	@ 0x2e
 8013252:	d10a      	bne.n	801326a <_vfiprintf_r+0x156>
 8013254:	7863      	ldrb	r3, [r4, #1]
 8013256:	2b2a      	cmp	r3, #42	@ 0x2a
 8013258:	d132      	bne.n	80132c0 <_vfiprintf_r+0x1ac>
 801325a:	9b03      	ldr	r3, [sp, #12]
 801325c:	1d1a      	adds	r2, r3, #4
 801325e:	681b      	ldr	r3, [r3, #0]
 8013260:	9203      	str	r2, [sp, #12]
 8013262:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013266:	3402      	adds	r4, #2
 8013268:	9305      	str	r3, [sp, #20]
 801326a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013340 <_vfiprintf_r+0x22c>
 801326e:	7821      	ldrb	r1, [r4, #0]
 8013270:	2203      	movs	r2, #3
 8013272:	4650      	mov	r0, sl
 8013274:	f7ed f83c 	bl	80002f0 <memchr>
 8013278:	b138      	cbz	r0, 801328a <_vfiprintf_r+0x176>
 801327a:	9b04      	ldr	r3, [sp, #16]
 801327c:	eba0 000a 	sub.w	r0, r0, sl
 8013280:	2240      	movs	r2, #64	@ 0x40
 8013282:	4082      	lsls	r2, r0
 8013284:	4313      	orrs	r3, r2
 8013286:	3401      	adds	r4, #1
 8013288:	9304      	str	r3, [sp, #16]
 801328a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801328e:	4829      	ldr	r0, [pc, #164]	@ (8013334 <_vfiprintf_r+0x220>)
 8013290:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013294:	2206      	movs	r2, #6
 8013296:	f7ed f82b 	bl	80002f0 <memchr>
 801329a:	2800      	cmp	r0, #0
 801329c:	d03f      	beq.n	801331e <_vfiprintf_r+0x20a>
 801329e:	4b26      	ldr	r3, [pc, #152]	@ (8013338 <_vfiprintf_r+0x224>)
 80132a0:	bb1b      	cbnz	r3, 80132ea <_vfiprintf_r+0x1d6>
 80132a2:	9b03      	ldr	r3, [sp, #12]
 80132a4:	3307      	adds	r3, #7
 80132a6:	f023 0307 	bic.w	r3, r3, #7
 80132aa:	3308      	adds	r3, #8
 80132ac:	9303      	str	r3, [sp, #12]
 80132ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80132b0:	443b      	add	r3, r7
 80132b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80132b4:	e76a      	b.n	801318c <_vfiprintf_r+0x78>
 80132b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80132ba:	460c      	mov	r4, r1
 80132bc:	2001      	movs	r0, #1
 80132be:	e7a8      	b.n	8013212 <_vfiprintf_r+0xfe>
 80132c0:	2300      	movs	r3, #0
 80132c2:	3401      	adds	r4, #1
 80132c4:	9305      	str	r3, [sp, #20]
 80132c6:	4619      	mov	r1, r3
 80132c8:	f04f 0c0a 	mov.w	ip, #10
 80132cc:	4620      	mov	r0, r4
 80132ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80132d2:	3a30      	subs	r2, #48	@ 0x30
 80132d4:	2a09      	cmp	r2, #9
 80132d6:	d903      	bls.n	80132e0 <_vfiprintf_r+0x1cc>
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d0c6      	beq.n	801326a <_vfiprintf_r+0x156>
 80132dc:	9105      	str	r1, [sp, #20]
 80132de:	e7c4      	b.n	801326a <_vfiprintf_r+0x156>
 80132e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80132e4:	4604      	mov	r4, r0
 80132e6:	2301      	movs	r3, #1
 80132e8:	e7f0      	b.n	80132cc <_vfiprintf_r+0x1b8>
 80132ea:	ab03      	add	r3, sp, #12
 80132ec:	9300      	str	r3, [sp, #0]
 80132ee:	462a      	mov	r2, r5
 80132f0:	4b12      	ldr	r3, [pc, #72]	@ (801333c <_vfiprintf_r+0x228>)
 80132f2:	a904      	add	r1, sp, #16
 80132f4:	4630      	mov	r0, r6
 80132f6:	f7fc fb4f 	bl	800f998 <_printf_float>
 80132fa:	4607      	mov	r7, r0
 80132fc:	1c78      	adds	r0, r7, #1
 80132fe:	d1d6      	bne.n	80132ae <_vfiprintf_r+0x19a>
 8013300:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013302:	07d9      	lsls	r1, r3, #31
 8013304:	d405      	bmi.n	8013312 <_vfiprintf_r+0x1fe>
 8013306:	89ab      	ldrh	r3, [r5, #12]
 8013308:	059a      	lsls	r2, r3, #22
 801330a:	d402      	bmi.n	8013312 <_vfiprintf_r+0x1fe>
 801330c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801330e:	f7fd fc5b 	bl	8010bc8 <__retarget_lock_release_recursive>
 8013312:	89ab      	ldrh	r3, [r5, #12]
 8013314:	065b      	lsls	r3, r3, #25
 8013316:	f53f af1f 	bmi.w	8013158 <_vfiprintf_r+0x44>
 801331a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801331c:	e71e      	b.n	801315c <_vfiprintf_r+0x48>
 801331e:	ab03      	add	r3, sp, #12
 8013320:	9300      	str	r3, [sp, #0]
 8013322:	462a      	mov	r2, r5
 8013324:	4b05      	ldr	r3, [pc, #20]	@ (801333c <_vfiprintf_r+0x228>)
 8013326:	a904      	add	r1, sp, #16
 8013328:	4630      	mov	r0, r6
 801332a:	f7fc fdbd 	bl	800fea8 <_printf_i>
 801332e:	e7e4      	b.n	80132fa <_vfiprintf_r+0x1e6>
 8013330:	08014429 	.word	0x08014429
 8013334:	08014433 	.word	0x08014433
 8013338:	0800f999 	.word	0x0800f999
 801333c:	080130ef 	.word	0x080130ef
 8013340:	0801442f 	.word	0x0801442f

08013344 <__sflush_r>:
 8013344:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801334c:	0716      	lsls	r6, r2, #28
 801334e:	4605      	mov	r5, r0
 8013350:	460c      	mov	r4, r1
 8013352:	d454      	bmi.n	80133fe <__sflush_r+0xba>
 8013354:	684b      	ldr	r3, [r1, #4]
 8013356:	2b00      	cmp	r3, #0
 8013358:	dc02      	bgt.n	8013360 <__sflush_r+0x1c>
 801335a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801335c:	2b00      	cmp	r3, #0
 801335e:	dd48      	ble.n	80133f2 <__sflush_r+0xae>
 8013360:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013362:	2e00      	cmp	r6, #0
 8013364:	d045      	beq.n	80133f2 <__sflush_r+0xae>
 8013366:	2300      	movs	r3, #0
 8013368:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801336c:	682f      	ldr	r7, [r5, #0]
 801336e:	6a21      	ldr	r1, [r4, #32]
 8013370:	602b      	str	r3, [r5, #0]
 8013372:	d030      	beq.n	80133d6 <__sflush_r+0x92>
 8013374:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013376:	89a3      	ldrh	r3, [r4, #12]
 8013378:	0759      	lsls	r1, r3, #29
 801337a:	d505      	bpl.n	8013388 <__sflush_r+0x44>
 801337c:	6863      	ldr	r3, [r4, #4]
 801337e:	1ad2      	subs	r2, r2, r3
 8013380:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013382:	b10b      	cbz	r3, 8013388 <__sflush_r+0x44>
 8013384:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013386:	1ad2      	subs	r2, r2, r3
 8013388:	2300      	movs	r3, #0
 801338a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801338c:	6a21      	ldr	r1, [r4, #32]
 801338e:	4628      	mov	r0, r5
 8013390:	47b0      	blx	r6
 8013392:	1c43      	adds	r3, r0, #1
 8013394:	89a3      	ldrh	r3, [r4, #12]
 8013396:	d106      	bne.n	80133a6 <__sflush_r+0x62>
 8013398:	6829      	ldr	r1, [r5, #0]
 801339a:	291d      	cmp	r1, #29
 801339c:	d82b      	bhi.n	80133f6 <__sflush_r+0xb2>
 801339e:	4a2a      	ldr	r2, [pc, #168]	@ (8013448 <__sflush_r+0x104>)
 80133a0:	410a      	asrs	r2, r1
 80133a2:	07d6      	lsls	r6, r2, #31
 80133a4:	d427      	bmi.n	80133f6 <__sflush_r+0xb2>
 80133a6:	2200      	movs	r2, #0
 80133a8:	6062      	str	r2, [r4, #4]
 80133aa:	04d9      	lsls	r1, r3, #19
 80133ac:	6922      	ldr	r2, [r4, #16]
 80133ae:	6022      	str	r2, [r4, #0]
 80133b0:	d504      	bpl.n	80133bc <__sflush_r+0x78>
 80133b2:	1c42      	adds	r2, r0, #1
 80133b4:	d101      	bne.n	80133ba <__sflush_r+0x76>
 80133b6:	682b      	ldr	r3, [r5, #0]
 80133b8:	b903      	cbnz	r3, 80133bc <__sflush_r+0x78>
 80133ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80133bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80133be:	602f      	str	r7, [r5, #0]
 80133c0:	b1b9      	cbz	r1, 80133f2 <__sflush_r+0xae>
 80133c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80133c6:	4299      	cmp	r1, r3
 80133c8:	d002      	beq.n	80133d0 <__sflush_r+0x8c>
 80133ca:	4628      	mov	r0, r5
 80133cc:	f7fe f9f2 	bl	80117b4 <_free_r>
 80133d0:	2300      	movs	r3, #0
 80133d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80133d4:	e00d      	b.n	80133f2 <__sflush_r+0xae>
 80133d6:	2301      	movs	r3, #1
 80133d8:	4628      	mov	r0, r5
 80133da:	47b0      	blx	r6
 80133dc:	4602      	mov	r2, r0
 80133de:	1c50      	adds	r0, r2, #1
 80133e0:	d1c9      	bne.n	8013376 <__sflush_r+0x32>
 80133e2:	682b      	ldr	r3, [r5, #0]
 80133e4:	2b00      	cmp	r3, #0
 80133e6:	d0c6      	beq.n	8013376 <__sflush_r+0x32>
 80133e8:	2b1d      	cmp	r3, #29
 80133ea:	d001      	beq.n	80133f0 <__sflush_r+0xac>
 80133ec:	2b16      	cmp	r3, #22
 80133ee:	d11e      	bne.n	801342e <__sflush_r+0xea>
 80133f0:	602f      	str	r7, [r5, #0]
 80133f2:	2000      	movs	r0, #0
 80133f4:	e022      	b.n	801343c <__sflush_r+0xf8>
 80133f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80133fa:	b21b      	sxth	r3, r3
 80133fc:	e01b      	b.n	8013436 <__sflush_r+0xf2>
 80133fe:	690f      	ldr	r7, [r1, #16]
 8013400:	2f00      	cmp	r7, #0
 8013402:	d0f6      	beq.n	80133f2 <__sflush_r+0xae>
 8013404:	0793      	lsls	r3, r2, #30
 8013406:	680e      	ldr	r6, [r1, #0]
 8013408:	bf08      	it	eq
 801340a:	694b      	ldreq	r3, [r1, #20]
 801340c:	600f      	str	r7, [r1, #0]
 801340e:	bf18      	it	ne
 8013410:	2300      	movne	r3, #0
 8013412:	eba6 0807 	sub.w	r8, r6, r7
 8013416:	608b      	str	r3, [r1, #8]
 8013418:	f1b8 0f00 	cmp.w	r8, #0
 801341c:	dde9      	ble.n	80133f2 <__sflush_r+0xae>
 801341e:	6a21      	ldr	r1, [r4, #32]
 8013420:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013422:	4643      	mov	r3, r8
 8013424:	463a      	mov	r2, r7
 8013426:	4628      	mov	r0, r5
 8013428:	47b0      	blx	r6
 801342a:	2800      	cmp	r0, #0
 801342c:	dc08      	bgt.n	8013440 <__sflush_r+0xfc>
 801342e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013432:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013436:	81a3      	strh	r3, [r4, #12]
 8013438:	f04f 30ff 	mov.w	r0, #4294967295
 801343c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013440:	4407      	add	r7, r0
 8013442:	eba8 0800 	sub.w	r8, r8, r0
 8013446:	e7e7      	b.n	8013418 <__sflush_r+0xd4>
 8013448:	dfbffffe 	.word	0xdfbffffe

0801344c <_fflush_r>:
 801344c:	b538      	push	{r3, r4, r5, lr}
 801344e:	690b      	ldr	r3, [r1, #16]
 8013450:	4605      	mov	r5, r0
 8013452:	460c      	mov	r4, r1
 8013454:	b913      	cbnz	r3, 801345c <_fflush_r+0x10>
 8013456:	2500      	movs	r5, #0
 8013458:	4628      	mov	r0, r5
 801345a:	bd38      	pop	{r3, r4, r5, pc}
 801345c:	b118      	cbz	r0, 8013466 <_fflush_r+0x1a>
 801345e:	6a03      	ldr	r3, [r0, #32]
 8013460:	b90b      	cbnz	r3, 8013466 <_fflush_r+0x1a>
 8013462:	f7fd f8d9 	bl	8010618 <__sinit>
 8013466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801346a:	2b00      	cmp	r3, #0
 801346c:	d0f3      	beq.n	8013456 <_fflush_r+0xa>
 801346e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013470:	07d0      	lsls	r0, r2, #31
 8013472:	d404      	bmi.n	801347e <_fflush_r+0x32>
 8013474:	0599      	lsls	r1, r3, #22
 8013476:	d402      	bmi.n	801347e <_fflush_r+0x32>
 8013478:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801347a:	f7fd fba4 	bl	8010bc6 <__retarget_lock_acquire_recursive>
 801347e:	4628      	mov	r0, r5
 8013480:	4621      	mov	r1, r4
 8013482:	f7ff ff5f 	bl	8013344 <__sflush_r>
 8013486:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013488:	07da      	lsls	r2, r3, #31
 801348a:	4605      	mov	r5, r0
 801348c:	d4e4      	bmi.n	8013458 <_fflush_r+0xc>
 801348e:	89a3      	ldrh	r3, [r4, #12]
 8013490:	059b      	lsls	r3, r3, #22
 8013492:	d4e1      	bmi.n	8013458 <_fflush_r+0xc>
 8013494:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013496:	f7fd fb97 	bl	8010bc8 <__retarget_lock_release_recursive>
 801349a:	e7dd      	b.n	8013458 <_fflush_r+0xc>

0801349c <__swhatbuf_r>:
 801349c:	b570      	push	{r4, r5, r6, lr}
 801349e:	460c      	mov	r4, r1
 80134a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80134a4:	2900      	cmp	r1, #0
 80134a6:	b096      	sub	sp, #88	@ 0x58
 80134a8:	4615      	mov	r5, r2
 80134aa:	461e      	mov	r6, r3
 80134ac:	da0d      	bge.n	80134ca <__swhatbuf_r+0x2e>
 80134ae:	89a3      	ldrh	r3, [r4, #12]
 80134b0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80134b4:	f04f 0100 	mov.w	r1, #0
 80134b8:	bf14      	ite	ne
 80134ba:	2340      	movne	r3, #64	@ 0x40
 80134bc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80134c0:	2000      	movs	r0, #0
 80134c2:	6031      	str	r1, [r6, #0]
 80134c4:	602b      	str	r3, [r5, #0]
 80134c6:	b016      	add	sp, #88	@ 0x58
 80134c8:	bd70      	pop	{r4, r5, r6, pc}
 80134ca:	466a      	mov	r2, sp
 80134cc:	f000 f874 	bl	80135b8 <_fstat_r>
 80134d0:	2800      	cmp	r0, #0
 80134d2:	dbec      	blt.n	80134ae <__swhatbuf_r+0x12>
 80134d4:	9901      	ldr	r1, [sp, #4]
 80134d6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80134da:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80134de:	4259      	negs	r1, r3
 80134e0:	4159      	adcs	r1, r3
 80134e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80134e6:	e7eb      	b.n	80134c0 <__swhatbuf_r+0x24>

080134e8 <__smakebuf_r>:
 80134e8:	898b      	ldrh	r3, [r1, #12]
 80134ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80134ec:	079d      	lsls	r5, r3, #30
 80134ee:	4606      	mov	r6, r0
 80134f0:	460c      	mov	r4, r1
 80134f2:	d507      	bpl.n	8013504 <__smakebuf_r+0x1c>
 80134f4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80134f8:	6023      	str	r3, [r4, #0]
 80134fa:	6123      	str	r3, [r4, #16]
 80134fc:	2301      	movs	r3, #1
 80134fe:	6163      	str	r3, [r4, #20]
 8013500:	b003      	add	sp, #12
 8013502:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013504:	ab01      	add	r3, sp, #4
 8013506:	466a      	mov	r2, sp
 8013508:	f7ff ffc8 	bl	801349c <__swhatbuf_r>
 801350c:	9f00      	ldr	r7, [sp, #0]
 801350e:	4605      	mov	r5, r0
 8013510:	4639      	mov	r1, r7
 8013512:	4630      	mov	r0, r6
 8013514:	f7fc f926 	bl	800f764 <_malloc_r>
 8013518:	b948      	cbnz	r0, 801352e <__smakebuf_r+0x46>
 801351a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801351e:	059a      	lsls	r2, r3, #22
 8013520:	d4ee      	bmi.n	8013500 <__smakebuf_r+0x18>
 8013522:	f023 0303 	bic.w	r3, r3, #3
 8013526:	f043 0302 	orr.w	r3, r3, #2
 801352a:	81a3      	strh	r3, [r4, #12]
 801352c:	e7e2      	b.n	80134f4 <__smakebuf_r+0xc>
 801352e:	89a3      	ldrh	r3, [r4, #12]
 8013530:	6020      	str	r0, [r4, #0]
 8013532:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013536:	81a3      	strh	r3, [r4, #12]
 8013538:	9b01      	ldr	r3, [sp, #4]
 801353a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801353e:	b15b      	cbz	r3, 8013558 <__smakebuf_r+0x70>
 8013540:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013544:	4630      	mov	r0, r6
 8013546:	f000 f849 	bl	80135dc <_isatty_r>
 801354a:	b128      	cbz	r0, 8013558 <__smakebuf_r+0x70>
 801354c:	89a3      	ldrh	r3, [r4, #12]
 801354e:	f023 0303 	bic.w	r3, r3, #3
 8013552:	f043 0301 	orr.w	r3, r3, #1
 8013556:	81a3      	strh	r3, [r4, #12]
 8013558:	89a3      	ldrh	r3, [r4, #12]
 801355a:	431d      	orrs	r5, r3
 801355c:	81a5      	strh	r5, [r4, #12]
 801355e:	e7cf      	b.n	8013500 <__smakebuf_r+0x18>

08013560 <memmove>:
 8013560:	4288      	cmp	r0, r1
 8013562:	b510      	push	{r4, lr}
 8013564:	eb01 0402 	add.w	r4, r1, r2
 8013568:	d902      	bls.n	8013570 <memmove+0x10>
 801356a:	4284      	cmp	r4, r0
 801356c:	4623      	mov	r3, r4
 801356e:	d807      	bhi.n	8013580 <memmove+0x20>
 8013570:	1e43      	subs	r3, r0, #1
 8013572:	42a1      	cmp	r1, r4
 8013574:	d008      	beq.n	8013588 <memmove+0x28>
 8013576:	f811 2b01 	ldrb.w	r2, [r1], #1
 801357a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801357e:	e7f8      	b.n	8013572 <memmove+0x12>
 8013580:	4402      	add	r2, r0
 8013582:	4601      	mov	r1, r0
 8013584:	428a      	cmp	r2, r1
 8013586:	d100      	bne.n	801358a <memmove+0x2a>
 8013588:	bd10      	pop	{r4, pc}
 801358a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801358e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013592:	e7f7      	b.n	8013584 <memmove+0x24>

08013594 <strncmp>:
 8013594:	b510      	push	{r4, lr}
 8013596:	b16a      	cbz	r2, 80135b4 <strncmp+0x20>
 8013598:	3901      	subs	r1, #1
 801359a:	1884      	adds	r4, r0, r2
 801359c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80135a0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80135a4:	429a      	cmp	r2, r3
 80135a6:	d103      	bne.n	80135b0 <strncmp+0x1c>
 80135a8:	42a0      	cmp	r0, r4
 80135aa:	d001      	beq.n	80135b0 <strncmp+0x1c>
 80135ac:	2a00      	cmp	r2, #0
 80135ae:	d1f5      	bne.n	801359c <strncmp+0x8>
 80135b0:	1ad0      	subs	r0, r2, r3
 80135b2:	bd10      	pop	{r4, pc}
 80135b4:	4610      	mov	r0, r2
 80135b6:	e7fc      	b.n	80135b2 <strncmp+0x1e>

080135b8 <_fstat_r>:
 80135b8:	b538      	push	{r3, r4, r5, lr}
 80135ba:	4d07      	ldr	r5, [pc, #28]	@ (80135d8 <_fstat_r+0x20>)
 80135bc:	2300      	movs	r3, #0
 80135be:	4604      	mov	r4, r0
 80135c0:	4608      	mov	r0, r1
 80135c2:	4611      	mov	r1, r2
 80135c4:	602b      	str	r3, [r5, #0]
 80135c6:	f7ee f863 	bl	8001690 <_fstat>
 80135ca:	1c43      	adds	r3, r0, #1
 80135cc:	d102      	bne.n	80135d4 <_fstat_r+0x1c>
 80135ce:	682b      	ldr	r3, [r5, #0]
 80135d0:	b103      	cbz	r3, 80135d4 <_fstat_r+0x1c>
 80135d2:	6023      	str	r3, [r4, #0]
 80135d4:	bd38      	pop	{r3, r4, r5, pc}
 80135d6:	bf00      	nop
 80135d8:	24004f78 	.word	0x24004f78

080135dc <_isatty_r>:
 80135dc:	b538      	push	{r3, r4, r5, lr}
 80135de:	4d06      	ldr	r5, [pc, #24]	@ (80135f8 <_isatty_r+0x1c>)
 80135e0:	2300      	movs	r3, #0
 80135e2:	4604      	mov	r4, r0
 80135e4:	4608      	mov	r0, r1
 80135e6:	602b      	str	r3, [r5, #0]
 80135e8:	f7ee f862 	bl	80016b0 <_isatty>
 80135ec:	1c43      	adds	r3, r0, #1
 80135ee:	d102      	bne.n	80135f6 <_isatty_r+0x1a>
 80135f0:	682b      	ldr	r3, [r5, #0]
 80135f2:	b103      	cbz	r3, 80135f6 <_isatty_r+0x1a>
 80135f4:	6023      	str	r3, [r4, #0]
 80135f6:	bd38      	pop	{r3, r4, r5, pc}
 80135f8:	24004f78 	.word	0x24004f78
 80135fc:	00000000 	.word	0x00000000

08013600 <nan>:
 8013600:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8013608 <nan+0x8>
 8013604:	4770      	bx	lr
 8013606:	bf00      	nop
 8013608:	00000000 	.word	0x00000000
 801360c:	7ff80000 	.word	0x7ff80000

08013610 <_calloc_r>:
 8013610:	b570      	push	{r4, r5, r6, lr}
 8013612:	fba1 5402 	umull	r5, r4, r1, r2
 8013616:	b93c      	cbnz	r4, 8013628 <_calloc_r+0x18>
 8013618:	4629      	mov	r1, r5
 801361a:	f7fc f8a3 	bl	800f764 <_malloc_r>
 801361e:	4606      	mov	r6, r0
 8013620:	b928      	cbnz	r0, 801362e <_calloc_r+0x1e>
 8013622:	2600      	movs	r6, #0
 8013624:	4630      	mov	r0, r6
 8013626:	bd70      	pop	{r4, r5, r6, pc}
 8013628:	220c      	movs	r2, #12
 801362a:	6002      	str	r2, [r0, #0]
 801362c:	e7f9      	b.n	8013622 <_calloc_r+0x12>
 801362e:	462a      	mov	r2, r5
 8013630:	4621      	mov	r1, r4
 8013632:	f7fd f9a1 	bl	8010978 <memset>
 8013636:	e7f5      	b.n	8013624 <_calloc_r+0x14>

08013638 <rshift>:
 8013638:	6903      	ldr	r3, [r0, #16]
 801363a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801363e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013642:	ea4f 1261 	mov.w	r2, r1, asr #5
 8013646:	f100 0414 	add.w	r4, r0, #20
 801364a:	dd45      	ble.n	80136d8 <rshift+0xa0>
 801364c:	f011 011f 	ands.w	r1, r1, #31
 8013650:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8013654:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8013658:	d10c      	bne.n	8013674 <rshift+0x3c>
 801365a:	f100 0710 	add.w	r7, r0, #16
 801365e:	4629      	mov	r1, r5
 8013660:	42b1      	cmp	r1, r6
 8013662:	d334      	bcc.n	80136ce <rshift+0x96>
 8013664:	1a9b      	subs	r3, r3, r2
 8013666:	009b      	lsls	r3, r3, #2
 8013668:	1eea      	subs	r2, r5, #3
 801366a:	4296      	cmp	r6, r2
 801366c:	bf38      	it	cc
 801366e:	2300      	movcc	r3, #0
 8013670:	4423      	add	r3, r4
 8013672:	e015      	b.n	80136a0 <rshift+0x68>
 8013674:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8013678:	f1c1 0820 	rsb	r8, r1, #32
 801367c:	40cf      	lsrs	r7, r1
 801367e:	f105 0e04 	add.w	lr, r5, #4
 8013682:	46a1      	mov	r9, r4
 8013684:	4576      	cmp	r6, lr
 8013686:	46f4      	mov	ip, lr
 8013688:	d815      	bhi.n	80136b6 <rshift+0x7e>
 801368a:	1a9a      	subs	r2, r3, r2
 801368c:	0092      	lsls	r2, r2, #2
 801368e:	3a04      	subs	r2, #4
 8013690:	3501      	adds	r5, #1
 8013692:	42ae      	cmp	r6, r5
 8013694:	bf38      	it	cc
 8013696:	2200      	movcc	r2, #0
 8013698:	18a3      	adds	r3, r4, r2
 801369a:	50a7      	str	r7, [r4, r2]
 801369c:	b107      	cbz	r7, 80136a0 <rshift+0x68>
 801369e:	3304      	adds	r3, #4
 80136a0:	1b1a      	subs	r2, r3, r4
 80136a2:	42a3      	cmp	r3, r4
 80136a4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80136a8:	bf08      	it	eq
 80136aa:	2300      	moveq	r3, #0
 80136ac:	6102      	str	r2, [r0, #16]
 80136ae:	bf08      	it	eq
 80136b0:	6143      	streq	r3, [r0, #20]
 80136b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80136b6:	f8dc c000 	ldr.w	ip, [ip]
 80136ba:	fa0c fc08 	lsl.w	ip, ip, r8
 80136be:	ea4c 0707 	orr.w	r7, ip, r7
 80136c2:	f849 7b04 	str.w	r7, [r9], #4
 80136c6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80136ca:	40cf      	lsrs	r7, r1
 80136cc:	e7da      	b.n	8013684 <rshift+0x4c>
 80136ce:	f851 cb04 	ldr.w	ip, [r1], #4
 80136d2:	f847 cf04 	str.w	ip, [r7, #4]!
 80136d6:	e7c3      	b.n	8013660 <rshift+0x28>
 80136d8:	4623      	mov	r3, r4
 80136da:	e7e1      	b.n	80136a0 <rshift+0x68>

080136dc <__hexdig_fun>:
 80136dc:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80136e0:	2b09      	cmp	r3, #9
 80136e2:	d802      	bhi.n	80136ea <__hexdig_fun+0xe>
 80136e4:	3820      	subs	r0, #32
 80136e6:	b2c0      	uxtb	r0, r0
 80136e8:	4770      	bx	lr
 80136ea:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80136ee:	2b05      	cmp	r3, #5
 80136f0:	d801      	bhi.n	80136f6 <__hexdig_fun+0x1a>
 80136f2:	3847      	subs	r0, #71	@ 0x47
 80136f4:	e7f7      	b.n	80136e6 <__hexdig_fun+0xa>
 80136f6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80136fa:	2b05      	cmp	r3, #5
 80136fc:	d801      	bhi.n	8013702 <__hexdig_fun+0x26>
 80136fe:	3827      	subs	r0, #39	@ 0x27
 8013700:	e7f1      	b.n	80136e6 <__hexdig_fun+0xa>
 8013702:	2000      	movs	r0, #0
 8013704:	4770      	bx	lr
	...

08013708 <__gethex>:
 8013708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801370c:	b085      	sub	sp, #20
 801370e:	468a      	mov	sl, r1
 8013710:	9302      	str	r3, [sp, #8]
 8013712:	680b      	ldr	r3, [r1, #0]
 8013714:	9001      	str	r0, [sp, #4]
 8013716:	4690      	mov	r8, r2
 8013718:	1c9c      	adds	r4, r3, #2
 801371a:	46a1      	mov	r9, r4
 801371c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8013720:	2830      	cmp	r0, #48	@ 0x30
 8013722:	d0fa      	beq.n	801371a <__gethex+0x12>
 8013724:	eba9 0303 	sub.w	r3, r9, r3
 8013728:	f1a3 0b02 	sub.w	fp, r3, #2
 801372c:	f7ff ffd6 	bl	80136dc <__hexdig_fun>
 8013730:	4605      	mov	r5, r0
 8013732:	2800      	cmp	r0, #0
 8013734:	d168      	bne.n	8013808 <__gethex+0x100>
 8013736:	49a0      	ldr	r1, [pc, #640]	@ (80139b8 <__gethex+0x2b0>)
 8013738:	2201      	movs	r2, #1
 801373a:	4648      	mov	r0, r9
 801373c:	f7ff ff2a 	bl	8013594 <strncmp>
 8013740:	4607      	mov	r7, r0
 8013742:	2800      	cmp	r0, #0
 8013744:	d167      	bne.n	8013816 <__gethex+0x10e>
 8013746:	f899 0001 	ldrb.w	r0, [r9, #1]
 801374a:	4626      	mov	r6, r4
 801374c:	f7ff ffc6 	bl	80136dc <__hexdig_fun>
 8013750:	2800      	cmp	r0, #0
 8013752:	d062      	beq.n	801381a <__gethex+0x112>
 8013754:	4623      	mov	r3, r4
 8013756:	7818      	ldrb	r0, [r3, #0]
 8013758:	2830      	cmp	r0, #48	@ 0x30
 801375a:	4699      	mov	r9, r3
 801375c:	f103 0301 	add.w	r3, r3, #1
 8013760:	d0f9      	beq.n	8013756 <__gethex+0x4e>
 8013762:	f7ff ffbb 	bl	80136dc <__hexdig_fun>
 8013766:	fab0 f580 	clz	r5, r0
 801376a:	096d      	lsrs	r5, r5, #5
 801376c:	f04f 0b01 	mov.w	fp, #1
 8013770:	464a      	mov	r2, r9
 8013772:	4616      	mov	r6, r2
 8013774:	3201      	adds	r2, #1
 8013776:	7830      	ldrb	r0, [r6, #0]
 8013778:	f7ff ffb0 	bl	80136dc <__hexdig_fun>
 801377c:	2800      	cmp	r0, #0
 801377e:	d1f8      	bne.n	8013772 <__gethex+0x6a>
 8013780:	498d      	ldr	r1, [pc, #564]	@ (80139b8 <__gethex+0x2b0>)
 8013782:	2201      	movs	r2, #1
 8013784:	4630      	mov	r0, r6
 8013786:	f7ff ff05 	bl	8013594 <strncmp>
 801378a:	2800      	cmp	r0, #0
 801378c:	d13f      	bne.n	801380e <__gethex+0x106>
 801378e:	b944      	cbnz	r4, 80137a2 <__gethex+0x9a>
 8013790:	1c74      	adds	r4, r6, #1
 8013792:	4622      	mov	r2, r4
 8013794:	4616      	mov	r6, r2
 8013796:	3201      	adds	r2, #1
 8013798:	7830      	ldrb	r0, [r6, #0]
 801379a:	f7ff ff9f 	bl	80136dc <__hexdig_fun>
 801379e:	2800      	cmp	r0, #0
 80137a0:	d1f8      	bne.n	8013794 <__gethex+0x8c>
 80137a2:	1ba4      	subs	r4, r4, r6
 80137a4:	00a7      	lsls	r7, r4, #2
 80137a6:	7833      	ldrb	r3, [r6, #0]
 80137a8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80137ac:	2b50      	cmp	r3, #80	@ 0x50
 80137ae:	d13e      	bne.n	801382e <__gethex+0x126>
 80137b0:	7873      	ldrb	r3, [r6, #1]
 80137b2:	2b2b      	cmp	r3, #43	@ 0x2b
 80137b4:	d033      	beq.n	801381e <__gethex+0x116>
 80137b6:	2b2d      	cmp	r3, #45	@ 0x2d
 80137b8:	d034      	beq.n	8013824 <__gethex+0x11c>
 80137ba:	1c71      	adds	r1, r6, #1
 80137bc:	2400      	movs	r4, #0
 80137be:	7808      	ldrb	r0, [r1, #0]
 80137c0:	f7ff ff8c 	bl	80136dc <__hexdig_fun>
 80137c4:	1e43      	subs	r3, r0, #1
 80137c6:	b2db      	uxtb	r3, r3
 80137c8:	2b18      	cmp	r3, #24
 80137ca:	d830      	bhi.n	801382e <__gethex+0x126>
 80137cc:	f1a0 0210 	sub.w	r2, r0, #16
 80137d0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80137d4:	f7ff ff82 	bl	80136dc <__hexdig_fun>
 80137d8:	f100 3cff 	add.w	ip, r0, #4294967295
 80137dc:	fa5f fc8c 	uxtb.w	ip, ip
 80137e0:	f1bc 0f18 	cmp.w	ip, #24
 80137e4:	f04f 030a 	mov.w	r3, #10
 80137e8:	d91e      	bls.n	8013828 <__gethex+0x120>
 80137ea:	b104      	cbz	r4, 80137ee <__gethex+0xe6>
 80137ec:	4252      	negs	r2, r2
 80137ee:	4417      	add	r7, r2
 80137f0:	f8ca 1000 	str.w	r1, [sl]
 80137f4:	b1ed      	cbz	r5, 8013832 <__gethex+0x12a>
 80137f6:	f1bb 0f00 	cmp.w	fp, #0
 80137fa:	bf0c      	ite	eq
 80137fc:	2506      	moveq	r5, #6
 80137fe:	2500      	movne	r5, #0
 8013800:	4628      	mov	r0, r5
 8013802:	b005      	add	sp, #20
 8013804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013808:	2500      	movs	r5, #0
 801380a:	462c      	mov	r4, r5
 801380c:	e7b0      	b.n	8013770 <__gethex+0x68>
 801380e:	2c00      	cmp	r4, #0
 8013810:	d1c7      	bne.n	80137a2 <__gethex+0x9a>
 8013812:	4627      	mov	r7, r4
 8013814:	e7c7      	b.n	80137a6 <__gethex+0x9e>
 8013816:	464e      	mov	r6, r9
 8013818:	462f      	mov	r7, r5
 801381a:	2501      	movs	r5, #1
 801381c:	e7c3      	b.n	80137a6 <__gethex+0x9e>
 801381e:	2400      	movs	r4, #0
 8013820:	1cb1      	adds	r1, r6, #2
 8013822:	e7cc      	b.n	80137be <__gethex+0xb6>
 8013824:	2401      	movs	r4, #1
 8013826:	e7fb      	b.n	8013820 <__gethex+0x118>
 8013828:	fb03 0002 	mla	r0, r3, r2, r0
 801382c:	e7ce      	b.n	80137cc <__gethex+0xc4>
 801382e:	4631      	mov	r1, r6
 8013830:	e7de      	b.n	80137f0 <__gethex+0xe8>
 8013832:	eba6 0309 	sub.w	r3, r6, r9
 8013836:	3b01      	subs	r3, #1
 8013838:	4629      	mov	r1, r5
 801383a:	2b07      	cmp	r3, #7
 801383c:	dc0a      	bgt.n	8013854 <__gethex+0x14c>
 801383e:	9801      	ldr	r0, [sp, #4]
 8013840:	f7fe f802 	bl	8011848 <_Balloc>
 8013844:	4604      	mov	r4, r0
 8013846:	b940      	cbnz	r0, 801385a <__gethex+0x152>
 8013848:	4b5c      	ldr	r3, [pc, #368]	@ (80139bc <__gethex+0x2b4>)
 801384a:	4602      	mov	r2, r0
 801384c:	21e4      	movs	r1, #228	@ 0xe4
 801384e:	485c      	ldr	r0, [pc, #368]	@ (80139c0 <__gethex+0x2b8>)
 8013850:	f7fb ff38 	bl	800f6c4 <__assert_func>
 8013854:	3101      	adds	r1, #1
 8013856:	105b      	asrs	r3, r3, #1
 8013858:	e7ef      	b.n	801383a <__gethex+0x132>
 801385a:	f100 0a14 	add.w	sl, r0, #20
 801385e:	2300      	movs	r3, #0
 8013860:	4655      	mov	r5, sl
 8013862:	469b      	mov	fp, r3
 8013864:	45b1      	cmp	r9, r6
 8013866:	d337      	bcc.n	80138d8 <__gethex+0x1d0>
 8013868:	f845 bb04 	str.w	fp, [r5], #4
 801386c:	eba5 050a 	sub.w	r5, r5, sl
 8013870:	10ad      	asrs	r5, r5, #2
 8013872:	6125      	str	r5, [r4, #16]
 8013874:	4658      	mov	r0, fp
 8013876:	f7fe f8d9 	bl	8011a2c <__hi0bits>
 801387a:	016d      	lsls	r5, r5, #5
 801387c:	f8d8 6000 	ldr.w	r6, [r8]
 8013880:	1a2d      	subs	r5, r5, r0
 8013882:	42b5      	cmp	r5, r6
 8013884:	dd54      	ble.n	8013930 <__gethex+0x228>
 8013886:	1bad      	subs	r5, r5, r6
 8013888:	4629      	mov	r1, r5
 801388a:	4620      	mov	r0, r4
 801388c:	f7fe fc6a 	bl	8012164 <__any_on>
 8013890:	4681      	mov	r9, r0
 8013892:	b178      	cbz	r0, 80138b4 <__gethex+0x1ac>
 8013894:	1e6b      	subs	r3, r5, #1
 8013896:	1159      	asrs	r1, r3, #5
 8013898:	f003 021f 	and.w	r2, r3, #31
 801389c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80138a0:	f04f 0901 	mov.w	r9, #1
 80138a4:	fa09 f202 	lsl.w	r2, r9, r2
 80138a8:	420a      	tst	r2, r1
 80138aa:	d003      	beq.n	80138b4 <__gethex+0x1ac>
 80138ac:	454b      	cmp	r3, r9
 80138ae:	dc36      	bgt.n	801391e <__gethex+0x216>
 80138b0:	f04f 0902 	mov.w	r9, #2
 80138b4:	4629      	mov	r1, r5
 80138b6:	4620      	mov	r0, r4
 80138b8:	f7ff febe 	bl	8013638 <rshift>
 80138bc:	442f      	add	r7, r5
 80138be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80138c2:	42bb      	cmp	r3, r7
 80138c4:	da42      	bge.n	801394c <__gethex+0x244>
 80138c6:	9801      	ldr	r0, [sp, #4]
 80138c8:	4621      	mov	r1, r4
 80138ca:	f7fd fffd 	bl	80118c8 <_Bfree>
 80138ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80138d0:	2300      	movs	r3, #0
 80138d2:	6013      	str	r3, [r2, #0]
 80138d4:	25a3      	movs	r5, #163	@ 0xa3
 80138d6:	e793      	b.n	8013800 <__gethex+0xf8>
 80138d8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80138dc:	2a2e      	cmp	r2, #46	@ 0x2e
 80138de:	d012      	beq.n	8013906 <__gethex+0x1fe>
 80138e0:	2b20      	cmp	r3, #32
 80138e2:	d104      	bne.n	80138ee <__gethex+0x1e6>
 80138e4:	f845 bb04 	str.w	fp, [r5], #4
 80138e8:	f04f 0b00 	mov.w	fp, #0
 80138ec:	465b      	mov	r3, fp
 80138ee:	7830      	ldrb	r0, [r6, #0]
 80138f0:	9303      	str	r3, [sp, #12]
 80138f2:	f7ff fef3 	bl	80136dc <__hexdig_fun>
 80138f6:	9b03      	ldr	r3, [sp, #12]
 80138f8:	f000 000f 	and.w	r0, r0, #15
 80138fc:	4098      	lsls	r0, r3
 80138fe:	ea4b 0b00 	orr.w	fp, fp, r0
 8013902:	3304      	adds	r3, #4
 8013904:	e7ae      	b.n	8013864 <__gethex+0x15c>
 8013906:	45b1      	cmp	r9, r6
 8013908:	d8ea      	bhi.n	80138e0 <__gethex+0x1d8>
 801390a:	492b      	ldr	r1, [pc, #172]	@ (80139b8 <__gethex+0x2b0>)
 801390c:	9303      	str	r3, [sp, #12]
 801390e:	2201      	movs	r2, #1
 8013910:	4630      	mov	r0, r6
 8013912:	f7ff fe3f 	bl	8013594 <strncmp>
 8013916:	9b03      	ldr	r3, [sp, #12]
 8013918:	2800      	cmp	r0, #0
 801391a:	d1e1      	bne.n	80138e0 <__gethex+0x1d8>
 801391c:	e7a2      	b.n	8013864 <__gethex+0x15c>
 801391e:	1ea9      	subs	r1, r5, #2
 8013920:	4620      	mov	r0, r4
 8013922:	f7fe fc1f 	bl	8012164 <__any_on>
 8013926:	2800      	cmp	r0, #0
 8013928:	d0c2      	beq.n	80138b0 <__gethex+0x1a8>
 801392a:	f04f 0903 	mov.w	r9, #3
 801392e:	e7c1      	b.n	80138b4 <__gethex+0x1ac>
 8013930:	da09      	bge.n	8013946 <__gethex+0x23e>
 8013932:	1b75      	subs	r5, r6, r5
 8013934:	4621      	mov	r1, r4
 8013936:	9801      	ldr	r0, [sp, #4]
 8013938:	462a      	mov	r2, r5
 801393a:	f7fe f9dd 	bl	8011cf8 <__lshift>
 801393e:	1b7f      	subs	r7, r7, r5
 8013940:	4604      	mov	r4, r0
 8013942:	f100 0a14 	add.w	sl, r0, #20
 8013946:	f04f 0900 	mov.w	r9, #0
 801394a:	e7b8      	b.n	80138be <__gethex+0x1b6>
 801394c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8013950:	42bd      	cmp	r5, r7
 8013952:	dd6f      	ble.n	8013a34 <__gethex+0x32c>
 8013954:	1bed      	subs	r5, r5, r7
 8013956:	42ae      	cmp	r6, r5
 8013958:	dc34      	bgt.n	80139c4 <__gethex+0x2bc>
 801395a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801395e:	2b02      	cmp	r3, #2
 8013960:	d022      	beq.n	80139a8 <__gethex+0x2a0>
 8013962:	2b03      	cmp	r3, #3
 8013964:	d024      	beq.n	80139b0 <__gethex+0x2a8>
 8013966:	2b01      	cmp	r3, #1
 8013968:	d115      	bne.n	8013996 <__gethex+0x28e>
 801396a:	42ae      	cmp	r6, r5
 801396c:	d113      	bne.n	8013996 <__gethex+0x28e>
 801396e:	2e01      	cmp	r6, #1
 8013970:	d10b      	bne.n	801398a <__gethex+0x282>
 8013972:	9a02      	ldr	r2, [sp, #8]
 8013974:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013978:	6013      	str	r3, [r2, #0]
 801397a:	2301      	movs	r3, #1
 801397c:	6123      	str	r3, [r4, #16]
 801397e:	f8ca 3000 	str.w	r3, [sl]
 8013982:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013984:	2562      	movs	r5, #98	@ 0x62
 8013986:	601c      	str	r4, [r3, #0]
 8013988:	e73a      	b.n	8013800 <__gethex+0xf8>
 801398a:	1e71      	subs	r1, r6, #1
 801398c:	4620      	mov	r0, r4
 801398e:	f7fe fbe9 	bl	8012164 <__any_on>
 8013992:	2800      	cmp	r0, #0
 8013994:	d1ed      	bne.n	8013972 <__gethex+0x26a>
 8013996:	9801      	ldr	r0, [sp, #4]
 8013998:	4621      	mov	r1, r4
 801399a:	f7fd ff95 	bl	80118c8 <_Bfree>
 801399e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80139a0:	2300      	movs	r3, #0
 80139a2:	6013      	str	r3, [r2, #0]
 80139a4:	2550      	movs	r5, #80	@ 0x50
 80139a6:	e72b      	b.n	8013800 <__gethex+0xf8>
 80139a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80139aa:	2b00      	cmp	r3, #0
 80139ac:	d1f3      	bne.n	8013996 <__gethex+0x28e>
 80139ae:	e7e0      	b.n	8013972 <__gethex+0x26a>
 80139b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80139b2:	2b00      	cmp	r3, #0
 80139b4:	d1dd      	bne.n	8013972 <__gethex+0x26a>
 80139b6:	e7ee      	b.n	8013996 <__gethex+0x28e>
 80139b8:	080142d0 	.word	0x080142d0
 80139bc:	08014165 	.word	0x08014165
 80139c0:	08014442 	.word	0x08014442
 80139c4:	1e6f      	subs	r7, r5, #1
 80139c6:	f1b9 0f00 	cmp.w	r9, #0
 80139ca:	d130      	bne.n	8013a2e <__gethex+0x326>
 80139cc:	b127      	cbz	r7, 80139d8 <__gethex+0x2d0>
 80139ce:	4639      	mov	r1, r7
 80139d0:	4620      	mov	r0, r4
 80139d2:	f7fe fbc7 	bl	8012164 <__any_on>
 80139d6:	4681      	mov	r9, r0
 80139d8:	117a      	asrs	r2, r7, #5
 80139da:	2301      	movs	r3, #1
 80139dc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80139e0:	f007 071f 	and.w	r7, r7, #31
 80139e4:	40bb      	lsls	r3, r7
 80139e6:	4213      	tst	r3, r2
 80139e8:	4629      	mov	r1, r5
 80139ea:	4620      	mov	r0, r4
 80139ec:	bf18      	it	ne
 80139ee:	f049 0902 	orrne.w	r9, r9, #2
 80139f2:	f7ff fe21 	bl	8013638 <rshift>
 80139f6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80139fa:	1b76      	subs	r6, r6, r5
 80139fc:	2502      	movs	r5, #2
 80139fe:	f1b9 0f00 	cmp.w	r9, #0
 8013a02:	d047      	beq.n	8013a94 <__gethex+0x38c>
 8013a04:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013a08:	2b02      	cmp	r3, #2
 8013a0a:	d015      	beq.n	8013a38 <__gethex+0x330>
 8013a0c:	2b03      	cmp	r3, #3
 8013a0e:	d017      	beq.n	8013a40 <__gethex+0x338>
 8013a10:	2b01      	cmp	r3, #1
 8013a12:	d109      	bne.n	8013a28 <__gethex+0x320>
 8013a14:	f019 0f02 	tst.w	r9, #2
 8013a18:	d006      	beq.n	8013a28 <__gethex+0x320>
 8013a1a:	f8da 3000 	ldr.w	r3, [sl]
 8013a1e:	ea49 0903 	orr.w	r9, r9, r3
 8013a22:	f019 0f01 	tst.w	r9, #1
 8013a26:	d10e      	bne.n	8013a46 <__gethex+0x33e>
 8013a28:	f045 0510 	orr.w	r5, r5, #16
 8013a2c:	e032      	b.n	8013a94 <__gethex+0x38c>
 8013a2e:	f04f 0901 	mov.w	r9, #1
 8013a32:	e7d1      	b.n	80139d8 <__gethex+0x2d0>
 8013a34:	2501      	movs	r5, #1
 8013a36:	e7e2      	b.n	80139fe <__gethex+0x2f6>
 8013a38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013a3a:	f1c3 0301 	rsb	r3, r3, #1
 8013a3e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013a40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013a42:	2b00      	cmp	r3, #0
 8013a44:	d0f0      	beq.n	8013a28 <__gethex+0x320>
 8013a46:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8013a4a:	f104 0314 	add.w	r3, r4, #20
 8013a4e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8013a52:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8013a56:	f04f 0c00 	mov.w	ip, #0
 8013a5a:	4618      	mov	r0, r3
 8013a5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a60:	f1b2 3fff 	cmp.w	r2, #4294967295
 8013a64:	d01b      	beq.n	8013a9e <__gethex+0x396>
 8013a66:	3201      	adds	r2, #1
 8013a68:	6002      	str	r2, [r0, #0]
 8013a6a:	2d02      	cmp	r5, #2
 8013a6c:	f104 0314 	add.w	r3, r4, #20
 8013a70:	d13c      	bne.n	8013aec <__gethex+0x3e4>
 8013a72:	f8d8 2000 	ldr.w	r2, [r8]
 8013a76:	3a01      	subs	r2, #1
 8013a78:	42b2      	cmp	r2, r6
 8013a7a:	d109      	bne.n	8013a90 <__gethex+0x388>
 8013a7c:	1171      	asrs	r1, r6, #5
 8013a7e:	2201      	movs	r2, #1
 8013a80:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013a84:	f006 061f 	and.w	r6, r6, #31
 8013a88:	fa02 f606 	lsl.w	r6, r2, r6
 8013a8c:	421e      	tst	r6, r3
 8013a8e:	d13a      	bne.n	8013b06 <__gethex+0x3fe>
 8013a90:	f045 0520 	orr.w	r5, r5, #32
 8013a94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013a96:	601c      	str	r4, [r3, #0]
 8013a98:	9b02      	ldr	r3, [sp, #8]
 8013a9a:	601f      	str	r7, [r3, #0]
 8013a9c:	e6b0      	b.n	8013800 <__gethex+0xf8>
 8013a9e:	4299      	cmp	r1, r3
 8013aa0:	f843 cc04 	str.w	ip, [r3, #-4]
 8013aa4:	d8d9      	bhi.n	8013a5a <__gethex+0x352>
 8013aa6:	68a3      	ldr	r3, [r4, #8]
 8013aa8:	459b      	cmp	fp, r3
 8013aaa:	db17      	blt.n	8013adc <__gethex+0x3d4>
 8013aac:	6861      	ldr	r1, [r4, #4]
 8013aae:	9801      	ldr	r0, [sp, #4]
 8013ab0:	3101      	adds	r1, #1
 8013ab2:	f7fd fec9 	bl	8011848 <_Balloc>
 8013ab6:	4681      	mov	r9, r0
 8013ab8:	b918      	cbnz	r0, 8013ac2 <__gethex+0x3ba>
 8013aba:	4b1a      	ldr	r3, [pc, #104]	@ (8013b24 <__gethex+0x41c>)
 8013abc:	4602      	mov	r2, r0
 8013abe:	2184      	movs	r1, #132	@ 0x84
 8013ac0:	e6c5      	b.n	801384e <__gethex+0x146>
 8013ac2:	6922      	ldr	r2, [r4, #16]
 8013ac4:	3202      	adds	r2, #2
 8013ac6:	f104 010c 	add.w	r1, r4, #12
 8013aca:	0092      	lsls	r2, r2, #2
 8013acc:	300c      	adds	r0, #12
 8013ace:	f7fd f87c 	bl	8010bca <memcpy>
 8013ad2:	4621      	mov	r1, r4
 8013ad4:	9801      	ldr	r0, [sp, #4]
 8013ad6:	f7fd fef7 	bl	80118c8 <_Bfree>
 8013ada:	464c      	mov	r4, r9
 8013adc:	6923      	ldr	r3, [r4, #16]
 8013ade:	1c5a      	adds	r2, r3, #1
 8013ae0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013ae4:	6122      	str	r2, [r4, #16]
 8013ae6:	2201      	movs	r2, #1
 8013ae8:	615a      	str	r2, [r3, #20]
 8013aea:	e7be      	b.n	8013a6a <__gethex+0x362>
 8013aec:	6922      	ldr	r2, [r4, #16]
 8013aee:	455a      	cmp	r2, fp
 8013af0:	dd0b      	ble.n	8013b0a <__gethex+0x402>
 8013af2:	2101      	movs	r1, #1
 8013af4:	4620      	mov	r0, r4
 8013af6:	f7ff fd9f 	bl	8013638 <rshift>
 8013afa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013afe:	3701      	adds	r7, #1
 8013b00:	42bb      	cmp	r3, r7
 8013b02:	f6ff aee0 	blt.w	80138c6 <__gethex+0x1be>
 8013b06:	2501      	movs	r5, #1
 8013b08:	e7c2      	b.n	8013a90 <__gethex+0x388>
 8013b0a:	f016 061f 	ands.w	r6, r6, #31
 8013b0e:	d0fa      	beq.n	8013b06 <__gethex+0x3fe>
 8013b10:	4453      	add	r3, sl
 8013b12:	f1c6 0620 	rsb	r6, r6, #32
 8013b16:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8013b1a:	f7fd ff87 	bl	8011a2c <__hi0bits>
 8013b1e:	42b0      	cmp	r0, r6
 8013b20:	dbe7      	blt.n	8013af2 <__gethex+0x3ea>
 8013b22:	e7f0      	b.n	8013b06 <__gethex+0x3fe>
 8013b24:	08014165 	.word	0x08014165

08013b28 <L_shift>:
 8013b28:	f1c2 0208 	rsb	r2, r2, #8
 8013b2c:	0092      	lsls	r2, r2, #2
 8013b2e:	b570      	push	{r4, r5, r6, lr}
 8013b30:	f1c2 0620 	rsb	r6, r2, #32
 8013b34:	6843      	ldr	r3, [r0, #4]
 8013b36:	6804      	ldr	r4, [r0, #0]
 8013b38:	fa03 f506 	lsl.w	r5, r3, r6
 8013b3c:	432c      	orrs	r4, r5
 8013b3e:	40d3      	lsrs	r3, r2
 8013b40:	6004      	str	r4, [r0, #0]
 8013b42:	f840 3f04 	str.w	r3, [r0, #4]!
 8013b46:	4288      	cmp	r0, r1
 8013b48:	d3f4      	bcc.n	8013b34 <L_shift+0xc>
 8013b4a:	bd70      	pop	{r4, r5, r6, pc}

08013b4c <__match>:
 8013b4c:	b530      	push	{r4, r5, lr}
 8013b4e:	6803      	ldr	r3, [r0, #0]
 8013b50:	3301      	adds	r3, #1
 8013b52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013b56:	b914      	cbnz	r4, 8013b5e <__match+0x12>
 8013b58:	6003      	str	r3, [r0, #0]
 8013b5a:	2001      	movs	r0, #1
 8013b5c:	bd30      	pop	{r4, r5, pc}
 8013b5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013b62:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8013b66:	2d19      	cmp	r5, #25
 8013b68:	bf98      	it	ls
 8013b6a:	3220      	addls	r2, #32
 8013b6c:	42a2      	cmp	r2, r4
 8013b6e:	d0f0      	beq.n	8013b52 <__match+0x6>
 8013b70:	2000      	movs	r0, #0
 8013b72:	e7f3      	b.n	8013b5c <__match+0x10>

08013b74 <__hexnan>:
 8013b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b78:	680b      	ldr	r3, [r1, #0]
 8013b7a:	6801      	ldr	r1, [r0, #0]
 8013b7c:	115e      	asrs	r6, r3, #5
 8013b7e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8013b82:	f013 031f 	ands.w	r3, r3, #31
 8013b86:	b087      	sub	sp, #28
 8013b88:	bf18      	it	ne
 8013b8a:	3604      	addne	r6, #4
 8013b8c:	2500      	movs	r5, #0
 8013b8e:	1f37      	subs	r7, r6, #4
 8013b90:	4682      	mov	sl, r0
 8013b92:	4690      	mov	r8, r2
 8013b94:	9301      	str	r3, [sp, #4]
 8013b96:	f846 5c04 	str.w	r5, [r6, #-4]
 8013b9a:	46b9      	mov	r9, r7
 8013b9c:	463c      	mov	r4, r7
 8013b9e:	9502      	str	r5, [sp, #8]
 8013ba0:	46ab      	mov	fp, r5
 8013ba2:	784a      	ldrb	r2, [r1, #1]
 8013ba4:	1c4b      	adds	r3, r1, #1
 8013ba6:	9303      	str	r3, [sp, #12]
 8013ba8:	b342      	cbz	r2, 8013bfc <__hexnan+0x88>
 8013baa:	4610      	mov	r0, r2
 8013bac:	9105      	str	r1, [sp, #20]
 8013bae:	9204      	str	r2, [sp, #16]
 8013bb0:	f7ff fd94 	bl	80136dc <__hexdig_fun>
 8013bb4:	2800      	cmp	r0, #0
 8013bb6:	d151      	bne.n	8013c5c <__hexnan+0xe8>
 8013bb8:	9a04      	ldr	r2, [sp, #16]
 8013bba:	9905      	ldr	r1, [sp, #20]
 8013bbc:	2a20      	cmp	r2, #32
 8013bbe:	d818      	bhi.n	8013bf2 <__hexnan+0x7e>
 8013bc0:	9b02      	ldr	r3, [sp, #8]
 8013bc2:	459b      	cmp	fp, r3
 8013bc4:	dd13      	ble.n	8013bee <__hexnan+0x7a>
 8013bc6:	454c      	cmp	r4, r9
 8013bc8:	d206      	bcs.n	8013bd8 <__hexnan+0x64>
 8013bca:	2d07      	cmp	r5, #7
 8013bcc:	dc04      	bgt.n	8013bd8 <__hexnan+0x64>
 8013bce:	462a      	mov	r2, r5
 8013bd0:	4649      	mov	r1, r9
 8013bd2:	4620      	mov	r0, r4
 8013bd4:	f7ff ffa8 	bl	8013b28 <L_shift>
 8013bd8:	4544      	cmp	r4, r8
 8013bda:	d952      	bls.n	8013c82 <__hexnan+0x10e>
 8013bdc:	2300      	movs	r3, #0
 8013bde:	f1a4 0904 	sub.w	r9, r4, #4
 8013be2:	f844 3c04 	str.w	r3, [r4, #-4]
 8013be6:	f8cd b008 	str.w	fp, [sp, #8]
 8013bea:	464c      	mov	r4, r9
 8013bec:	461d      	mov	r5, r3
 8013bee:	9903      	ldr	r1, [sp, #12]
 8013bf0:	e7d7      	b.n	8013ba2 <__hexnan+0x2e>
 8013bf2:	2a29      	cmp	r2, #41	@ 0x29
 8013bf4:	d157      	bne.n	8013ca6 <__hexnan+0x132>
 8013bf6:	3102      	adds	r1, #2
 8013bf8:	f8ca 1000 	str.w	r1, [sl]
 8013bfc:	f1bb 0f00 	cmp.w	fp, #0
 8013c00:	d051      	beq.n	8013ca6 <__hexnan+0x132>
 8013c02:	454c      	cmp	r4, r9
 8013c04:	d206      	bcs.n	8013c14 <__hexnan+0xa0>
 8013c06:	2d07      	cmp	r5, #7
 8013c08:	dc04      	bgt.n	8013c14 <__hexnan+0xa0>
 8013c0a:	462a      	mov	r2, r5
 8013c0c:	4649      	mov	r1, r9
 8013c0e:	4620      	mov	r0, r4
 8013c10:	f7ff ff8a 	bl	8013b28 <L_shift>
 8013c14:	4544      	cmp	r4, r8
 8013c16:	d936      	bls.n	8013c86 <__hexnan+0x112>
 8013c18:	f1a8 0204 	sub.w	r2, r8, #4
 8013c1c:	4623      	mov	r3, r4
 8013c1e:	f853 1b04 	ldr.w	r1, [r3], #4
 8013c22:	f842 1f04 	str.w	r1, [r2, #4]!
 8013c26:	429f      	cmp	r7, r3
 8013c28:	d2f9      	bcs.n	8013c1e <__hexnan+0xaa>
 8013c2a:	1b3b      	subs	r3, r7, r4
 8013c2c:	f023 0303 	bic.w	r3, r3, #3
 8013c30:	3304      	adds	r3, #4
 8013c32:	3401      	adds	r4, #1
 8013c34:	3e03      	subs	r6, #3
 8013c36:	42b4      	cmp	r4, r6
 8013c38:	bf88      	it	hi
 8013c3a:	2304      	movhi	r3, #4
 8013c3c:	4443      	add	r3, r8
 8013c3e:	2200      	movs	r2, #0
 8013c40:	f843 2b04 	str.w	r2, [r3], #4
 8013c44:	429f      	cmp	r7, r3
 8013c46:	d2fb      	bcs.n	8013c40 <__hexnan+0xcc>
 8013c48:	683b      	ldr	r3, [r7, #0]
 8013c4a:	b91b      	cbnz	r3, 8013c54 <__hexnan+0xe0>
 8013c4c:	4547      	cmp	r7, r8
 8013c4e:	d128      	bne.n	8013ca2 <__hexnan+0x12e>
 8013c50:	2301      	movs	r3, #1
 8013c52:	603b      	str	r3, [r7, #0]
 8013c54:	2005      	movs	r0, #5
 8013c56:	b007      	add	sp, #28
 8013c58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c5c:	3501      	adds	r5, #1
 8013c5e:	2d08      	cmp	r5, #8
 8013c60:	f10b 0b01 	add.w	fp, fp, #1
 8013c64:	dd06      	ble.n	8013c74 <__hexnan+0x100>
 8013c66:	4544      	cmp	r4, r8
 8013c68:	d9c1      	bls.n	8013bee <__hexnan+0x7a>
 8013c6a:	2300      	movs	r3, #0
 8013c6c:	f844 3c04 	str.w	r3, [r4, #-4]
 8013c70:	2501      	movs	r5, #1
 8013c72:	3c04      	subs	r4, #4
 8013c74:	6822      	ldr	r2, [r4, #0]
 8013c76:	f000 000f 	and.w	r0, r0, #15
 8013c7a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013c7e:	6020      	str	r0, [r4, #0]
 8013c80:	e7b5      	b.n	8013bee <__hexnan+0x7a>
 8013c82:	2508      	movs	r5, #8
 8013c84:	e7b3      	b.n	8013bee <__hexnan+0x7a>
 8013c86:	9b01      	ldr	r3, [sp, #4]
 8013c88:	2b00      	cmp	r3, #0
 8013c8a:	d0dd      	beq.n	8013c48 <__hexnan+0xd4>
 8013c8c:	f1c3 0320 	rsb	r3, r3, #32
 8013c90:	f04f 32ff 	mov.w	r2, #4294967295
 8013c94:	40da      	lsrs	r2, r3
 8013c96:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8013c9a:	4013      	ands	r3, r2
 8013c9c:	f846 3c04 	str.w	r3, [r6, #-4]
 8013ca0:	e7d2      	b.n	8013c48 <__hexnan+0xd4>
 8013ca2:	3f04      	subs	r7, #4
 8013ca4:	e7d0      	b.n	8013c48 <__hexnan+0xd4>
 8013ca6:	2004      	movs	r0, #4
 8013ca8:	e7d5      	b.n	8013c56 <__hexnan+0xe2>

08013caa <__ascii_mbtowc>:
 8013caa:	b082      	sub	sp, #8
 8013cac:	b901      	cbnz	r1, 8013cb0 <__ascii_mbtowc+0x6>
 8013cae:	a901      	add	r1, sp, #4
 8013cb0:	b142      	cbz	r2, 8013cc4 <__ascii_mbtowc+0x1a>
 8013cb2:	b14b      	cbz	r3, 8013cc8 <__ascii_mbtowc+0x1e>
 8013cb4:	7813      	ldrb	r3, [r2, #0]
 8013cb6:	600b      	str	r3, [r1, #0]
 8013cb8:	7812      	ldrb	r2, [r2, #0]
 8013cba:	1e10      	subs	r0, r2, #0
 8013cbc:	bf18      	it	ne
 8013cbe:	2001      	movne	r0, #1
 8013cc0:	b002      	add	sp, #8
 8013cc2:	4770      	bx	lr
 8013cc4:	4610      	mov	r0, r2
 8013cc6:	e7fb      	b.n	8013cc0 <__ascii_mbtowc+0x16>
 8013cc8:	f06f 0001 	mvn.w	r0, #1
 8013ccc:	e7f8      	b.n	8013cc0 <__ascii_mbtowc+0x16>

08013cce <_realloc_r>:
 8013cce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013cd2:	4680      	mov	r8, r0
 8013cd4:	4615      	mov	r5, r2
 8013cd6:	460c      	mov	r4, r1
 8013cd8:	b921      	cbnz	r1, 8013ce4 <_realloc_r+0x16>
 8013cda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013cde:	4611      	mov	r1, r2
 8013ce0:	f7fb bd40 	b.w	800f764 <_malloc_r>
 8013ce4:	b92a      	cbnz	r2, 8013cf2 <_realloc_r+0x24>
 8013ce6:	f7fd fd65 	bl	80117b4 <_free_r>
 8013cea:	2400      	movs	r4, #0
 8013cec:	4620      	mov	r0, r4
 8013cee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013cf2:	f000 f827 	bl	8013d44 <_malloc_usable_size_r>
 8013cf6:	4285      	cmp	r5, r0
 8013cf8:	4606      	mov	r6, r0
 8013cfa:	d802      	bhi.n	8013d02 <_realloc_r+0x34>
 8013cfc:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8013d00:	d8f4      	bhi.n	8013cec <_realloc_r+0x1e>
 8013d02:	4629      	mov	r1, r5
 8013d04:	4640      	mov	r0, r8
 8013d06:	f7fb fd2d 	bl	800f764 <_malloc_r>
 8013d0a:	4607      	mov	r7, r0
 8013d0c:	2800      	cmp	r0, #0
 8013d0e:	d0ec      	beq.n	8013cea <_realloc_r+0x1c>
 8013d10:	42b5      	cmp	r5, r6
 8013d12:	462a      	mov	r2, r5
 8013d14:	4621      	mov	r1, r4
 8013d16:	bf28      	it	cs
 8013d18:	4632      	movcs	r2, r6
 8013d1a:	f7fc ff56 	bl	8010bca <memcpy>
 8013d1e:	4621      	mov	r1, r4
 8013d20:	4640      	mov	r0, r8
 8013d22:	f7fd fd47 	bl	80117b4 <_free_r>
 8013d26:	463c      	mov	r4, r7
 8013d28:	e7e0      	b.n	8013cec <_realloc_r+0x1e>

08013d2a <__ascii_wctomb>:
 8013d2a:	4603      	mov	r3, r0
 8013d2c:	4608      	mov	r0, r1
 8013d2e:	b141      	cbz	r1, 8013d42 <__ascii_wctomb+0x18>
 8013d30:	2aff      	cmp	r2, #255	@ 0xff
 8013d32:	d904      	bls.n	8013d3e <__ascii_wctomb+0x14>
 8013d34:	228a      	movs	r2, #138	@ 0x8a
 8013d36:	601a      	str	r2, [r3, #0]
 8013d38:	f04f 30ff 	mov.w	r0, #4294967295
 8013d3c:	4770      	bx	lr
 8013d3e:	700a      	strb	r2, [r1, #0]
 8013d40:	2001      	movs	r0, #1
 8013d42:	4770      	bx	lr

08013d44 <_malloc_usable_size_r>:
 8013d44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013d48:	1f18      	subs	r0, r3, #4
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	bfbc      	itt	lt
 8013d4e:	580b      	ldrlt	r3, [r1, r0]
 8013d50:	18c0      	addlt	r0, r0, r3
 8013d52:	4770      	bx	lr

08013d54 <_init>:
 8013d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d56:	bf00      	nop
 8013d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013d5a:	bc08      	pop	{r3}
 8013d5c:	469e      	mov	lr, r3
 8013d5e:	4770      	bx	lr

08013d60 <_fini>:
 8013d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d62:	bf00      	nop
 8013d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013d66:	bc08      	pop	{r3}
 8013d68:	469e      	mov	lr, r3
 8013d6a:	4770      	bx	lr
