* ******************************************************************************

* iCEcube Placer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:12:22

* File Generated:     Sep 9 2018 01:26:40

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --outdir E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package BG121 --deviceMarketName iCE40HX8K --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc
I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - BG121
Design database      - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main
SDC file             - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	80
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	39
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'TVP_VSYNC_pad' is assigned to a non-GB pin 'J5'. Replacing it with SB_IO 'TVP_VSYNC_pad' and SB_GB 'TVP_VSYNC_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "TVP_VSYNC_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	81
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	51
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	81/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	40/93
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.8 (sec)

Final Design Statistics
    Number of LUTs      	:	81
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	40
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	81/7680
    PLBs                        :	25/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	40/93
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: TVP_CLK | Frequency: N/A | Target: 20.00 MHz
Clock: TVP_VSYNC | Frequency: 245.52 MHz | Target: 0.00 MHz
Clock: main|TVP_VSYNC | Frequency: N/A | Target: 100.00 MHz
Clock: tx_pll.TX_PLL_inst/PLLOUTCORE | Frequency: 165.74 MHz | Target: 48.75 MHz
Clock: tx_pll.TX_PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 48.75 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.9 sec.

