`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: University of Texas at San Antonio
// Engineer: Dalen Ricks
// 
// Create Date: 09/08/2023 12:30:01 AM
// Design Name: 4-bit Full Subtractor Test Bench
// Module Name: full_sub_4_tb
// Project Name: 4-bit Full Subtractor
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: full_sub_4
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module full_sub_4_tb();

parameter word_size = 4;

wire [word_size -1:0] diff;
wire brwo;
reg [word_size -1:0]a,b; 
reg brwin;

full_sub_4 UUT(diff, brwo, a, b, brwin);

initial begin
    $monitor("brwin = %d: %d - %d = %d, brwo = %d", brwin, a, b, diff, brwo);
    
    a = 4'd6;
    b = 4'd2;
    brwin = 0;
    
    #20
    a = 4'd6;
    b = 4'd2;
    brwin = 4'd1;
    
    #20
    a = 4'd12;
    b = 4'd5;
    brwin = 0;
    
    #20
    a = 4'd4;
    b = 4'd5;
    brwin = 0;
end
endmodule
