# 2x4 Decoder â€“ Verilog

This module implements a 2x4 Decoder using synthesizable Verilog.  
Based on the 2-bit input, exactly one output line is asserted high.

## Files
- decoder_2x4.v
- decoder_2x4_tb.v

## Simulation Waveform
![2x4 Decoder Waveform](waveform.png)
