
---------- Begin Simulation Statistics ----------
final_tick                               27138331403000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99387                       # Simulator instruction rate (inst/s)
host_mem_usage                                2267904                       # Number of bytes of host memory used
host_op_rate                                   129907                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 66616.22                       # Real time elapsed on the host
host_tick_rate                              407383251                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6620807859                       # Number of Global instructions simulated
sim_ops                                    8653884220                       # Number of ops (including micro ops) simulated
sim_seconds                                 27.138331                       # Number of seconds simulated
sim_ticks                                27138331403000                       # Number of ticks simulated
system.cpu.NONPIM_InstNUM                       36624                       # Number of Insts executed in main cpu
system.cpu.PIM_AMratio                       2.490699                       # Overall Arithmetic to Memory access of all the instruction offloaded to PIM
system.cpu.PIM_ArthmNum                    8653847596                       # Number of Arithmetic operations offloadedto the memory
system.cpu.PIM_Fraction                      0.999993                       # The Fraction of offloaded instructionsin all the instructions executed
system.cpu.PIM_InstNUM                     8653847596                       # Number of Insts Offloaded to PIM
system.cpu.PIM_LoadNum                     2884311486                       # Number of Load Instructions offloadded to the memory
system.cpu.PIM_StoreNum                     590153680                       # Number of Store Instructions offloadded to the memory
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            262485845                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66334                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         262485152                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits          262479773                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups       262485845                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6072                       # Number of indirect misses.
system.cpu.branchPred.lookups               262486919                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     665                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1145                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                1311736096                       # number of cc regfile reads
system.cpu.cc_regfile_writes               3474489699                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             66522                       # The number of times a branch was mispredicted
system.cpu.commit.branches                  262409506                       # Number of branches committed
system.cpu.commit.bw_lim_events              76969853                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              94                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2714994                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts           6620807859                       # Number of instructions committed
system.cpu.commit.committedOps             8653884220                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples  22704801104                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.381148                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.154959                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0  18805238394     82.82%     82.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1   2217040834      9.76%     92.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    764820388      3.37%     95.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    197326939      0.87%     96.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     88561923      0.39%     97.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2658089      0.01%     97.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6    533367956      2.35%     99.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     18816728      0.08%     99.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     76969853      0.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total  22704801104                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2458                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  307                       # Number of function calls committed.
system.cpu.commit.int_insts                8653882172                       # Number of committed integer instructions.
system.cpu.commit.loads                    2884315321                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          165      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       5113874471     59.09%     59.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        65536083      0.76%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               63      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             31      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             152      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             192      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            403      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     59.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead      2884315207     33.33%     93.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      590156348      6.82%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          114      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          431      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        8653884220                       # Class of committed instruction
system.cpu.commit.refs                     3474472100                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                  6620807859                       # Number of Instructions Simulated
system.cpu.committedOps                    8653884220                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.098944                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.098944                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles            2148466743                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts             8656729590                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles              18275302892                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                2135213931                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  79459                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles             146119208                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                  2884895897                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        387143                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                   590158225                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        256165                       # TLB misses on write requests
system.cpu.fetch.Branches                   262486919                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                 590535465                       # Number of cache lines fetched
system.cpu.fetch.Cycles                    2426653087                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 73174                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          368                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                     6623279723                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  226                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingDrainCycles               404                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1211                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  158907                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.009672                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles        20278447476                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches          262480438                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.244056                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples        22705182233                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.381273                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.139667                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0              20278613401     89.31%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                131145052      0.58%     89.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                262349213      1.16%     91.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                131298433      0.58%     91.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4               1901766854      8.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      610      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      491      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      707      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     7472      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total          22705182233                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4727                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1977                       # number of floating regfile writes
system.cpu.idleCycles                      4433137171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                66876                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                262412508                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.334835                       # Inst execution rate
system.cpu.iew.exec_refs                   3906985856                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  590158223                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  303959                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts            2885268964                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 78                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               262                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            590296244                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          8656599214                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts            3316827633                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             11928                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            9086848622                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1664                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  79459                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1714                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked     433285384                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads       1078966811                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        12932                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       953643                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       139465                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          12932                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1704                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          65172                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                8516221454                       # num instructions consuming a value
system.cpu.iew.wb_count                    8654767380                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.875316                       # average fanout of values written-back
system.cpu.iew.wb_producers                7454382317                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.318913                       # insts written-back per cycle
system.cpu.iew.wb_sent                     8654768072                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads              16336454324                       # number of integer regfile reads
system.cpu.int_regfile_writes              7867730788                       # number of integer regfile writes
system.cpu.ipc                               0.243965                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.243965                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               673      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            5114327790     56.28%     56.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             65536087      0.72%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    87      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  32      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  152      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  192      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 403      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     57.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead           3316835432     36.50%     93.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           590158422      6.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             195      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            519      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             9086860550                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    2684                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                5329                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2540                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2962                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                  2489709894                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.273990                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu              2385678439     95.82%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      8      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              104031379      4.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    30      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 6      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               30      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses            11576567087                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        43368819846                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   8654764840                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        8659324177                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 8656599041                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                9086860550                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 173                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2714993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            211948                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             79                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4818029                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples   22705182233                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.400211                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.719707                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0         16041193740     70.65%     70.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1          4863406704     21.42%     92.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2          1288302427      5.67%     97.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           402384848      1.77%     99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           109783572      0.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              107638      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1719      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1024      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 561      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total     22705182233                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.334835                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   590535677                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           260                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads        1264252038                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores        264032836                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads           2885268964                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           590296244                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              4431883599                       # number of misc regfile reads
system.cpu.numCycles                      27138319404                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles              1583072193                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps           11341329000                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    630                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles              18388261332                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents             542324556                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups           20788755876                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             8656634913                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands         11345023756                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                2109596563                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  10063                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  79459                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             624170351                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  3694756                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              4862                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups      15476087079                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2335                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 36                       # count of serializing insts renamed
system.cpu.rename.skidInsts                1226930978                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             35                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                  31284430455                       # The number of ROB reads
system.cpu.rob.rob_writes                 17313579623                       # The number of ROB writes
system.cpu.timesIdled                       622743966                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    22                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1760                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1532                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 27138331403000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1277                       # Transaction distribution
system.membus.trans_dist::ReadExReq               194                       # Transaction distribution
system.membus.trans_dist::ReadExResp              194                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1277                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.pimbus.slave[0]         2942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.pimbus.slave[0]        94144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        94144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   94144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1532                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1532    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1532                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1532000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            7501853                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.pimbus.pwrStateResidencyTicks::UNDEFINED 27138331403000                       # Cumulative time (in ticks) in various power states
system.pimbus.trans_dist::ReadReq          2396437313                       # Transaction distribution
system.pimbus.trans_dist::ReadResp         2396438590                       # Transaction distribution
system.pimbus.trans_dist::WriteReq          590153680                       # Transaction distribution
system.pimbus.trans_dist::WriteResp         590153680                       # Transaction distribution
system.pimbus.trans_dist::ReadExReq               194                       # Transaction distribution
system.pimbus.trans_dist::ReadExResp              194                       # Transaction distribution
system.pimbus.trans_dist::ReadSharedReq          1277                       # Transaction distribution
system.pimbus.pkt_count_system.membus.master[0]::system.mem_ctrl.port         2942                       # Packet count per connected master and slave (bytes)
system.pimbus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port   1181059006                       # Packet count per connected master and slave (bytes)
system.pimbus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port   4792122980                       # Packet count per connected master and slave (bytes)
system.pimbus.pkt_count::total             5973184928                       # Packet count per connected master and slave (bytes)
system.pimbus.pkt_size_system.membus.master[0]::system.mem_ctrl.port        94144                       # Cumulative packet size per connected master and slave (bytes)
system.pimbus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port  37793888192                       # Cumulative packet size per connected master and slave (bytes)
system.pimbus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port  14304465900                       # Cumulative packet size per connected master and slave (bytes)
system.pimbus.pkt_size::total             52098448236                       # Cumulative packet size per connected master and slave (bytes)
system.pimbus.respLayer1.occupancy       3305038910738                       # Layer occupancy (ticks)
system.pimbus.respLayer1.utilization             12.2                       # Layer utilization (%)
system.pimbus.reqLayer0.occupancy        3576746144000                       # Layer occupancy (ticks)
system.pimbus.reqLayer0.utilization              13.2                       # Layer utilization (%)
system.pimbus.respLayer0.occupancy            7810250                       # Layer occupancy (ticks)
system.pimbus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.pimbus.respLayer2.occupancy       4962377287169                       # Layer occupancy (ticks)
system.pimbus.respLayer2.utilization             18.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 27138331403000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1327                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               238                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                194                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               194                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1328                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2375                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          906                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3281                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        68352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        28992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    97344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1522                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002628                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.051215                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1518     99.74%     99.74% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      0.26%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1522                       # Request fanout histogram
system.l2bus.respLayer1.occupancy             1359999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1760000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3204000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON    27138331403000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 27138331403000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4660                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4660                       # number of overall hits
system.cpu.icache.overall_hits::total            4660                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1302                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1302                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1302                       # number of overall misses
system.cpu.icache.overall_misses::total          1302                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    253147999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    253147999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    253147999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    253147999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5962                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5962                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5962                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5962                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.218383                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.218383                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.218383                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.218383                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 194430.106759                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 194430.106759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 194430.106759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 194430.106759                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1052                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.368421                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          233                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          233                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          233                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          233                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1069                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1069                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1069                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1069                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    211710999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    211710999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    211710999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    211710999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.179302                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.179302                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.179302                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.179302                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 198045.836296                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 198045.836296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 198045.836296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 198045.836296                       # average overall mshr miss latency
system.cpu.icache.replacements                    238                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4660                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1302                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1302                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    253147999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    253147999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.218383                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.218383                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 194430.106759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 194430.106759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          233                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          233                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1069                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1069                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    211710999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    211710999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.179302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.179302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 198045.836296                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 198045.836296                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 27138331403000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             2.107317                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5728                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1068                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.363296                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            209000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.107317                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.008232                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.008232                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          157                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             12992                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            12992                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 27138331403000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 27138331403000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 27138331403000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         7721                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             7721                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         7721                       # number of overall hits
system.cpu.dcache.overall_hits::total            7721                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          660                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            660                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          660                       # number of overall misses
system.cpu.dcache.overall_misses::total           660                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    132888999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    132888999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    132888999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    132888999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         8381                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         8381                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         8381                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         8381                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.078750                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.078750                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.078750                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.078750                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 201346.968182                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 201346.968182                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 201346.968182                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 201346.968182                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          692                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    98.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          207                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     96024000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     96024000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     96024000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     96024000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.054051                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054051                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.054051                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054051                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 211973.509934                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 211973.509934                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 211973.509934                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 211973.509934                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          458                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           458                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     91205000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     91205000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5281                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5281                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.086726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.086726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 199137.554585                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 199137.554585                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     56046000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     56046000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.049044                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.049044                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 216393.822394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 216393.822394                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41683999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41683999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3100                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3100                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.065161                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.065161                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 206356.430693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 206356.430693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          194                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          194                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     39978000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39978000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062581                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062581                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 206072.164948                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 206072.164948                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 27138331403000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.000442                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8174                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               453                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.044150                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            426000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000442                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.071289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             17215                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            17215                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 27138331403000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              48                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  49                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             48                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              1                       # number of overall hits
system.l2cache.overall_hits::total                 49                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1021                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           452                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1473                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1021                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          452                       # number of overall misses
system.l2cache.overall_misses::total             1473                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    207489000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     94615000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    302104000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    207489000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     94615000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    302104000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1069                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          453                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1522                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1069                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          453                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1522                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.955098                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.997792                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.967806                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.955098                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.997792                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.967806                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 203221.351616                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 209325.221239                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 205094.365241                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 203221.351616                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 209325.221239                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 205094.365241                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1021                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          451                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1472                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1021                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          451                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1472                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    186125964                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     85061360                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    271187324                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    186125964                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     85061360                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    271187324                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.955098                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.995585                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.967148                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.955098                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.995585                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.967148                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 182297.712047                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 188606.119734                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 184230.519022                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 182297.712047                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 188606.119734                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 184230.519022                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.ReadExReq_misses::.cpu.data          194                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            194                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     39395000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     39395000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          194                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 203067.010309                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 203067.010309                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          194                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          194                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     35335180                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     35335180                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 182140.103093                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 182140.103093                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           48                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           49                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1021                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          258                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1279                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    207489000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     55220000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    262709000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1069                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          259                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1328                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.955098                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.996139                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.963102                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 203221.351616                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 214031.007752                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 205401.876466                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1021                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          257                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1278                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    186125964                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     49726180                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    235852144                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.955098                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.992278                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.962349                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 182297.712047                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 193487.081712                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 184547.843505                       # average ReadSharedReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 27138331403000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                2.107877                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1757                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1471                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.194426                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               187001                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst     2.107436                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data     0.000441                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.000515                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.000515                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                15543                       # Number of tag accesses
system.l2cache.tags.data_accesses               15543                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 27138331403000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst     37793953472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data     11157448044                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total         48951401516                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst  37793953472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total    37793953472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.cpu.data   3147046720                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total       3147046720                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst        590530523                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data       1805908261                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total           2396438784                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.cpu.data       590153680                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total           590153680                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst         1392641018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          411132427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1803773445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst    1392641018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total        1392641018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.cpu.data         115963162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             115963162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst        1392641018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         527095589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1919736607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples 590530523.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples 1412549573.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000009375                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.002936498125                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds       2125061                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds       2125061                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState           4403179897                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState            33154672                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                   2396438784                       # Number of read requests accepted
system.mem_ctrl.writeReqs                   590153680                       # Number of write requests accepted
system.mem_ctrl.readBursts                 2396438784                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                 590153680                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ               428472681                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts              555039687                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0          611009772                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1           42240360                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2          140416813                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3           75392045                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4           20480066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5           20480029                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6           20480087                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7           20480073                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8           20480035                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9           20480083                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10          20480105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11          20480026                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12          20480192                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13          20480086                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14         873626090                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15          20480241                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0            1546235                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1            1559326                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2            2903132                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3            8470826                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4            1541084                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5            1538609                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6            1537754                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7            1537808                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8            1547505                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9            1539216                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10           1539201                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11           1539111                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12           1538944                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13           1549416                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14           3640322                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15           1585478                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        3.03                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.12                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                  12575004266750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                4919918935000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat             31024700273000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       6389.85                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     2500.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 15764.86                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                1661139152                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                 32599242                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  84.41                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 92.84                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2              822460825                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3              983446985                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6              590530974                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2             393545680                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3             196608000                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                582849594                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                615545718                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                398292267                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                243865147                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                 91028652                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                 33893825                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                  2433082                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                    57817                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                  275261                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                  584963                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                  908143                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                 2261745                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                 2346813                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                 2476910                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                 2203995                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                 2250524                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                 2232105                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                 2212779                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                 2277814                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                 2160002                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                 2155897                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                 2194328                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                 2170645                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                 2137877                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                 2138989                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                 2125182                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples    309341666                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     414.419189                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    202.089227                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    433.425148                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127     147823383     47.79%     47.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255     34630073     11.19%     58.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383     14077931      4.55%     63.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511      3107716      1.00%     64.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639      4460687      1.44%     65.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767      3297870      1.07%     67.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895      3426663      1.11%     68.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023      1178980      0.38%     68.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151     97338363     31.47%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total     309341666                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples      2125061                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      926.074684                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     882.640536                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     265.330397                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-447           13      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::448-511        43977      2.07%      2.07% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-575       339609     15.98%     18.05% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::576-639       115988      5.46%     23.51% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::704-767         2519      0.12%     23.63% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-831        74311      3.50%     27.12% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::832-895       427353     20.11%     47.23% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::896-959        42344      1.99%     49.23% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::960-1023        77522      3.65%     52.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1087       307504     14.47%     67.35% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1088-1151        62140      2.92%     70.27% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1152-1215       510027     24.00%     94.27% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1216-1279        26218      1.23%     95.50% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1343        64393      3.03%     98.53% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1344-1407        20370      0.96%     99.49% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1408-1471        10772      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-1599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total        2125061                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples      2125061                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.523745                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.499637                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.918106                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16           1493332     70.27%     70.27% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17            299797     14.11%     84.38% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18            182602      8.59%     92.97% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19            149330      7.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total        2125061                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM            125949830592                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ              27422251584                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten               2247293888                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys              48951401516                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys            3147046720                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                       4641.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         82.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1803.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     115.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         36.90                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     36.26                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.65                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   27138331186000                       # Total gap between requests
system.mem_ctrl.avgGap                        9086.72                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst  37793953472                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data   9443557128                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.cpu.data    239507296                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1392641018.003858566284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 347978546.940290689468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.cpu.data 8825424.542259208858                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst    590530523                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data   1805908261                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.cpu.data    590153680                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst 7220147102750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data 23804553170250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.cpu.data 673562494110875                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     12226.54                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     13181.49                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.cpu.data   1141334.06                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     84.56                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy          1037819127660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy          551613921540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy         7261286166120                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy         75581387460                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      4284538658400.000488                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      12273048517620                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy      394866187200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        25878753966000                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         953.586777                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 674026120125                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF 906208290000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 25558096992875                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy          1170880438980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy          622337700930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy         6789991809300                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy        107713520280                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      4284538658400.000488                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      12349044729210                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy      330706317120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        25655213174220                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         945.349690                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 513390391250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF 906208290000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 25718732721750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
