# Chapter 9.5: ATPG and Coverage

## üìã Chapter Overview

**Automatic Test Pattern Generation (ATPG)** algorithms automatically create test vectors to detect faults. This chapter covers ATPG fundamentals, the D-algorithm, and methods to achieve high fault coverage.

---

## üéØ Learning Objectives

After completing this chapter, you will be able to:
- Understand the ATPG problem formulation
- Apply the D-algorithm for test generation
- Analyze fault coverage reports
- Handle hard-to-detect and undetectable faults

---

## 9.5.1 ATPG Problem Formulation

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                    THE ATPG PROBLEM                                  ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ                                                                      ‚îÇ
‚îÇ   Goal: Find input pattern that makes faulty circuit behave        ‚îÇ
‚îÇ         differently from good circuit at observable output         ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Two requirements:                                                 ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   1. FAULT ACTIVATION                                              ‚îÇ
‚îÇ   ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ                                                 ‚îÇ
‚îÇ   Set the faulty line to value opposite of stuck value             ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   For line L/SA0: Apply L = 1                                      ‚îÇ
‚îÇ   For line L/SA1: Apply L = 0                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   2. FAULT PROPAGATION                                             ‚îÇ
‚îÇ   ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ                                              ‚îÇ
‚îÇ   Create sensitized path from fault site to primary output         ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Fault site                                                        ‚îÇ
‚îÇ       ‚îÇ                                                             ‚îÇ
‚îÇ       ‚ñº                                                             ‚îÇ
‚îÇ   ‚îÄ‚îÄ‚îÄ‚îÄX‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∫‚îÇG1‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∫‚îÇG2‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∫‚îÇG3‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∫ PO                         ‚îÇ
‚îÇ       ‚Üë        ‚Üë        ‚Üë                                          ‚îÇ
‚îÇ       ‚îÇ        ‚îÇ        ‚îÇ                                          ‚îÇ
‚îÇ   Activate  Control  Control                                       ‚îÇ
‚îÇ            inputs   inputs                                          ‚îÇ
‚îÇ            to pass  to pass                                         ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   ATPG is NP-complete:                                             ‚îÇ
‚îÇ   ‚Ä¢ Worst case: exponential time                                   ‚îÇ
‚îÇ   ‚Ä¢ In practice: efficient for most circuits                       ‚îÇ
‚îÇ   ‚Ä¢ Some faults may require backtracking                          ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

---

## 9.5.2 Five-Valued Logic (D-Calculus)

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                    D-CALCULUS VALUES                                 ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ                                                                      ‚îÇ
‚îÇ   Standard binary logic insufficient for fault propagation         ‚îÇ
‚îÇ   Need to track good/faulty circuit values simultaneously          ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Five logic values:                                                ‚îÇ
‚îÇ   ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îÇ
‚îÇ   ‚îÇ Symbol ‚îÇ Good Value ‚îÇ Faulty Value ‚îÇ Meaning                ‚îÇ  ‚îÇ
‚îÇ   ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§  ‚îÇ
‚îÇ   ‚îÇ   0    ‚îÇ     0      ‚îÇ      0       ‚îÇ Both circuits = 0      ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   1    ‚îÇ     1      ‚îÇ      1       ‚îÇ Both circuits = 1      ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   D    ‚îÇ     1      ‚îÇ      0       ‚îÇ Fault visible (1/0)    ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   D'   ‚îÇ     0      ‚îÇ      1       ‚îÇ Fault visible (0/1)    ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   X    ‚îÇ     X      ‚îÇ      X       ‚îÇ Unknown/don't care     ‚îÇ  ‚îÇ
‚îÇ   ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   D and D' represent fault effect (difference between circuits)   ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   D-calculus AND gate truth table:                                 ‚îÇ
‚îÇ   ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê          ‚îÇ
‚îÇ   ‚îÇ      ‚îÇ  0  ‚îÇ  1  ‚îÇ  D  ‚îÇ  D' ‚îÇ  X  ‚îÇ                ‚îÇ          ‚îÇ
‚îÇ   ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§          ‚îÇ
‚îÇ   ‚îÇ  0   ‚îÇ  0  ‚îÇ  0  ‚îÇ  0  ‚îÇ  0  ‚îÇ  0  ‚îÇ                ‚îÇ          ‚îÇ
‚îÇ   ‚îÇ  1   ‚îÇ  0  ‚îÇ  1  ‚îÇ  D  ‚îÇ  D' ‚îÇ  X  ‚îÇ                ‚îÇ          ‚îÇ
‚îÇ   ‚îÇ  D   ‚îÇ  0  ‚îÇ  D  ‚îÇ  D  ‚îÇ  0  ‚îÇ  X  ‚îÇ                ‚îÇ          ‚îÇ
‚îÇ   ‚îÇ  D'  ‚îÇ  0  ‚îÇ  D' ‚îÇ  0  ‚îÇ  D' ‚îÇ  X  ‚îÇ                ‚îÇ          ‚îÇ
‚îÇ   ‚îÇ  X   ‚îÇ  0  ‚îÇ  X  ‚îÇ  X  ‚îÇ  X  ‚îÇ  X  ‚îÇ                ‚îÇ          ‚îÇ
‚îÇ   ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò          ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Key observations:                                                 ‚îÇ
‚îÇ   ‚Ä¢ D AND 1 = D (fault propagates through AND when other input=1) ‚îÇ
‚îÇ   ‚Ä¢ D AND 0 = 0 (fault blocked)                                   ‚îÇ
‚îÇ   ‚Ä¢ D AND D' = 0 (different faults cancel)                        ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   D-calculus OR gate truth table:                                  ‚îÇ
‚îÇ   ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê          ‚îÇ
‚îÇ   ‚îÇ      ‚îÇ  0  ‚îÇ  1  ‚îÇ  D  ‚îÇ  D' ‚îÇ  X  ‚îÇ                ‚îÇ          ‚îÇ
‚îÇ   ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§          ‚îÇ
‚îÇ   ‚îÇ  0   ‚îÇ  0  ‚îÇ  1  ‚îÇ  D  ‚îÇ  D' ‚îÇ  X  ‚îÇ                ‚îÇ          ‚îÇ
‚îÇ   ‚îÇ  1   ‚îÇ  1  ‚îÇ  1  ‚îÇ  1  ‚îÇ  1  ‚îÇ  1  ‚îÇ                ‚îÇ          ‚îÇ
‚îÇ   ‚îÇ  D   ‚îÇ  D  ‚îÇ  1  ‚îÇ  D  ‚îÇ  1  ‚îÇ  X  ‚îÇ                ‚îÇ          ‚îÇ
‚îÇ   ‚îÇ  D'  ‚îÇ  D' ‚îÇ  1  ‚îÇ  1  ‚îÇ  D' ‚îÇ  X  ‚îÇ                ‚îÇ          ‚îÇ
‚îÇ   ‚îÇ  X   ‚îÇ  X  ‚îÇ  1  ‚îÇ  X  ‚îÇ  X  ‚îÇ  X  ‚îÇ                ‚îÇ          ‚îÇ
‚îÇ   ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò          ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Key: D OR 0 = D (propagates), D OR 1 = 1 (blocked)              ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

---

## 9.5.3 D-Algorithm

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                    D-ALGORITHM PROCEDURE                             ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ                                                                      ‚îÇ
‚îÇ   Step 1: FAULT ACTIVATION                                         ‚îÇ
‚îÇ   ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ                                          ‚îÇ
‚îÇ   Set fault site to D or D'                                        ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   For SA0 fault: fault site = D (good=1, faulty=0)                ‚îÇ
‚îÇ   For SA1 fault: fault site = D' (good=0, faulty=1)               ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Step 2: FORWARD PROPAGATION (D-drive)                            ‚îÇ
‚îÇ   ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ                             ‚îÇ
‚îÇ   Push D/D' toward primary outputs                                 ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Select gate from D-frontier (gates with D/D' on input)          ‚îÇ
‚îÇ   Set controlling inputs to non-controlling values                 ‚îÇ
‚îÇ   Propagate D/D' to output                                         ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Step 3: BACKWARD JUSTIFICATION                                   ‚îÇ
‚îÇ   ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ                                    ‚îÇ
‚îÇ   Justify required values back to primary inputs                   ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Step 4: BACKTRACKING                                             ‚îÇ
‚îÇ   ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ                                              ‚îÇ
‚îÇ   If conflict, undo decisions and try alternatives                 ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Example: Detect C/SA0                                            ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   A ‚îÄ‚îÄ‚ñ∫‚îÇ    ‚îÇ                                                       ‚îÇ
‚îÇ        ‚îÇAND ‚îú‚îÄ‚îÄ‚ñ∫ C ‚îÄ‚îÄ‚ñ∫‚îÇ    ‚îÇ                                        ‚îÇ
‚îÇ   B ‚îÄ‚îÄ‚ñ∫‚îÇ    ‚îÇ         ‚îÇAND ‚îú‚îÄ‚îÄ‚ñ∫ F                                  ‚îÇ
‚îÇ               D ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∫‚îÇ    ‚îÇ                                       ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Step 1: Activate C/SA0 ‚Üí C = D                                   ‚îÇ
‚îÇ           Need A=1, B=1 for C=1 (good) vs C=0 (faulty)            ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   A ‚îÄ‚îÄ‚ñ∫‚îÇ    ‚îÇ                                                       ‚îÇ
‚îÇ   =1   ‚îÇAND ‚îú‚îÄ‚îÄ‚ñ∫ C=D ‚îÄ‚îÄ‚ñ∫‚îÇ    ‚îÇ                                     ‚îÇ
‚îÇ   B ‚îÄ‚îÄ‚ñ∫‚îÇ    ‚îÇ           ‚îÇAND ‚îú‚îÄ‚îÄ‚ñ∫ F                                ‚îÇ
‚îÇ   =1          D ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∫‚îÇ    ‚îÇ                                     ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Step 2: Propagate D to F                                         ‚îÇ
‚îÇ           Set D=1 (non-controlling for AND)                        ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   A ‚îÄ‚îÄ‚ñ∫‚îÇ    ‚îÇ                                                       ‚îÇ
‚îÇ   =1   ‚îÇAND ‚îú‚îÄ‚îÄ‚ñ∫ C=D ‚îÄ‚îÄ‚ñ∫‚îÇ    ‚îÇ                                     ‚îÇ
‚îÇ   B ‚îÄ‚îÄ‚ñ∫‚îÇ    ‚îÇ           ‚îÇAND ‚îú‚îÄ‚îÄ‚ñ∫ F=D                              ‚îÇ
‚îÇ   =1          D=1 ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∫‚îÇ    ‚îÇ                                     ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Test vector: (A=1, B=1, D=1)                                     ‚îÇ
‚îÇ   Good circuit: F=1                                                 ‚îÇ
‚îÇ   Faulty circuit: F=0                                               ‚îÇ
‚îÇ   Fault detected! ‚úì                                                ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

---

## 9.5.4 Modern ATPG Algorithms

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                    ADVANCED ATPG TECHNIQUES                          ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ                                                                      ‚îÇ
‚îÇ   Evolution of ATPG algorithms:                                     ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   D-Algorithm (1966)                                                ‚îÇ
‚îÇ        ‚îÇ                                                            ‚îÇ
‚îÇ        ‚ñº                                                            ‚îÇ
‚îÇ   PODEM (1981) - Path-Oriented Decision Making                     ‚îÇ
‚îÇ   ‚Ä¢ Makes decisions only at primary inputs                         ‚îÇ
‚îÇ   ‚Ä¢ Reduces search space                                           ‚îÇ
‚îÇ        ‚îÇ                                                            ‚îÇ
‚îÇ        ‚ñº                                                            ‚îÇ
‚îÇ   FAN (1983) - Fanout-Oriented Test Generation                    ‚îÇ
‚îÇ   ‚Ä¢ Better handling of reconvergent fanout                         ‚îÇ
‚îÇ   ‚Ä¢ Improved backtrack limiting                                    ‚îÇ
‚îÇ        ‚îÇ                                                            ‚îÇ
‚îÇ        ‚ñº                                                            ‚îÇ
‚îÇ   SOCRATES (1988) - Structure-Oriented Cost-based                  ‚îÇ
‚îÇ   ‚Ä¢ Learning from conflicts                                        ‚îÇ
‚îÇ   ‚Ä¢ Dynamic backtracks                                             ‚îÇ
‚îÇ        ‚îÇ                                                            ‚îÇ
‚îÇ        ‚ñº                                                            ‚îÇ
‚îÇ   SAT-based ATPG (2000s)                                           ‚îÇ
‚îÇ   ‚Ä¢ Convert to Boolean satisfiability                              ‚îÇ
‚îÇ   ‚Ä¢ Use SAT solvers                                                ‚îÇ
‚îÇ   ‚Ä¢ Very effective for hard faults                                 ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Commercial ATPG tool flow:                                        ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê            ‚îÇ
‚îÇ   ‚îÇ   Netlist   ‚îÇ‚îÄ‚îÄ‚îÄ‚ñ∫‚îÇ    ATPG     ‚îÇ‚îÄ‚îÄ‚îÄ‚ñ∫‚îÇ    Test     ‚îÇ            ‚îÇ
‚îÇ   ‚îÇ   + Faults  ‚îÇ    ‚îÇ   Engine    ‚îÇ    ‚îÇ  Patterns   ‚îÇ            ‚îÇ
‚îÇ   ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò            ‚îÇ
‚îÇ                             ‚îÇ                                       ‚îÇ
‚îÇ                             ‚ñº                                       ‚îÇ
‚îÇ                      ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê                                ‚îÇ
‚îÇ                      ‚îÇ  Coverage   ‚îÇ                                ‚îÇ
‚îÇ                      ‚îÇ   Report    ‚îÇ                                ‚îÇ
‚îÇ                      ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò                                ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Typical run times:                                                ‚îÇ
‚îÇ   ‚Ä¢ 1M gates: minutes to hours                                     ‚îÇ
‚îÇ   ‚Ä¢ 10M gates: hours                                               ‚îÇ
‚îÇ   ‚Ä¢ 100M gates: parallel processing required                       ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

---

## 9.5.5 Fault Coverage Analysis

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                    COVERAGE REPORT INTERPRETATION                    ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ                                                                      ‚îÇ
‚îÇ   Typical ATPG coverage report:                                     ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îÇ
‚îÇ   ‚îÇ                    FAULT COVERAGE SUMMARY                    ‚îÇ  ‚îÇ
‚îÇ   ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§  ‚îÇ
‚îÇ   ‚îÇ                                                              ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   Total Faults:                     1,234,567               ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ              ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   Detected (DT):                    1,185,184   (96.00%)    ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   Possibly Detected (PT):              12,345   ( 1.00%)    ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   Undetectable (UD):                   24,691   ( 2.00%)    ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   ATPG Untestable (AU):                 6,173   ( 0.50%)    ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   Not Detected (ND):                    6,174   ( 0.50%)    ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ                                                              ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   Test Coverage:    96.00%                                  ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   Fault Coverage:   96.00%                                  ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   ATPG Effectiveness: 98.97%                                ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ                                                              ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   Patterns Generated: 8,432                                 ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ   CPU Time: 45 minutes                                      ‚îÇ  ‚îÇ
‚îÇ   ‚îÇ                                                              ‚îÇ  ‚îÇ
‚îÇ   ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Fault categories explained:                                       ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   DETECTED (DT):                                                    ‚îÇ
‚îÇ   ‚Ä¢ Test pattern exists that detects the fault                     ‚îÇ
‚îÇ   ‚Ä¢ Goal: maximize this category                                   ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   POSSIBLY DETECTED (PT):                                           ‚îÇ
‚îÇ   ‚Ä¢ Fault may be detected but not guaranteed                       ‚îÇ
‚îÇ   ‚Ä¢ Occurs with compression, unknown (X) values                   ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   UNDETECTABLE (UD):                                                ‚îÇ
‚îÇ   ‚Ä¢ Proved no test can detect (redundant logic)                   ‚îÇ
‚îÇ   ‚Ä¢ Not ATPG's fault - design has redundancy                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   ATPG UNTESTABLE (AU):                                             ‚îÇ
‚îÇ   ‚Ä¢ ATPG couldn't find test within limits                         ‚îÇ
‚îÇ   ‚Ä¢ May be testable with more effort                               ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   NOT DETECTED (ND):                                                ‚îÇ
‚îÇ   ‚Ä¢ Not yet attempted or aborted                                   ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Coverage formulas:                                                ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   $\text{Test Coverage} = \frac{DT}{Total - UD - AU}$              ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   $\text{Fault Coverage} = \frac{DT}{Total}$                       ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   $\text{ATPG Effectiveness} = \frac{DT + UD}{Total}$             ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

---

## 9.5.6 Improving Coverage

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                    COVERAGE IMPROVEMENT STRATEGIES                   ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ                                                                      ‚îÇ
‚îÇ   When coverage is below target:                                    ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   1. ANALYZE UNDETECTED FAULTS                                     ‚îÇ
‚îÇ   ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ                                     ‚îÇ
‚îÇ   ‚Ä¢ Generate fault coverage by module                              ‚îÇ
‚îÇ   ‚Ä¢ Identify low-coverage areas                                    ‚îÇ
‚îÇ   ‚Ä¢ Check for scan chain issues                                    ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Module breakdown:                                                  ‚îÇ
‚îÇ   ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê                        ‚îÇ
‚îÇ   ‚îÇ Module      ‚îÇ Faults ‚îÇ Coverage ‚îÇ Gap ‚îÇ                        ‚îÇ
‚îÇ   ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§                        ‚îÇ
‚îÇ   ‚îÇ CPU Core    ‚îÇ 500K   ‚îÇ 98.5%    ‚îÇ -   ‚îÇ                        ‚îÇ
‚îÇ   ‚îÇ Cache       ‚îÇ 200K   ‚îÇ 97.2%    ‚îÇ -   ‚îÇ                        ‚îÇ
‚îÇ   ‚îÇ Bus Ctrl    ‚îÇ 50K    ‚îÇ 82.1%    ‚îÇ ‚òÖ   ‚îÇ ‚Üê Problem!            ‚îÇ
‚îÇ   ‚îÇ IO Block    ‚îÇ 100K   ‚îÇ 96.8%    ‚îÇ -   ‚îÇ                        ‚îÇ
‚îÇ   ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò                        ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   2. FIX DFT ISSUES                                                ‚îÇ
‚îÇ   ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ                                                 ‚îÇ
‚îÇ   Common problems:                                                  ‚îÇ
‚îÇ   ‚Ä¢ Incomplete scan insertion                                      ‚îÇ
‚îÇ   ‚Ä¢ Clock domain issues                                            ‚îÇ
‚îÇ   ‚Ä¢ Uncontrollable signals                                         ‚îÇ
‚îÇ   ‚Ä¢ Missing test modes                                             ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   3. ADD TEST POINTS                                               ‚îÇ
‚îÇ   ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ                                                ‚îÇ
‚îÇ   Insert control/observe points for hard faults                    ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Before:        Hard to            After:                         ‚îÇ
‚îÇ                  control                                            ‚îÇ
‚îÇ   A ‚îÄ‚ñ∫‚îÇ‚îú‚îÄ‚ñ∫‚îÇ‚îú‚îÄ‚ñ∫‚îÇ‚îú‚îÄ‚îÄ‚ñ∫‚óã‚îÄ‚îÄ‚ñ∫...        A ‚îÄ‚ñ∫‚îÇ‚îú‚îÄ‚ñ∫‚îÇ‚îú‚îÄ‚ñ∫‚îÇ‚îú‚îÄ‚îÄ‚î¨‚îÄ‚ñ∫...          ‚îÇ
‚îÇ                                                  ‚îÇ                  ‚îÇ
‚îÇ                                        Test ‚îÄ‚ñ∫‚îÇOR‚îú‚îÄ‚îò                ‚îÇ
‚îÇ                                       input                         ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   4. INCREASE ATPG EFFORT                                          ‚îÇ
‚îÇ   ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ                                           ‚îÇ
‚îÇ   ‚Ä¢ Increase backtrack limit                                       ‚îÇ
‚îÇ   ‚Ä¢ Use SAT-based ATPG for hard faults                            ‚îÇ
‚îÇ   ‚Ä¢ Allow more CPU time                                            ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   5. HANDLE REDUNDANT FAULTS                                       ‚îÇ
‚îÇ   ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ                                        ‚îÇ
‚îÇ   Options:                                                          ‚îÇ
‚îÇ   ‚Ä¢ Accept as untestable (document)                               ‚îÇ
‚îÇ   ‚Ä¢ Remove redundant logic (may affect timing)                    ‚îÇ
‚îÇ   ‚Ä¢ Add observation point if critical                              ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îÇ   Coverage improvement workflow:                                    ‚îÇ
‚îÇ   ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê   ‚îÇ
‚îÇ   ‚îÇ Initial ATPG ‚Üí Analyze gaps ‚Üí Fix DFT ‚Üí Rerun ATPG ‚Üí      ‚îÇ   ‚îÇ
‚îÇ   ‚îÇ Add test points ‚Üí Final ATPG ‚Üí Sign-off                    ‚îÇ   ‚îÇ
‚îÇ   ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò   ‚îÇ
‚îÇ                                                                      ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

---

## üìä Summary Table

| ATPG Concept | Description | Key Point |
|--------------|-------------|-----------|
| Activation | Set fault site to opposite value | Essential first step |
| Propagation | Sensitize path to output | D-frontier tracking |
| Justification | Justify values to inputs | Backward reasoning |
| Backtracking | Undo and retry on conflict | Search process |
| Coverage | % faults detected | Target >95-99% |

---

## ‚ùì Quick Revision Questions

1. **What are the two requirements for detecting a stuck-at fault?**

2. **Explain the meaning of D and D' in five-valued logic.**

3. **What is the D-frontier and why is it important in ATPG?**

4. **What is the difference between fault coverage and ATPG effectiveness?**

5. **Why might a fault be classified as "undetectable"?**

6. **List three methods to improve fault coverage when it's below target.**

---

## üîó Navigation

| Previous | Up | Next |
|----------|-------|------|
| ‚Üê [Fault Models](04-fault-models.md) | [Unit 9 Home](README.md) | [Unit 10: FPGA and ASIC ‚Üí](../10-FPGA-ASIC/README.md) |
