
super_traffic_light.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c38  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08004d44  08004d44  00014d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004de4  08004de4  000200c4  2**0
                  CONTENTS
  4 .ARM          00000000  08004de4  08004de4  000200c4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004de4  08004de4  000200c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004de4  08004de4  00014de4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004de8  08004de8  00014de8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c4  20000000  08004dec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000234  200000c4  08004eb0  000200c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f8  08004eb0  000202f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018773  00000000  00000000  000200ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d92  00000000  00000000  00038860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d88  00000000  00000000  0003b5f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c58  00000000  00000000  0003c380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000198c4  00000000  00000000  0003cfd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012e15  00000000  00000000  0005689c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b2d2  00000000  00000000  000696b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f4983  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039f4  00000000  00000000  000f49d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000c4 	.word	0x200000c4
 8000128:	00000000 	.word	0x00000000
 800012c:	08004d2c 	.word	0x08004d2c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000c8 	.word	0x200000c8
 8000148:	08004d2c 	.word	0x08004d2c

0800014c <ButtonInitializer>:
//int BtnRegistor1 [4] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};
//int BtnRegistor2 [4] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};
//int BtnRegistor3 [4] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};
//int TimerForKeyPress [4] = {500, 500, 500, 500};

void ButtonInitializer(int i){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(i==0){
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b00      	cmp	r3, #0
 8000158:	d148      	bne.n	80001ec <ButtonInitializer+0xa0>
		button[i].gpio= BUTTON_PORT[i];
 800015a:	4a4d      	ldr	r2, [pc, #308]	; (8000290 <ButtonInitializer+0x144>)
 800015c:	687b      	ldr	r3, [r7, #4]
 800015e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000162:	494c      	ldr	r1, [pc, #304]	; (8000294 <ButtonInitializer+0x148>)
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	015b      	lsls	r3, r3, #5
 8000168:	440b      	add	r3, r1
 800016a:	3318      	adds	r3, #24
 800016c:	601a      	str	r2, [r3, #0]
		button[i].is_long_pressed=0;
 800016e:	4a49      	ldr	r2, [pc, #292]	; (8000294 <ButtonInitializer+0x148>)
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	015b      	lsls	r3, r3, #5
 8000174:	4413      	add	r3, r2
 8000176:	3310      	adds	r3, #16
 8000178:	2200      	movs	r2, #0
 800017a:	601a      	str	r2, [r3, #0]
		button[i].is_pressed=0;
 800017c:	4a45      	ldr	r2, [pc, #276]	; (8000294 <ButtonInitializer+0x148>)
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	015b      	lsls	r3, r3, #5
 8000182:	4413      	add	r3, r2
 8000184:	330c      	adds	r3, #12
 8000186:	2200      	movs	r2, #0
 8000188:	601a      	str	r2, [r3, #0]
		button[i].pin= BUTTON_PIN[i];
 800018a:	4a43      	ldr	r2, [pc, #268]	; (8000298 <ButtonInitializer+0x14c>)
 800018c:	687b      	ldr	r3, [r7, #4]
 800018e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000192:	4a40      	ldr	r2, [pc, #256]	; (8000294 <ButtonInitializer+0x148>)
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	015b      	lsls	r3, r3, #5
 8000198:	4413      	add	r3, r2
 800019a:	331c      	adds	r3, #28
 800019c:	460a      	mov	r2, r1
 800019e:	801a      	strh	r2, [r3, #0]
		button[i].reg[0]= button[i].reg[1] = button[i].reg[2] = NORMAL_STATE;
 80001a0:	4a3c      	ldr	r2, [pc, #240]	; (8000294 <ButtonInitializer+0x148>)
 80001a2:	687b      	ldr	r3, [r7, #4]
 80001a4:	015b      	lsls	r3, r3, #5
 80001a6:	4413      	add	r3, r2
 80001a8:	3308      	adds	r3, #8
 80001aa:	2201      	movs	r2, #1
 80001ac:	601a      	str	r2, [r3, #0]
 80001ae:	4a39      	ldr	r2, [pc, #228]	; (8000294 <ButtonInitializer+0x148>)
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	015b      	lsls	r3, r3, #5
 80001b4:	4413      	add	r3, r2
 80001b6:	3308      	adds	r3, #8
 80001b8:	681a      	ldr	r2, [r3, #0]
 80001ba:	4936      	ldr	r1, [pc, #216]	; (8000294 <ButtonInitializer+0x148>)
 80001bc:	687b      	ldr	r3, [r7, #4]
 80001be:	015b      	lsls	r3, r3, #5
 80001c0:	440b      	add	r3, r1
 80001c2:	3304      	adds	r3, #4
 80001c4:	601a      	str	r2, [r3, #0]
 80001c6:	4a33      	ldr	r2, [pc, #204]	; (8000294 <ButtonInitializer+0x148>)
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	015b      	lsls	r3, r3, #5
 80001cc:	4413      	add	r3, r2
 80001ce:	3304      	adds	r3, #4
 80001d0:	681a      	ldr	r2, [r3, #0]
 80001d2:	4930      	ldr	r1, [pc, #192]	; (8000294 <ButtonInitializer+0x148>)
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	015b      	lsls	r3, r3, #5
 80001d8:	440b      	add	r3, r1
 80001da:	601a      	str	r2, [r3, #0]
		button[i].timer= 100;
 80001dc:	4a2d      	ldr	r2, [pc, #180]	; (8000294 <ButtonInitializer+0x148>)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	015b      	lsls	r3, r3, #5
 80001e2:	4413      	add	r3, r2
 80001e4:	3314      	adds	r3, #20
 80001e6:	2264      	movs	r2, #100	; 0x64
 80001e8:	601a      	str	r2, [r3, #0]
		button[i].pin= BUTTON_PIN[i];
		button[i].reg[0]= button[i].reg[1] = button[i].reg[2] = NORMAL_STATE;
		button[i].timer= 100;
		ButtonInitializer(i-1);
	}
}
 80001ea:	e04c      	b.n	8000286 <ButtonInitializer+0x13a>
		button[i].gpio= BUTTON_PORT[i];
 80001ec:	4a28      	ldr	r2, [pc, #160]	; (8000290 <ButtonInitializer+0x144>)
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f4:	4927      	ldr	r1, [pc, #156]	; (8000294 <ButtonInitializer+0x148>)
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	015b      	lsls	r3, r3, #5
 80001fa:	440b      	add	r3, r1
 80001fc:	3318      	adds	r3, #24
 80001fe:	601a      	str	r2, [r3, #0]
		button[i].is_long_pressed=0;
 8000200:	4a24      	ldr	r2, [pc, #144]	; (8000294 <ButtonInitializer+0x148>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	015b      	lsls	r3, r3, #5
 8000206:	4413      	add	r3, r2
 8000208:	3310      	adds	r3, #16
 800020a:	2200      	movs	r2, #0
 800020c:	601a      	str	r2, [r3, #0]
		button[i].is_pressed=0;
 800020e:	4a21      	ldr	r2, [pc, #132]	; (8000294 <ButtonInitializer+0x148>)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	015b      	lsls	r3, r3, #5
 8000214:	4413      	add	r3, r2
 8000216:	330c      	adds	r3, #12
 8000218:	2200      	movs	r2, #0
 800021a:	601a      	str	r2, [r3, #0]
		button[i].pin= BUTTON_PIN[i];
 800021c:	4a1e      	ldr	r2, [pc, #120]	; (8000298 <ButtonInitializer+0x14c>)
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000224:	4a1b      	ldr	r2, [pc, #108]	; (8000294 <ButtonInitializer+0x148>)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	015b      	lsls	r3, r3, #5
 800022a:	4413      	add	r3, r2
 800022c:	331c      	adds	r3, #28
 800022e:	460a      	mov	r2, r1
 8000230:	801a      	strh	r2, [r3, #0]
		button[i].reg[0]= button[i].reg[1] = button[i].reg[2] = NORMAL_STATE;
 8000232:	4a18      	ldr	r2, [pc, #96]	; (8000294 <ButtonInitializer+0x148>)
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	015b      	lsls	r3, r3, #5
 8000238:	4413      	add	r3, r2
 800023a:	3308      	adds	r3, #8
 800023c:	2201      	movs	r2, #1
 800023e:	601a      	str	r2, [r3, #0]
 8000240:	4a14      	ldr	r2, [pc, #80]	; (8000294 <ButtonInitializer+0x148>)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	015b      	lsls	r3, r3, #5
 8000246:	4413      	add	r3, r2
 8000248:	3308      	adds	r3, #8
 800024a:	681a      	ldr	r2, [r3, #0]
 800024c:	4911      	ldr	r1, [pc, #68]	; (8000294 <ButtonInitializer+0x148>)
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	015b      	lsls	r3, r3, #5
 8000252:	440b      	add	r3, r1
 8000254:	3304      	adds	r3, #4
 8000256:	601a      	str	r2, [r3, #0]
 8000258:	4a0e      	ldr	r2, [pc, #56]	; (8000294 <ButtonInitializer+0x148>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	015b      	lsls	r3, r3, #5
 800025e:	4413      	add	r3, r2
 8000260:	3304      	adds	r3, #4
 8000262:	681a      	ldr	r2, [r3, #0]
 8000264:	490b      	ldr	r1, [pc, #44]	; (8000294 <ButtonInitializer+0x148>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	015b      	lsls	r3, r3, #5
 800026a:	440b      	add	r3, r1
 800026c:	601a      	str	r2, [r3, #0]
		button[i].timer= 100;
 800026e:	4a09      	ldr	r2, [pc, #36]	; (8000294 <ButtonInitializer+0x148>)
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	015b      	lsls	r3, r3, #5
 8000274:	4413      	add	r3, r2
 8000276:	3314      	adds	r3, #20
 8000278:	2264      	movs	r2, #100	; 0x64
 800027a:	601a      	str	r2, [r3, #0]
		ButtonInitializer(i-1);
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	3b01      	subs	r3, #1
 8000280:	4618      	mov	r0, r3
 8000282:	f7ff ff63 	bl	800014c <ButtonInitializer>
}
 8000286:	bf00      	nop
 8000288:	3708      	adds	r7, #8
 800028a:	46bd      	mov	sp, r7
 800028c:	bd80      	pop	{r7, pc}
 800028e:	bf00      	nop
 8000290:	20000000 	.word	0x20000000
 8000294:	20000178 	.word	0x20000178
 8000298:	20000010 	.word	0x20000010

0800029c <buttonInnit>:

void buttonInnit(void){
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
	ButtonInitializer(NUMBER_OF_BUTTON -1);
 80002a0:	2003      	movs	r0, #3
 80002a2:	f7ff ff53 	bl	800014c <ButtonInitializer>
}
 80002a6:	bf00      	nop
 80002a8:	bd80      	pop	{r7, pc}
	...

080002ac <isButtonPressed>:

int isButtonPressed(int index){
 80002ac:	b480      	push	{r7}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
	return button[index].is_pressed;
 80002b4:	4a05      	ldr	r2, [pc, #20]	; (80002cc <isButtonPressed+0x20>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	015b      	lsls	r3, r3, #5
 80002ba:	4413      	add	r3, r2
 80002bc:	330c      	adds	r3, #12
 80002be:	681b      	ldr	r3, [r3, #0]
}
 80002c0:	4618      	mov	r0, r3
 80002c2:	370c      	adds	r7, #12
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bc80      	pop	{r7}
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop
 80002cc:	20000178 	.word	0x20000178

080002d0 <isButtonLongPressed>:
int isButtonLongPressed(int index){
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
	return button[index].is_long_pressed;
 80002d8:	4a05      	ldr	r2, [pc, #20]	; (80002f0 <isButtonLongPressed+0x20>)
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	015b      	lsls	r3, r3, #5
 80002de:	4413      	add	r3, r2
 80002e0:	3310      	adds	r3, #16
 80002e2:	681b      	ldr	r3, [r3, #0]
}
 80002e4:	4618      	mov	r0, r3
 80002e6:	370c      	adds	r7, #12
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bc80      	pop	{r7}
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop
 80002f0:	20000178 	.word	0x20000178

080002f4 <getInput>:
//void subKeyProcess(int button){
//	button_flag[button] = 1;
//}


void getInput(int i){
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
//			{
//				BtnRegistor3[button] = NORMAL_STATE;
//			}
//		}
//	}
	if (i == 0) {
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	2b00      	cmp	r3, #0
 8000300:	f040 808b 	bne.w	800041a <getInput+0x126>
		button[i].reg[0] = button[i].reg[1];
 8000304:	4a8d      	ldr	r2, [pc, #564]	; (800053c <getInput+0x248>)
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	015b      	lsls	r3, r3, #5
 800030a:	4413      	add	r3, r2
 800030c:	3304      	adds	r3, #4
 800030e:	681a      	ldr	r2, [r3, #0]
 8000310:	498a      	ldr	r1, [pc, #552]	; (800053c <getInput+0x248>)
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	015b      	lsls	r3, r3, #5
 8000316:	440b      	add	r3, r1
 8000318:	601a      	str	r2, [r3, #0]
		button[i].reg[1] = button[i].reg[2];
 800031a:	4a88      	ldr	r2, [pc, #544]	; (800053c <getInput+0x248>)
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	015b      	lsls	r3, r3, #5
 8000320:	4413      	add	r3, r2
 8000322:	3308      	adds	r3, #8
 8000324:	681a      	ldr	r2, [r3, #0]
 8000326:	4985      	ldr	r1, [pc, #532]	; (800053c <getInput+0x248>)
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	015b      	lsls	r3, r3, #5
 800032c:	440b      	add	r3, r1
 800032e:	3304      	adds	r3, #4
 8000330:	601a      	str	r2, [r3, #0]
		button[i].reg[2] = HAL_GPIO_ReadPin(BUTTON_PORT[i], BUTTON_PIN[i]);
 8000332:	4a83      	ldr	r2, [pc, #524]	; (8000540 <getInput+0x24c>)
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800033a:	4982      	ldr	r1, [pc, #520]	; (8000544 <getInput+0x250>)
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000342:	4619      	mov	r1, r3
 8000344:	4610      	mov	r0, r2
 8000346:	f001 fe51 	bl	8001fec <HAL_GPIO_ReadPin>
 800034a:	4603      	mov	r3, r0
 800034c:	4619      	mov	r1, r3
 800034e:	4a7b      	ldr	r2, [pc, #492]	; (800053c <getInput+0x248>)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	015b      	lsls	r3, r3, #5
 8000354:	4413      	add	r3, r2
 8000356:	3308      	adds	r3, #8
 8000358:	6019      	str	r1, [r3, #0]
		if (button[i].reg[0] == button[i].reg[1]
 800035a:	4a78      	ldr	r2, [pc, #480]	; (800053c <getInput+0x248>)
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	015b      	lsls	r3, r3, #5
 8000360:	4413      	add	r3, r2
 8000362:	681a      	ldr	r2, [r3, #0]
 8000364:	4975      	ldr	r1, [pc, #468]	; (800053c <getInput+0x248>)
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	015b      	lsls	r3, r3, #5
 800036a:	440b      	add	r3, r1
 800036c:	3304      	adds	r3, #4
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	429a      	cmp	r2, r3
 8000372:	f040 80df 	bne.w	8000534 <getInput+0x240>
				&& button[i].reg[1] == button[i].reg[2]) {
 8000376:	4a71      	ldr	r2, [pc, #452]	; (800053c <getInput+0x248>)
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	015b      	lsls	r3, r3, #5
 800037c:	4413      	add	r3, r2
 800037e:	3304      	adds	r3, #4
 8000380:	681a      	ldr	r2, [r3, #0]
 8000382:	496e      	ldr	r1, [pc, #440]	; (800053c <getInput+0x248>)
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	015b      	lsls	r3, r3, #5
 8000388:	440b      	add	r3, r1
 800038a:	3308      	adds	r3, #8
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	429a      	cmp	r2, r3
 8000390:	f040 80d0 	bne.w	8000534 <getInput+0x240>
			if (button[i].reg[2] == PRESSED_STATE) {
 8000394:	4a69      	ldr	r2, [pc, #420]	; (800053c <getInput+0x248>)
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	015b      	lsls	r3, r3, #5
 800039a:	4413      	add	r3, r2
 800039c:	3308      	adds	r3, #8
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d124      	bne.n	80003ee <getInput+0xfa>
				button[i].is_pressed = 1;
 80003a4:	4a65      	ldr	r2, [pc, #404]	; (800053c <getInput+0x248>)
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	015b      	lsls	r3, r3, #5
 80003aa:	4413      	add	r3, r2
 80003ac:	330c      	adds	r3, #12
 80003ae:	2201      	movs	r2, #1
 80003b0:	601a      	str	r2, [r3, #0]
				if (button[i].timer > 0) {
 80003b2:	4a62      	ldr	r2, [pc, #392]	; (800053c <getInput+0x248>)
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	015b      	lsls	r3, r3, #5
 80003b8:	4413      	add	r3, r2
 80003ba:	3314      	adds	r3, #20
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	2b00      	cmp	r3, #0
 80003c0:	dd0d      	ble.n	80003de <getInput+0xea>
					button[i].timer--;
 80003c2:	4a5e      	ldr	r2, [pc, #376]	; (800053c <getInput+0x248>)
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	015b      	lsls	r3, r3, #5
 80003c8:	4413      	add	r3, r2
 80003ca:	3314      	adds	r3, #20
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	1e5a      	subs	r2, r3, #1
 80003d0:	495a      	ldr	r1, [pc, #360]	; (800053c <getInput+0x248>)
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	015b      	lsls	r3, r3, #5
 80003d6:	440b      	add	r3, r1
 80003d8:	3314      	adds	r3, #20
 80003da:	601a      	str	r2, [r3, #0]
				button[i].timer = 100;
			}
		}
		getInput(i-1);
	}
}
 80003dc:	e0aa      	b.n	8000534 <getInput+0x240>
					button[i].is_long_pressed = 1;
 80003de:	4a57      	ldr	r2, [pc, #348]	; (800053c <getInput+0x248>)
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	015b      	lsls	r3, r3, #5
 80003e4:	4413      	add	r3, r2
 80003e6:	3310      	adds	r3, #16
 80003e8:	2201      	movs	r2, #1
 80003ea:	601a      	str	r2, [r3, #0]
}
 80003ec:	e0a2      	b.n	8000534 <getInput+0x240>
				button[i].is_pressed = 0;
 80003ee:	4a53      	ldr	r2, [pc, #332]	; (800053c <getInput+0x248>)
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	015b      	lsls	r3, r3, #5
 80003f4:	4413      	add	r3, r2
 80003f6:	330c      	adds	r3, #12
 80003f8:	2200      	movs	r2, #0
 80003fa:	601a      	str	r2, [r3, #0]
				button[i].is_long_pressed = 0;
 80003fc:	4a4f      	ldr	r2, [pc, #316]	; (800053c <getInput+0x248>)
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	015b      	lsls	r3, r3, #5
 8000402:	4413      	add	r3, r2
 8000404:	3310      	adds	r3, #16
 8000406:	2200      	movs	r2, #0
 8000408:	601a      	str	r2, [r3, #0]
				button[i].timer = 100;
 800040a:	4a4c      	ldr	r2, [pc, #304]	; (800053c <getInput+0x248>)
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	015b      	lsls	r3, r3, #5
 8000410:	4413      	add	r3, r2
 8000412:	3314      	adds	r3, #20
 8000414:	2264      	movs	r2, #100	; 0x64
 8000416:	601a      	str	r2, [r3, #0]
}
 8000418:	e08c      	b.n	8000534 <getInput+0x240>
		button[i].reg[0] = button[i].reg[1];
 800041a:	4a48      	ldr	r2, [pc, #288]	; (800053c <getInput+0x248>)
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	015b      	lsls	r3, r3, #5
 8000420:	4413      	add	r3, r2
 8000422:	3304      	adds	r3, #4
 8000424:	681a      	ldr	r2, [r3, #0]
 8000426:	4945      	ldr	r1, [pc, #276]	; (800053c <getInput+0x248>)
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	015b      	lsls	r3, r3, #5
 800042c:	440b      	add	r3, r1
 800042e:	601a      	str	r2, [r3, #0]
		button[i].reg[1] = button[i].reg[2];
 8000430:	4a42      	ldr	r2, [pc, #264]	; (800053c <getInput+0x248>)
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	015b      	lsls	r3, r3, #5
 8000436:	4413      	add	r3, r2
 8000438:	3308      	adds	r3, #8
 800043a:	681a      	ldr	r2, [r3, #0]
 800043c:	493f      	ldr	r1, [pc, #252]	; (800053c <getInput+0x248>)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	015b      	lsls	r3, r3, #5
 8000442:	440b      	add	r3, r1
 8000444:	3304      	adds	r3, #4
 8000446:	601a      	str	r2, [r3, #0]
		button[i].reg[2] = HAL_GPIO_ReadPin(BUTTON_PORT[i], BUTTON_PIN[i]);
 8000448:	4a3d      	ldr	r2, [pc, #244]	; (8000540 <getInput+0x24c>)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000450:	493c      	ldr	r1, [pc, #240]	; (8000544 <getInput+0x250>)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000458:	4619      	mov	r1, r3
 800045a:	4610      	mov	r0, r2
 800045c:	f001 fdc6 	bl	8001fec <HAL_GPIO_ReadPin>
 8000460:	4603      	mov	r3, r0
 8000462:	4619      	mov	r1, r3
 8000464:	4a35      	ldr	r2, [pc, #212]	; (800053c <getInput+0x248>)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	015b      	lsls	r3, r3, #5
 800046a:	4413      	add	r3, r2
 800046c:	3308      	adds	r3, #8
 800046e:	6019      	str	r1, [r3, #0]
		if (button[i].reg[0] == button[i].reg[1]
 8000470:	4a32      	ldr	r2, [pc, #200]	; (800053c <getInput+0x248>)
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	015b      	lsls	r3, r3, #5
 8000476:	4413      	add	r3, r2
 8000478:	681a      	ldr	r2, [r3, #0]
 800047a:	4930      	ldr	r1, [pc, #192]	; (800053c <getInput+0x248>)
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	015b      	lsls	r3, r3, #5
 8000480:	440b      	add	r3, r1
 8000482:	3304      	adds	r3, #4
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	429a      	cmp	r2, r3
 8000488:	d14f      	bne.n	800052a <getInput+0x236>
				&& button[i].reg[1] == button[i].reg[2]) {
 800048a:	4a2c      	ldr	r2, [pc, #176]	; (800053c <getInput+0x248>)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	015b      	lsls	r3, r3, #5
 8000490:	4413      	add	r3, r2
 8000492:	3304      	adds	r3, #4
 8000494:	681a      	ldr	r2, [r3, #0]
 8000496:	4929      	ldr	r1, [pc, #164]	; (800053c <getInput+0x248>)
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	015b      	lsls	r3, r3, #5
 800049c:	440b      	add	r3, r1
 800049e:	3308      	adds	r3, #8
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	429a      	cmp	r2, r3
 80004a4:	d141      	bne.n	800052a <getInput+0x236>
			if (button[i].reg[2] == PRESSED_STATE) {
 80004a6:	4a25      	ldr	r2, [pc, #148]	; (800053c <getInput+0x248>)
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	015b      	lsls	r3, r3, #5
 80004ac:	4413      	add	r3, r2
 80004ae:	3308      	adds	r3, #8
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d124      	bne.n	8000500 <getInput+0x20c>
				button[i].is_pressed = 1;
 80004b6:	4a21      	ldr	r2, [pc, #132]	; (800053c <getInput+0x248>)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	015b      	lsls	r3, r3, #5
 80004bc:	4413      	add	r3, r2
 80004be:	330c      	adds	r3, #12
 80004c0:	2201      	movs	r2, #1
 80004c2:	601a      	str	r2, [r3, #0]
				if (button[i].timer > 0) {
 80004c4:	4a1d      	ldr	r2, [pc, #116]	; (800053c <getInput+0x248>)
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	015b      	lsls	r3, r3, #5
 80004ca:	4413      	add	r3, r2
 80004cc:	3314      	adds	r3, #20
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	dd0d      	ble.n	80004f0 <getInput+0x1fc>
					button[i].timer--;
 80004d4:	4a19      	ldr	r2, [pc, #100]	; (800053c <getInput+0x248>)
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	015b      	lsls	r3, r3, #5
 80004da:	4413      	add	r3, r2
 80004dc:	3314      	adds	r3, #20
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	1e5a      	subs	r2, r3, #1
 80004e2:	4916      	ldr	r1, [pc, #88]	; (800053c <getInput+0x248>)
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	015b      	lsls	r3, r3, #5
 80004e8:	440b      	add	r3, r1
 80004ea:	3314      	adds	r3, #20
 80004ec:	601a      	str	r2, [r3, #0]
 80004ee:	e01c      	b.n	800052a <getInput+0x236>
					button[i].is_long_pressed = 1;
 80004f0:	4a12      	ldr	r2, [pc, #72]	; (800053c <getInput+0x248>)
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	015b      	lsls	r3, r3, #5
 80004f6:	4413      	add	r3, r2
 80004f8:	3310      	adds	r3, #16
 80004fa:	2201      	movs	r2, #1
 80004fc:	601a      	str	r2, [r3, #0]
 80004fe:	e014      	b.n	800052a <getInput+0x236>
				button[i].is_pressed = 0;
 8000500:	4a0e      	ldr	r2, [pc, #56]	; (800053c <getInput+0x248>)
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	015b      	lsls	r3, r3, #5
 8000506:	4413      	add	r3, r2
 8000508:	330c      	adds	r3, #12
 800050a:	2200      	movs	r2, #0
 800050c:	601a      	str	r2, [r3, #0]
				button[i].is_long_pressed = 0;
 800050e:	4a0b      	ldr	r2, [pc, #44]	; (800053c <getInput+0x248>)
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	015b      	lsls	r3, r3, #5
 8000514:	4413      	add	r3, r2
 8000516:	3310      	adds	r3, #16
 8000518:	2200      	movs	r2, #0
 800051a:	601a      	str	r2, [r3, #0]
				button[i].timer = 100;
 800051c:	4a07      	ldr	r2, [pc, #28]	; (800053c <getInput+0x248>)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	015b      	lsls	r3, r3, #5
 8000522:	4413      	add	r3, r2
 8000524:	3314      	adds	r3, #20
 8000526:	2264      	movs	r2, #100	; 0x64
 8000528:	601a      	str	r2, [r3, #0]
		getInput(i-1);
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	3b01      	subs	r3, #1
 800052e:	4618      	mov	r0, r3
 8000530:	f7ff fee0 	bl	80002f4 <getInput>
}
 8000534:	bf00      	nop
 8000536:	3708      	adds	r7, #8
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	20000178 	.word	0x20000178
 8000540:	20000000 	.word	0x20000000
 8000544:	20000010 	.word	0x20000010

08000548 <getKeyInput>:
void getKeyInput(void){
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
	getInput(NUMBER_OF_BUTTON-1);
 800054c:	2003      	movs	r0, #3
 800054e:	f7ff fed1 	bl	80002f4 <getInput>
}
 8000552:	bf00      	nop
 8000554:	bd80      	pop	{r7, pc}
	...

08000558 <fsm_automatic_run>:
 *      Author: MY PC
 */

#include "fsm_auto.h"

void fsm_automatic_run(int lane){
 8000558:	b580      	push	{r7, lr}
 800055a:	b084      	sub	sp, #16
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
	if (timer[lane].count % 100 == 0){
 8000560:	4a7e      	ldr	r2, [pc, #504]	; (800075c <fsm_automatic_run+0x204>)
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000568:	4b7d      	ldr	r3, [pc, #500]	; (8000760 <fsm_automatic_run+0x208>)
 800056a:	fba3 1302 	umull	r1, r3, r3, r2
 800056e:	095b      	lsrs	r3, r3, #5
 8000570:	2164      	movs	r1, #100	; 0x64
 8000572:	fb01 f303 	mul.w	r3, r1, r3
 8000576:	1ad3      	subs	r3, r2, r3
 8000578:	2b00      	cmp	r3, #0
 800057a:	d133      	bne.n	80005e4 <fsm_automatic_run+0x8c>
		int remaining_time = timer[lane].count / 100;
 800057c:	4a77      	ldr	r2, [pc, #476]	; (800075c <fsm_automatic_run+0x204>)
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000584:	4a76      	ldr	r2, [pc, #472]	; (8000760 <fsm_automatic_run+0x208>)
 8000586:	fba2 2303 	umull	r2, r3, r2, r3
 800058a:	095b      	lsrs	r3, r3, #5
 800058c:	60fb      	str	r3, [r7, #12]
		Display(timer[0].count / 100, timer[1].count / 100);
 800058e:	4b73      	ldr	r3, [pc, #460]	; (800075c <fsm_automatic_run+0x204>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	4a73      	ldr	r2, [pc, #460]	; (8000760 <fsm_automatic_run+0x208>)
 8000594:	fba2 2303 	umull	r2, r3, r2, r3
 8000598:	095b      	lsrs	r3, r3, #5
 800059a:	4618      	mov	r0, r3
 800059c:	4b6f      	ldr	r3, [pc, #444]	; (800075c <fsm_automatic_run+0x204>)
 800059e:	689b      	ldr	r3, [r3, #8]
 80005a0:	4a6f      	ldr	r2, [pc, #444]	; (8000760 <fsm_automatic_run+0x208>)
 80005a2:	fba2 2303 	umull	r2, r3, r2, r3
 80005a6:	095b      	lsrs	r3, r3, #5
 80005a8:	4619      	mov	r1, r3
 80005aa:	f001 f8d5 	bl	8001758 <Display>
		if(!lane && PEDESTRIAN_MODE && LED_STATE[0] == RED_STATE){
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d117      	bne.n	80005e4 <fsm_automatic_run+0x8c>
 80005b4:	4b6b      	ldr	r3, [pc, #428]	; (8000764 <fsm_automatic_run+0x20c>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d013      	beq.n	80005e4 <fsm_automatic_run+0x8c>
 80005bc:	4b6a      	ldr	r3, [pc, #424]	; (8000768 <fsm_automatic_run+0x210>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	2b02      	cmp	r3, #2
 80005c2:	d10f      	bne.n	80005e4 <fsm_automatic_run+0x8c>
			int freq= (RED_DURATION *100 - remaining_time) *10;
 80005c4:	4b69      	ldr	r3, [pc, #420]	; (800076c <fsm_automatic_run+0x214>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	2264      	movs	r2, #100	; 0x64
 80005ca:	fb02 f203 	mul.w	r2, r2, r3
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	1ad2      	subs	r2, r2, r3
 80005d2:	4613      	mov	r3, r2
 80005d4:	009b      	lsls	r3, r3, #2
 80005d6:	4413      	add	r3, r2
 80005d8:	005b      	lsls	r3, r3, #1
 80005da:	60bb      	str	r3, [r7, #8]
			buzzer(freq);
 80005dc:	68bb      	ldr	r3, [r7, #8]
 80005de:	4618      	mov	r0, r3
 80005e0:	f000 fd9c 	bl	800111c <buzzer>
		}
	}
	switch(LED_STATE[lane]){
 80005e4:	4a60      	ldr	r2, [pc, #384]	; (8000768 <fsm_automatic_run+0x210>)
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ec:	3b01      	subs	r3, #1
 80005ee:	2b03      	cmp	r3, #3
 80005f0:	f200 80a6 	bhi.w	8000740 <fsm_automatic_run+0x1e8>
 80005f4:	a201      	add	r2, pc, #4	; (adr r2, 80005fc <fsm_automatic_run+0xa4>)
 80005f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005fa:	bf00      	nop
 80005fc:	0800060d 	.word	0x0800060d
 8000600:	08000669 	.word	0x08000669
 8000604:	080006b1 	.word	0x080006b1
 8000608:	080006f9 	.word	0x080006f9
		case INIT_STATE:
			setTrafficLightDefault(lane);
 800060c:	6878      	ldr	r0, [r7, #4]
 800060e:	f000 ffa3 	bl	8001558 <setTrafficLightDefault>
			if (lane == 0){
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	2b00      	cmp	r3, #0
 8000616:	d117      	bne.n	8000648 <fsm_automatic_run+0xf0>
				LED_STATE[lane] = RED_STATE;
 8000618:	4a53      	ldr	r2, [pc, #332]	; (8000768 <fsm_automatic_run+0x210>)
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2102      	movs	r1, #2
 800061e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				setTimer(lane, RED_DURATION*100);
 8000622:	687a      	ldr	r2, [r7, #4]
 8000624:	4b51      	ldr	r3, [pc, #324]	; (800076c <fsm_automatic_run+0x214>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	2164      	movs	r1, #100	; 0x64
 800062a:	fb01 f303 	mul.w	r3, r1, r3
 800062e:	4619      	mov	r1, r3
 8000630:	4610      	mov	r0, r2
 8000632:	f000 ff1d 	bl	8001470 <setTimer>
				if(PEDESTRIAN_MODE){
 8000636:	4b4b      	ldr	r3, [pc, #300]	; (8000764 <fsm_automatic_run+0x20c>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	2b00      	cmp	r3, #0
 800063c:	f000 8082 	beq.w	8000744 <fsm_automatic_run+0x1ec>
					setGreen(2);
 8000640:	2002      	movs	r0, #2
 8000642:	f000 ffd7 	bl	80015f4 <setGreen>
			}
			else{
				LED_STATE[lane] = GREEN_STATE;
				setTimer(lane, GREEN_DURATION*100);
			}
			break;
 8000646:	e07d      	b.n	8000744 <fsm_automatic_run+0x1ec>
				LED_STATE[lane] = GREEN_STATE;
 8000648:	4a47      	ldr	r2, [pc, #284]	; (8000768 <fsm_automatic_run+0x210>)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	2103      	movs	r1, #3
 800064e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				setTimer(lane, GREEN_DURATION*100);
 8000652:	687a      	ldr	r2, [r7, #4]
 8000654:	4b46      	ldr	r3, [pc, #280]	; (8000770 <fsm_automatic_run+0x218>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2164      	movs	r1, #100	; 0x64
 800065a:	fb01 f303 	mul.w	r3, r1, r3
 800065e:	4619      	mov	r1, r3
 8000660:	4610      	mov	r0, r2
 8000662:	f000 ff05 	bl	8001470 <setTimer>
			break;
 8000666:	e06d      	b.n	8000744 <fsm_automatic_run+0x1ec>
		case RED_STATE:
			setRed(lane);
 8000668:	6878      	ldr	r0, [r7, #4]
 800066a:	f001 f805 	bl	8001678 <setRed>
			if(isTimerOn(lane) == 1){
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	4618      	mov	r0, r3
 8000672:	f000 ff61 	bl	8001538 <isTimerOn>
 8000676:	4603      	mov	r3, r0
 8000678:	2b01      	cmp	r3, #1
 800067a:	d10e      	bne.n	800069a <fsm_automatic_run+0x142>
				LED_STATE[lane] = GREEN_STATE;
 800067c:	4a3a      	ldr	r2, [pc, #232]	; (8000768 <fsm_automatic_run+0x210>)
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	2103      	movs	r1, #3
 8000682:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				setTimer(lane, GREEN_DURATION*100);
 8000686:	687a      	ldr	r2, [r7, #4]
 8000688:	4b39      	ldr	r3, [pc, #228]	; (8000770 <fsm_automatic_run+0x218>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2164      	movs	r1, #100	; 0x64
 800068e:	fb01 f303 	mul.w	r3, r1, r3
 8000692:	4619      	mov	r1, r3
 8000694:	4610      	mov	r0, r2
 8000696:	f000 feeb 	bl	8001470 <setTimer>
			}

			if(lane ==0 && PEDESTRIAN_MODE){
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d153      	bne.n	8000748 <fsm_automatic_run+0x1f0>
 80006a0:	4b30      	ldr	r3, [pc, #192]	; (8000764 <fsm_automatic_run+0x20c>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d04f      	beq.n	8000748 <fsm_automatic_run+0x1f0>
				setGreen(2);
 80006a8:	2002      	movs	r0, #2
 80006aa:	f000 ffa3 	bl	80015f4 <setGreen>
			}
			break;
 80006ae:	e04b      	b.n	8000748 <fsm_automatic_run+0x1f0>
		case GREEN_STATE:
			setGreen(lane);
 80006b0:	6878      	ldr	r0, [r7, #4]
 80006b2:	f000 ff9f 	bl	80015f4 <setGreen>
			if(isTimerOn(lane) == 1){
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	4618      	mov	r0, r3
 80006ba:	f000 ff3d 	bl	8001538 <isTimerOn>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d10e      	bne.n	80006e2 <fsm_automatic_run+0x18a>
				LED_STATE[lane] = YELLOW_STATE;
 80006c4:	4a28      	ldr	r2, [pc, #160]	; (8000768 <fsm_automatic_run+0x210>)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	2104      	movs	r1, #4
 80006ca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				setTimer(lane, YELLOW_DURATION*100);
 80006ce:	687a      	ldr	r2, [r7, #4]
 80006d0:	4b28      	ldr	r3, [pc, #160]	; (8000774 <fsm_automatic_run+0x21c>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2164      	movs	r1, #100	; 0x64
 80006d6:	fb01 f303 	mul.w	r3, r1, r3
 80006da:	4619      	mov	r1, r3
 80006dc:	4610      	mov	r0, r2
 80006de:	f000 fec7 	bl	8001470 <setTimer>
			}

			if(lane == 0 && PEDESTRIAN_MODE){
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d131      	bne.n	800074c <fsm_automatic_run+0x1f4>
 80006e8:	4b1e      	ldr	r3, [pc, #120]	; (8000764 <fsm_automatic_run+0x20c>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d02d      	beq.n	800074c <fsm_automatic_run+0x1f4>
				setRed(2);
 80006f0:	2002      	movs	r0, #2
 80006f2:	f000 ffc1 	bl	8001678 <setRed>
			}
			break;
 80006f6:	e029      	b.n	800074c <fsm_automatic_run+0x1f4>
		case YELLOW_STATE:
			setAmber(lane);
 80006f8:	6878      	ldr	r0, [r7, #4]
 80006fa:	f000 ffff 	bl	80016fc <setAmber>
			if(isTimerOn(lane) == 1){
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	4618      	mov	r0, r3
 8000702:	f000 ff19 	bl	8001538 <isTimerOn>
 8000706:	4603      	mov	r3, r0
 8000708:	2b01      	cmp	r3, #1
 800070a:	d10e      	bne.n	800072a <fsm_automatic_run+0x1d2>
				LED_STATE[lane] = RED_STATE;
 800070c:	4a16      	ldr	r2, [pc, #88]	; (8000768 <fsm_automatic_run+0x210>)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	2102      	movs	r1, #2
 8000712:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				setTimer(lane, RED_DURATION*100);
 8000716:	687a      	ldr	r2, [r7, #4]
 8000718:	4b14      	ldr	r3, [pc, #80]	; (800076c <fsm_automatic_run+0x214>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	2164      	movs	r1, #100	; 0x64
 800071e:	fb01 f303 	mul.w	r3, r1, r3
 8000722:	4619      	mov	r1, r3
 8000724:	4610      	mov	r0, r2
 8000726:	f000 fea3 	bl	8001470 <setTimer>
			}

			if(lane ==0 && PEDESTRIAN_MODE){
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	2b00      	cmp	r3, #0
 800072e:	d10f      	bne.n	8000750 <fsm_automatic_run+0x1f8>
 8000730:	4b0c      	ldr	r3, [pc, #48]	; (8000764 <fsm_automatic_run+0x20c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d00b      	beq.n	8000750 <fsm_automatic_run+0x1f8>
				setRed(2);
 8000738:	2002      	movs	r0, #2
 800073a:	f000 ff9d 	bl	8001678 <setRed>
			}
			break;
 800073e:	e007      	b.n	8000750 <fsm_automatic_run+0x1f8>
		default:
			break;
 8000740:	bf00      	nop
 8000742:	e006      	b.n	8000752 <fsm_automatic_run+0x1fa>
			break;
 8000744:	bf00      	nop
 8000746:	e004      	b.n	8000752 <fsm_automatic_run+0x1fa>
			break;
 8000748:	bf00      	nop
 800074a:	e002      	b.n	8000752 <fsm_automatic_run+0x1fa>
			break;
 800074c:	bf00      	nop
 800074e:	e000      	b.n	8000752 <fsm_automatic_run+0x1fa>
			break;
 8000750:	bf00      	nop
	}


}
 8000752:	bf00      	nop
 8000754:	3710      	adds	r7, #16
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	200000f4 	.word	0x200000f4
 8000760:	51eb851f 	.word	0x51eb851f
 8000764:	200000e4 	.word	0x200000e4
 8000768:	20000018 	.word	0x20000018
 800076c:	20000024 	.word	0x20000024
 8000770:	2000002c 	.word	0x2000002c
 8000774:	20000028 	.word	0x20000028

08000778 <changeMode>:

#include "fsm_manual.h"

int tempDuration = 0;

void changeMode(int mode){
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
	setTrafficLightDefault(0);
 8000780:	2000      	movs	r0, #0
 8000782:	f000 fee9 	bl	8001558 <setTrafficLightDefault>
	setTrafficLightDefault(1);
 8000786:	2001      	movs	r0, #1
 8000788:	f000 fee6 	bl	8001558 <setTrafficLightDefault>
	MODE = mode;
 800078c:	4a05      	ldr	r2, [pc, #20]	; (80007a4 <changeMode+0x2c>)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	6013      	str	r3, [r2, #0]
	setTimer(2, 25);
 8000792:	2119      	movs	r1, #25
 8000794:	2002      	movs	r0, #2
 8000796:	f000 fe6b 	bl	8001470 <setTimer>
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000020 	.word	0x20000020

080007a8 <fsm_manual_run>:


//handle manual setting
void fsm_manual_run(){
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0

	switch(MODE){
 80007ac:	4b87      	ldr	r3, [pc, #540]	; (80009cc <fsm_manual_run+0x224>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	3b0b      	subs	r3, #11
 80007b2:	2b03      	cmp	r3, #3
 80007b4:	f200 824c 	bhi.w	8000c50 <fsm_manual_run+0x4a8>
 80007b8:	a201      	add	r2, pc, #4	; (adr r2, 80007c0 <fsm_manual_run+0x18>)
 80007ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007be:	bf00      	nop
 80007c0:	080007d1 	.word	0x080007d1
 80007c4:	080008d9 	.word	0x080008d9
 80007c8:	080009fd 	.word	0x080009fd
 80007cc:	08000aeb 	.word	0x08000aeb
		case MODE_1:
			fsm_automatic_run(0);
 80007d0:	2000      	movs	r0, #0
 80007d2:	f7ff fec1 	bl	8000558 <fsm_automatic_run>
			fsm_automatic_run(1);
 80007d6:	2001      	movs	r0, #1
 80007d8:	f7ff febe 	bl	8000558 <fsm_automatic_run>

			if (isButtonPressed(0) == 1){
 80007dc:	2000      	movs	r0, #0
 80007de:	f7ff fd65 	bl	80002ac <isButtonPressed>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	d10d      	bne.n	8000804 <fsm_manual_run+0x5c>
				tempDuration = RED_DURATION;
 80007e8:	4b79      	ldr	r3, [pc, #484]	; (80009d0 <fsm_manual_run+0x228>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a79      	ldr	r2, [pc, #484]	; (80009d4 <fsm_manual_run+0x22c>)
 80007ee:	6013      	str	r3, [r2, #0]
				changeMode(MODE_2);
 80007f0:	200c      	movs	r0, #12
 80007f2:	f7ff ffc1 	bl	8000778 <changeMode>
				HAL_GPIO_TogglePin(LED2_GPIO_Port	, LED2_Pin);
 80007f6:	2120      	movs	r1, #32
 80007f8:	4877      	ldr	r0, [pc, #476]	; (80009d8 <fsm_manual_run+0x230>)
 80007fa:	f001 fc26 	bl	800204a <HAL_GPIO_TogglePin>
//				Turn off pedestrian mode
				PEDESTRIAN_MODE = 0;
 80007fe:	4b77      	ldr	r3, [pc, #476]	; (80009dc <fsm_manual_run+0x234>)
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
//				HAL_GPIO_WritePin(WALKER_BUZZER_GPIO_Port, WALKER_BUZZER_Pin, RESET);
			}
//			Change light on
			if(isButtonPressed(1) == 1){
 8000804:	2001      	movs	r0, #1
 8000806:	f7ff fd51 	bl	80002ac <isButtonPressed>
 800080a:	4603      	mov	r3, r0
 800080c:	2b01      	cmp	r3, #1
 800080e:	d14f      	bne.n	80008b0 <fsm_manual_run+0x108>
				setTrafficLightDefault(0);
 8000810:	2000      	movs	r0, #0
 8000812:	f000 fea1 	bl	8001558 <setTrafficLightDefault>
				setTrafficLightDefault(1);
 8000816:	2001      	movs	r0, #1
 8000818:	f000 fe9e 	bl	8001558 <setTrafficLightDefault>
				if(LED_STATE[0] == GREEN_STATE || LED_STATE[0] == YELLOW_STATE){
 800081c:	4b70      	ldr	r3, [pc, #448]	; (80009e0 <fsm_manual_run+0x238>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	2b03      	cmp	r3, #3
 8000822:	d003      	beq.n	800082c <fsm_manual_run+0x84>
 8000824:	4b6e      	ldr	r3, [pc, #440]	; (80009e0 <fsm_manual_run+0x238>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2b04      	cmp	r3, #4
 800082a:	d11e      	bne.n	800086a <fsm_manual_run+0xc2>
					LED_STATE[0]= RED_STATE;
 800082c:	4b6c      	ldr	r3, [pc, #432]	; (80009e0 <fsm_manual_run+0x238>)
 800082e:	2202      	movs	r2, #2
 8000830:	601a      	str	r2, [r3, #0]
					setTimer(0, RED_DURATION*100);
 8000832:	4b67      	ldr	r3, [pc, #412]	; (80009d0 <fsm_manual_run+0x228>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	2264      	movs	r2, #100	; 0x64
 8000838:	fb02 f303 	mul.w	r3, r2, r3
 800083c:	4619      	mov	r1, r3
 800083e:	2000      	movs	r0, #0
 8000840:	f000 fe16 	bl	8001470 <setTimer>
					LED_STATE[1]= GREEN_STATE;
 8000844:	4b66      	ldr	r3, [pc, #408]	; (80009e0 <fsm_manual_run+0x238>)
 8000846:	2203      	movs	r2, #3
 8000848:	605a      	str	r2, [r3, #4]
					setTimer(1, GREEN_DURATION*100);
 800084a:	4b66      	ldr	r3, [pc, #408]	; (80009e4 <fsm_manual_run+0x23c>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	2264      	movs	r2, #100	; 0x64
 8000850:	fb02 f303 	mul.w	r3, r2, r3
 8000854:	4619      	mov	r1, r3
 8000856:	2001      	movs	r0, #1
 8000858:	f000 fe0a 	bl	8001470 <setTimer>
					if(PEDESTRIAN_MODE){
 800085c:	4b5f      	ldr	r3, [pc, #380]	; (80009dc <fsm_manual_run+0x234>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d002      	beq.n	800086a <fsm_manual_run+0xc2>
						setGreen(2);
 8000864:	2002      	movs	r0, #2
 8000866:	f000 fec5 	bl	80015f4 <setGreen>
					}

				}
				if (LED_STATE[0] == RED_STATE){
 800086a:	4b5d      	ldr	r3, [pc, #372]	; (80009e0 <fsm_manual_run+0x238>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	2b02      	cmp	r3, #2
 8000870:	d11e      	bne.n	80008b0 <fsm_manual_run+0x108>
					LED_STATE[0]= GREEN_STATE;
 8000872:	4b5b      	ldr	r3, [pc, #364]	; (80009e0 <fsm_manual_run+0x238>)
 8000874:	2203      	movs	r2, #3
 8000876:	601a      	str	r2, [r3, #0]
					setTimer(0, GREEN_DURATION*100);
 8000878:	4b5a      	ldr	r3, [pc, #360]	; (80009e4 <fsm_manual_run+0x23c>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2264      	movs	r2, #100	; 0x64
 800087e:	fb02 f303 	mul.w	r3, r2, r3
 8000882:	4619      	mov	r1, r3
 8000884:	2000      	movs	r0, #0
 8000886:	f000 fdf3 	bl	8001470 <setTimer>
					LED_STATE[1]= RED_STATE;
 800088a:	4b55      	ldr	r3, [pc, #340]	; (80009e0 <fsm_manual_run+0x238>)
 800088c:	2202      	movs	r2, #2
 800088e:	605a      	str	r2, [r3, #4]
					setTimer(1, RED_DURATION*100);
 8000890:	4b4f      	ldr	r3, [pc, #316]	; (80009d0 <fsm_manual_run+0x228>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	2264      	movs	r2, #100	; 0x64
 8000896:	fb02 f303 	mul.w	r3, r2, r3
 800089a:	4619      	mov	r1, r3
 800089c:	2001      	movs	r0, #1
 800089e:	f000 fde7 	bl	8001470 <setTimer>
					if(PEDESTRIAN_MODE){
 80008a2:	4b4e      	ldr	r3, [pc, #312]	; (80009dc <fsm_manual_run+0x234>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d002      	beq.n	80008b0 <fsm_manual_run+0x108>
						setRed(2);
 80008aa:	2002      	movs	r0, #2
 80008ac:	f000 fee4 	bl	8001678 <setRed>
					}
				}
			}
//			Active pedestrian
			if(isButtonPressed(3) == 1){
 80008b0:	2003      	movs	r0, #3
 80008b2:	f7ff fcfb 	bl	80002ac <isButtonPressed>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b01      	cmp	r3, #1
 80008ba:	f040 81cd 	bne.w	8000c58 <fsm_manual_run+0x4b0>
				PEDESTRIAN_MODE = 1;
 80008be:	4b47      	ldr	r3, [pc, #284]	; (80009dc <fsm_manual_run+0x234>)
 80008c0:	2201      	movs	r2, #1
 80008c2:	601a      	str	r2, [r3, #0]
				setTimer(3, PEDESTRIAN_DURATION*100);
 80008c4:	4b48      	ldr	r3, [pc, #288]	; (80009e8 <fsm_manual_run+0x240>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	2264      	movs	r2, #100	; 0x64
 80008ca:	fb02 f303 	mul.w	r3, r2, r3
 80008ce:	4619      	mov	r1, r3
 80008d0:	2003      	movs	r0, #3
 80008d2:	f000 fdcd 	bl	8001470 <setTimer>
//			if(isTimerOn(3)){
//				PEDESTRIAN_MODE=0;
//				setTrafficLightDefault(2);
//				HAL_GPIO_WritePin(WALKER_BUZZER_GPIO_Port, WALKER_BUZZER_Pin, RESET);
//			}
			break;
 80008d6:	e1bf      	b.n	8000c58 <fsm_manual_run+0x4b0>
		case MODE_2:
			Display(2, tempDuration);
 80008d8:	4b3e      	ldr	r3, [pc, #248]	; (80009d4 <fsm_manual_run+0x22c>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4619      	mov	r1, r3
 80008de:	2002      	movs	r0, #2
 80008e0:	f000 ff3a 	bl	8001758 <Display>
			if (isButtonPressed(0) == 1){
 80008e4:	2000      	movs	r0, #0
 80008e6:	f7ff fce1 	bl	80002ac <isButtonPressed>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d106      	bne.n	80008fe <fsm_manual_run+0x156>
				tempDuration = YELLOW_DURATION;
 80008f0:	4b3e      	ldr	r3, [pc, #248]	; (80009ec <fsm_manual_run+0x244>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a37      	ldr	r2, [pc, #220]	; (80009d4 <fsm_manual_run+0x22c>)
 80008f6:	6013      	str	r3, [r2, #0]
				changeMode(MODE_3);
 80008f8:	200d      	movs	r0, #13
 80008fa:	f7ff ff3d 	bl	8000778 <changeMode>
			}
			if (isButtonPressed(1) == 1){
 80008fe:	2001      	movs	r0, #1
 8000900:	f7ff fcd4 	bl	80002ac <isButtonPressed>
 8000904:	4603      	mov	r3, r0
 8000906:	2b01      	cmp	r3, #1
 8000908:	d112      	bne.n	8000930 <fsm_manual_run+0x188>
				tempDuration++;
 800090a:	4b32      	ldr	r3, [pc, #200]	; (80009d4 <fsm_manual_run+0x22c>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	3301      	adds	r3, #1
 8000910:	4a30      	ldr	r2, [pc, #192]	; (80009d4 <fsm_manual_run+0x22c>)
 8000912:	6013      	str	r3, [r2, #0]
				tempDuration %= 100;
 8000914:	4b2f      	ldr	r3, [pc, #188]	; (80009d4 <fsm_manual_run+0x22c>)
 8000916:	681a      	ldr	r2, [r3, #0]
 8000918:	4b35      	ldr	r3, [pc, #212]	; (80009f0 <fsm_manual_run+0x248>)
 800091a:	fb83 1302 	smull	r1, r3, r3, r2
 800091e:	1159      	asrs	r1, r3, #5
 8000920:	17d3      	asrs	r3, r2, #31
 8000922:	1acb      	subs	r3, r1, r3
 8000924:	2164      	movs	r1, #100	; 0x64
 8000926:	fb01 f303 	mul.w	r3, r1, r3
 800092a:	1ad3      	subs	r3, r2, r3
 800092c:	4a29      	ldr	r2, [pc, #164]	; (80009d4 <fsm_manual_run+0x22c>)
 800092e:	6013      	str	r3, [r2, #0]
			}
			if(isButtonLongPressed(1)==1){
 8000930:	2001      	movs	r0, #1
 8000932:	f7ff fccd 	bl	80002d0 <isButtonLongPressed>
 8000936:	4603      	mov	r3, r0
 8000938:	2b01      	cmp	r3, #1
 800093a:	d11c      	bne.n	8000976 <fsm_manual_run+0x1ce>
				if(isTimerOn(3) ==1){
 800093c:	2003      	movs	r0, #3
 800093e:	f000 fdfb 	bl	8001538 <isTimerOn>
 8000942:	4603      	mov	r3, r0
 8000944:	2b01      	cmp	r3, #1
 8000946:	d116      	bne.n	8000976 <fsm_manual_run+0x1ce>
					tempDuration++;
 8000948:	4b22      	ldr	r3, [pc, #136]	; (80009d4 <fsm_manual_run+0x22c>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	3301      	adds	r3, #1
 800094e:	4a21      	ldr	r2, [pc, #132]	; (80009d4 <fsm_manual_run+0x22c>)
 8000950:	6013      	str	r3, [r2, #0]
					tempDuration %= 100;
 8000952:	4b20      	ldr	r3, [pc, #128]	; (80009d4 <fsm_manual_run+0x22c>)
 8000954:	681a      	ldr	r2, [r3, #0]
 8000956:	4b26      	ldr	r3, [pc, #152]	; (80009f0 <fsm_manual_run+0x248>)
 8000958:	fb83 1302 	smull	r1, r3, r3, r2
 800095c:	1159      	asrs	r1, r3, #5
 800095e:	17d3      	asrs	r3, r2, #31
 8000960:	1acb      	subs	r3, r1, r3
 8000962:	2164      	movs	r1, #100	; 0x64
 8000964:	fb01 f303 	mul.w	r3, r1, r3
 8000968:	1ad3      	subs	r3, r2, r3
 800096a:	4a1a      	ldr	r2, [pc, #104]	; (80009d4 <fsm_manual_run+0x22c>)
 800096c:	6013      	str	r3, [r2, #0]
					setTimer(3,50);
 800096e:	2132      	movs	r1, #50	; 0x32
 8000970:	2003      	movs	r0, #3
 8000972:	f000 fd7d 	bl	8001470 <setTimer>
				}
			}
			if (isButtonPressed(2) == 1){
 8000976:	2002      	movs	r0, #2
 8000978:	f7ff fc98 	bl	80002ac <isButtonPressed>
 800097c:	4603      	mov	r3, r0
 800097e:	2b01      	cmp	r3, #1
 8000980:	d103      	bne.n	800098a <fsm_manual_run+0x1e2>
				RED_DURATION = tempDuration;
 8000982:	4b14      	ldr	r3, [pc, #80]	; (80009d4 <fsm_manual_run+0x22c>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a12      	ldr	r2, [pc, #72]	; (80009d0 <fsm_manual_run+0x228>)
 8000988:	6013      	str	r3, [r2, #0]
			}

			if (isTimerOn(2) == 1){
 800098a:	2002      	movs	r0, #2
 800098c:	f000 fdd4 	bl	8001538 <isTimerOn>
 8000990:	4603      	mov	r3, r0
 8000992:	2b01      	cmp	r3, #1
 8000994:	f040 8162 	bne.w	8000c5c <fsm_manual_run+0x4b4>
//				HAL_GPIO_TogglePin(GPIOA, RED1_Pin);
//				HAL_GPIO_TogglePin(GPIOA, RED2_Pin);
				HAL_GPIO_TogglePin(TRAFFIC_LIGHT_1_0_GPIO_Port, TRAFFIC_LIGHT_1_0_Pin);
 8000998:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800099c:	4815      	ldr	r0, [pc, #84]	; (80009f4 <fsm_manual_run+0x24c>)
 800099e:	f001 fb54 	bl	800204a <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(TRAFFIC_LIGHT_1_1_GPIO_Port, TRAFFIC_LIGHT_1_1_Pin, RESET);
 80009a2:	2200      	movs	r2, #0
 80009a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009a8:	4812      	ldr	r0, [pc, #72]	; (80009f4 <fsm_manual_run+0x24c>)
 80009aa:	f001 fb36 	bl	800201a <HAL_GPIO_WritePin>
				HAL_GPIO_TogglePin(TRAFFIC_LIGHT_2_0_GPIO_Port, TRAFFIC_LIGHT_2_0_Pin);
 80009ae:	2101      	movs	r1, #1
 80009b0:	4811      	ldr	r0, [pc, #68]	; (80009f8 <fsm_manual_run+0x250>)
 80009b2:	f001 fb4a 	bl	800204a <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_1_GPIO_Port, TRAFFIC_LIGHT_2_1_Pin, RESET);
 80009b6:	2200      	movs	r2, #0
 80009b8:	2110      	movs	r1, #16
 80009ba:	4807      	ldr	r0, [pc, #28]	; (80009d8 <fsm_manual_run+0x230>)
 80009bc:	f001 fb2d 	bl	800201a <HAL_GPIO_WritePin>
				setTimer(2, 10);
 80009c0:	210a      	movs	r1, #10
 80009c2:	2002      	movs	r0, #2
 80009c4:	f000 fd54 	bl	8001470 <setTimer>
			}
			break;
 80009c8:	e148      	b.n	8000c5c <fsm_manual_run+0x4b4>
 80009ca:	bf00      	nop
 80009cc:	20000020 	.word	0x20000020
 80009d0:	20000024 	.word	0x20000024
 80009d4:	200000e0 	.word	0x200000e0
 80009d8:	40010800 	.word	0x40010800
 80009dc:	200000e4 	.word	0x200000e4
 80009e0:	20000018 	.word	0x20000018
 80009e4:	2000002c 	.word	0x2000002c
 80009e8:	2000003c 	.word	0x2000003c
 80009ec:	20000028 	.word	0x20000028
 80009f0:	51eb851f 	.word	0x51eb851f
 80009f4:	40011000 	.word	0x40011000
 80009f8:	40010c00 	.word	0x40010c00
		case MODE_3:
			Display(3, tempDuration);
 80009fc:	4b9c      	ldr	r3, [pc, #624]	; (8000c70 <fsm_manual_run+0x4c8>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4619      	mov	r1, r3
 8000a02:	2003      	movs	r0, #3
 8000a04:	f000 fea8 	bl	8001758 <Display>
			if (isButtonPressed(0) == 1){
 8000a08:	2000      	movs	r0, #0
 8000a0a:	f7ff fc4f 	bl	80002ac <isButtonPressed>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d106      	bne.n	8000a22 <fsm_manual_run+0x27a>
				tempDuration = GREEN_DURATION;
 8000a14:	4b97      	ldr	r3, [pc, #604]	; (8000c74 <fsm_manual_run+0x4cc>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a95      	ldr	r2, [pc, #596]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000a1a:	6013      	str	r3, [r2, #0]
				changeMode(MODE_4);
 8000a1c:	200e      	movs	r0, #14
 8000a1e:	f7ff feab 	bl	8000778 <changeMode>
			}
			if (isButtonPressed(1) == 1){
 8000a22:	2001      	movs	r0, #1
 8000a24:	f7ff fc42 	bl	80002ac <isButtonPressed>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b01      	cmp	r3, #1
 8000a2c:	d112      	bne.n	8000a54 <fsm_manual_run+0x2ac>
				tempDuration++;
 8000a2e:	4b90      	ldr	r3, [pc, #576]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	3301      	adds	r3, #1
 8000a34:	4a8e      	ldr	r2, [pc, #568]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000a36:	6013      	str	r3, [r2, #0]
				tempDuration %= 100;
 8000a38:	4b8d      	ldr	r3, [pc, #564]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	4b8e      	ldr	r3, [pc, #568]	; (8000c78 <fsm_manual_run+0x4d0>)
 8000a3e:	fb83 1302 	smull	r1, r3, r3, r2
 8000a42:	1159      	asrs	r1, r3, #5
 8000a44:	17d3      	asrs	r3, r2, #31
 8000a46:	1acb      	subs	r3, r1, r3
 8000a48:	2164      	movs	r1, #100	; 0x64
 8000a4a:	fb01 f303 	mul.w	r3, r1, r3
 8000a4e:	1ad3      	subs	r3, r2, r3
 8000a50:	4a87      	ldr	r2, [pc, #540]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000a52:	6013      	str	r3, [r2, #0]
			}
			if(isButtonLongPressed(1)==1){
 8000a54:	2001      	movs	r0, #1
 8000a56:	f7ff fc3b 	bl	80002d0 <isButtonLongPressed>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b01      	cmp	r3, #1
 8000a5e:	d11c      	bne.n	8000a9a <fsm_manual_run+0x2f2>
				if(isTimerOn(3) ==1){
 8000a60:	2003      	movs	r0, #3
 8000a62:	f000 fd69 	bl	8001538 <isTimerOn>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d116      	bne.n	8000a9a <fsm_manual_run+0x2f2>
					tempDuration++;
 8000a6c:	4b80      	ldr	r3, [pc, #512]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	3301      	adds	r3, #1
 8000a72:	4a7f      	ldr	r2, [pc, #508]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000a74:	6013      	str	r3, [r2, #0]
					tempDuration %= 100;
 8000a76:	4b7e      	ldr	r3, [pc, #504]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000a78:	681a      	ldr	r2, [r3, #0]
 8000a7a:	4b7f      	ldr	r3, [pc, #508]	; (8000c78 <fsm_manual_run+0x4d0>)
 8000a7c:	fb83 1302 	smull	r1, r3, r3, r2
 8000a80:	1159      	asrs	r1, r3, #5
 8000a82:	17d3      	asrs	r3, r2, #31
 8000a84:	1acb      	subs	r3, r1, r3
 8000a86:	2164      	movs	r1, #100	; 0x64
 8000a88:	fb01 f303 	mul.w	r3, r1, r3
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	4a78      	ldr	r2, [pc, #480]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000a90:	6013      	str	r3, [r2, #0]
					setTimer(3,50);
 8000a92:	2132      	movs	r1, #50	; 0x32
 8000a94:	2003      	movs	r0, #3
 8000a96:	f000 fceb 	bl	8001470 <setTimer>
				}
			}
			if (isButtonPressed(2) == 1){
 8000a9a:	2002      	movs	r0, #2
 8000a9c:	f7ff fc06 	bl	80002ac <isButtonPressed>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d103      	bne.n	8000aae <fsm_manual_run+0x306>
				YELLOW_DURATION = tempDuration;
 8000aa6:	4b72      	ldr	r3, [pc, #456]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4a74      	ldr	r2, [pc, #464]	; (8000c7c <fsm_manual_run+0x4d4>)
 8000aac:	6013      	str	r3, [r2, #0]
			}
			if (isTimerOn(2) == 1){
 8000aae:	2002      	movs	r0, #2
 8000ab0:	f000 fd42 	bl	8001538 <isTimerOn>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b01      	cmp	r3, #1
 8000ab8:	f040 80d2 	bne.w	8000c60 <fsm_manual_run+0x4b8>
				HAL_GPIO_TogglePin(TRAFFIC_LIGHT_1_0_GPIO_Port, TRAFFIC_LIGHT_1_0_Pin);
 8000abc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ac0:	486f      	ldr	r0, [pc, #444]	; (8000c80 <fsm_manual_run+0x4d8>)
 8000ac2:	f001 fac2 	bl	800204a <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(TRAFFIC_LIGHT_1_1_GPIO_Port, TRAFFIC_LIGHT_1_1_Pin);
 8000ac6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000aca:	486d      	ldr	r0, [pc, #436]	; (8000c80 <fsm_manual_run+0x4d8>)
 8000acc:	f001 fabd 	bl	800204a <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(TRAFFIC_LIGHT_2_0_GPIO_Port, TRAFFIC_LIGHT_2_0_Pin);
 8000ad0:	2101      	movs	r1, #1
 8000ad2:	486c      	ldr	r0, [pc, #432]	; (8000c84 <fsm_manual_run+0x4dc>)
 8000ad4:	f001 fab9 	bl	800204a <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(TRAFFIC_LIGHT_2_1_GPIO_Port, TRAFFIC_LIGHT_2_1_Pin);
 8000ad8:	2110      	movs	r1, #16
 8000ada:	486b      	ldr	r0, [pc, #428]	; (8000c88 <fsm_manual_run+0x4e0>)
 8000adc:	f001 fab5 	bl	800204a <HAL_GPIO_TogglePin>
				setTimer(2, 10);
 8000ae0:	210a      	movs	r1, #10
 8000ae2:	2002      	movs	r0, #2
 8000ae4:	f000 fcc4 	bl	8001470 <setTimer>
			}
			break;
 8000ae8:	e0ba      	b.n	8000c60 <fsm_manual_run+0x4b8>
		case MODE_4:
			Display(4, tempDuration);
 8000aea:	4b61      	ldr	r3, [pc, #388]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4619      	mov	r1, r3
 8000af0:	2004      	movs	r0, #4
 8000af2:	f000 fe31 	bl	8001758 <Display>
			if (isButtonPressed(0) == 1){
 8000af6:	2000      	movs	r0, #0
 8000af8:	f7ff fbd8 	bl	80002ac <isButtonPressed>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b01      	cmp	r3, #1
 8000b00:	d141      	bne.n	8000b86 <fsm_manual_run+0x3de>
				LED_STATE [0] = INIT_STATE;
 8000b02:	4b62      	ldr	r3, [pc, #392]	; (8000c8c <fsm_manual_run+0x4e4>)
 8000b04:	2201      	movs	r2, #1
 8000b06:	601a      	str	r2, [r3, #0]
				LED_STATE [1] = INIT_STATE;
 8000b08:	4b60      	ldr	r3, [pc, #384]	; (8000c8c <fsm_manual_run+0x4e4>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	605a      	str	r2, [r3, #4]
				if(RED_DURATION != YELLOW_DURATION + GREEN_DURATION || !RED_DURATION || !YELLOW_DURATION || !GREEN_DURATION){
 8000b0e:	4b5b      	ldr	r3, [pc, #364]	; (8000c7c <fsm_manual_run+0x4d4>)
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	4b58      	ldr	r3, [pc, #352]	; (8000c74 <fsm_manual_run+0x4cc>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	441a      	add	r2, r3
 8000b18:	4b5d      	ldr	r3, [pc, #372]	; (8000c90 <fsm_manual_run+0x4e8>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d10b      	bne.n	8000b38 <fsm_manual_run+0x390>
 8000b20:	4b5b      	ldr	r3, [pc, #364]	; (8000c90 <fsm_manual_run+0x4e8>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d007      	beq.n	8000b38 <fsm_manual_run+0x390>
 8000b28:	4b54      	ldr	r3, [pc, #336]	; (8000c7c <fsm_manual_run+0x4d4>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d003      	beq.n	8000b38 <fsm_manual_run+0x390>
 8000b30:	4b50      	ldr	r3, [pc, #320]	; (8000c74 <fsm_manual_run+0x4cc>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d10c      	bne.n	8000b52 <fsm_manual_run+0x3aa>
					RED_DURATION =RED_INNIT;
 8000b38:	4b56      	ldr	r3, [pc, #344]	; (8000c94 <fsm_manual_run+0x4ec>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a54      	ldr	r2, [pc, #336]	; (8000c90 <fsm_manual_run+0x4e8>)
 8000b3e:	6013      	str	r3, [r2, #0]
					YELLOW_DURATION= YELLOW_INNIT;
 8000b40:	4b55      	ldr	r3, [pc, #340]	; (8000c98 <fsm_manual_run+0x4f0>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a4d      	ldr	r2, [pc, #308]	; (8000c7c <fsm_manual_run+0x4d4>)
 8000b46:	6013      	str	r3, [r2, #0]
					GREEN_DURATION = GREEN_INNIT;
 8000b48:	4b54      	ldr	r3, [pc, #336]	; (8000c9c <fsm_manual_run+0x4f4>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a49      	ldr	r2, [pc, #292]	; (8000c74 <fsm_manual_run+0x4cc>)
 8000b4e:	6013      	str	r3, [r2, #0]
 8000b50:	e00b      	b.n	8000b6a <fsm_manual_run+0x3c2>
				}
				else{
					RED_INNIT = RED_DURATION;
 8000b52:	4b4f      	ldr	r3, [pc, #316]	; (8000c90 <fsm_manual_run+0x4e8>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a4f      	ldr	r2, [pc, #316]	; (8000c94 <fsm_manual_run+0x4ec>)
 8000b58:	6013      	str	r3, [r2, #0]
					YELLOW_INNIT = YELLOW_DURATION;
 8000b5a:	4b48      	ldr	r3, [pc, #288]	; (8000c7c <fsm_manual_run+0x4d4>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4a4e      	ldr	r2, [pc, #312]	; (8000c98 <fsm_manual_run+0x4f0>)
 8000b60:	6013      	str	r3, [r2, #0]
					GREEN_INNIT = GREEN_DURATION;
 8000b62:	4b44      	ldr	r3, [pc, #272]	; (8000c74 <fsm_manual_run+0x4cc>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4a4d      	ldr	r2, [pc, #308]	; (8000c9c <fsm_manual_run+0x4f4>)
 8000b68:	6013      	str	r3, [r2, #0]
				}
				PEDESTRIAN_DURATION = 2 * (RED_DURATION + YELLOW_DURATION + GREEN_DURATION);
 8000b6a:	4b49      	ldr	r3, [pc, #292]	; (8000c90 <fsm_manual_run+0x4e8>)
 8000b6c:	681a      	ldr	r2, [r3, #0]
 8000b6e:	4b43      	ldr	r3, [pc, #268]	; (8000c7c <fsm_manual_run+0x4d4>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	441a      	add	r2, r3
 8000b74:	4b3f      	ldr	r3, [pc, #252]	; (8000c74 <fsm_manual_run+0x4cc>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4413      	add	r3, r2
 8000b7a:	005b      	lsls	r3, r3, #1
 8000b7c:	4a48      	ldr	r2, [pc, #288]	; (8000ca0 <fsm_manual_run+0x4f8>)
 8000b7e:	6013      	str	r3, [r2, #0]
				changeMode(MODE_1);
 8000b80:	200b      	movs	r0, #11
 8000b82:	f7ff fdf9 	bl	8000778 <changeMode>
			}
			if (isButtonPressed(1) == 1){
 8000b86:	2001      	movs	r0, #1
 8000b88:	f7ff fb90 	bl	80002ac <isButtonPressed>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b01      	cmp	r3, #1
 8000b90:	d112      	bne.n	8000bb8 <fsm_manual_run+0x410>
				tempDuration++;
 8000b92:	4b37      	ldr	r3, [pc, #220]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	3301      	adds	r3, #1
 8000b98:	4a35      	ldr	r2, [pc, #212]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000b9a:	6013      	str	r3, [r2, #0]
				tempDuration %= 100;
 8000b9c:	4b34      	ldr	r3, [pc, #208]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	4b35      	ldr	r3, [pc, #212]	; (8000c78 <fsm_manual_run+0x4d0>)
 8000ba2:	fb83 1302 	smull	r1, r3, r3, r2
 8000ba6:	1159      	asrs	r1, r3, #5
 8000ba8:	17d3      	asrs	r3, r2, #31
 8000baa:	1acb      	subs	r3, r1, r3
 8000bac:	2164      	movs	r1, #100	; 0x64
 8000bae:	fb01 f303 	mul.w	r3, r1, r3
 8000bb2:	1ad3      	subs	r3, r2, r3
 8000bb4:	4a2e      	ldr	r2, [pc, #184]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000bb6:	6013      	str	r3, [r2, #0]
			}
			if(isButtonLongPressed(1)==1){
 8000bb8:	2001      	movs	r0, #1
 8000bba:	f7ff fb89 	bl	80002d0 <isButtonLongPressed>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d11c      	bne.n	8000bfe <fsm_manual_run+0x456>
				if(isTimerOn(3) ==1){
 8000bc4:	2003      	movs	r0, #3
 8000bc6:	f000 fcb7 	bl	8001538 <isTimerOn>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d116      	bne.n	8000bfe <fsm_manual_run+0x456>
					tempDuration++;
 8000bd0:	4b27      	ldr	r3, [pc, #156]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	4a26      	ldr	r2, [pc, #152]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000bd8:	6013      	str	r3, [r2, #0]
					tempDuration %= 100;
 8000bda:	4b25      	ldr	r3, [pc, #148]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	4b26      	ldr	r3, [pc, #152]	; (8000c78 <fsm_manual_run+0x4d0>)
 8000be0:	fb83 1302 	smull	r1, r3, r3, r2
 8000be4:	1159      	asrs	r1, r3, #5
 8000be6:	17d3      	asrs	r3, r2, #31
 8000be8:	1acb      	subs	r3, r1, r3
 8000bea:	2164      	movs	r1, #100	; 0x64
 8000bec:	fb01 f303 	mul.w	r3, r1, r3
 8000bf0:	1ad3      	subs	r3, r2, r3
 8000bf2:	4a1f      	ldr	r2, [pc, #124]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000bf4:	6013      	str	r3, [r2, #0]
					setTimer(3,50);
 8000bf6:	2132      	movs	r1, #50	; 0x32
 8000bf8:	2003      	movs	r0, #3
 8000bfa:	f000 fc39 	bl	8001470 <setTimer>
				}
			}
			if (isButtonPressed(2) == 1){
 8000bfe:	2002      	movs	r0, #2
 8000c00:	f7ff fb54 	bl	80002ac <isButtonPressed>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d103      	bne.n	8000c12 <fsm_manual_run+0x46a>
				GREEN_DURATION = tempDuration;
 8000c0a:	4b19      	ldr	r3, [pc, #100]	; (8000c70 <fsm_manual_run+0x4c8>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a19      	ldr	r2, [pc, #100]	; (8000c74 <fsm_manual_run+0x4cc>)
 8000c10:	6013      	str	r3, [r2, #0]
			}
			if (isTimerOn(2) == 1){
 8000c12:	2002      	movs	r0, #2
 8000c14:	f000 fc90 	bl	8001538 <isTimerOn>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d122      	bne.n	8000c64 <fsm_manual_run+0x4bc>
				HAL_GPIO_WritePin(TRAFFIC_LIGHT_1_0_GPIO_Port, TRAFFIC_LIGHT_1_0_Pin, RESET);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c24:	4816      	ldr	r0, [pc, #88]	; (8000c80 <fsm_manual_run+0x4d8>)
 8000c26:	f001 f9f8 	bl	800201a <HAL_GPIO_WritePin>
				HAL_GPIO_TogglePin(TRAFFIC_LIGHT_1_1_GPIO_Port, TRAFFIC_LIGHT_1_1_Pin);
 8000c2a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c2e:	4814      	ldr	r0, [pc, #80]	; (8000c80 <fsm_manual_run+0x4d8>)
 8000c30:	f001 fa0b 	bl	800204a <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_0_GPIO_Port, TRAFFIC_LIGHT_2_0_Pin, RESET);
 8000c34:	2200      	movs	r2, #0
 8000c36:	2101      	movs	r1, #1
 8000c38:	4812      	ldr	r0, [pc, #72]	; (8000c84 <fsm_manual_run+0x4dc>)
 8000c3a:	f001 f9ee 	bl	800201a <HAL_GPIO_WritePin>
				HAL_GPIO_TogglePin(TRAFFIC_LIGHT_2_1_GPIO_Port, TRAFFIC_LIGHT_2_1_Pin);
 8000c3e:	2110      	movs	r1, #16
 8000c40:	4811      	ldr	r0, [pc, #68]	; (8000c88 <fsm_manual_run+0x4e0>)
 8000c42:	f001 fa02 	bl	800204a <HAL_GPIO_TogglePin>
				setTimer(2, 10);
 8000c46:	210a      	movs	r1, #10
 8000c48:	2002      	movs	r0, #2
 8000c4a:	f000 fc11 	bl	8001470 <setTimer>
			}
			break;
 8000c4e:	e009      	b.n	8000c64 <fsm_manual_run+0x4bc>
		default:
			MODE=MODE_1;
 8000c50:	4b14      	ldr	r3, [pc, #80]	; (8000ca4 <fsm_manual_run+0x4fc>)
 8000c52:	220b      	movs	r2, #11
 8000c54:	601a      	str	r2, [r3, #0]
			break;
 8000c56:	e006      	b.n	8000c66 <fsm_manual_run+0x4be>
			break;
 8000c58:	bf00      	nop
 8000c5a:	e004      	b.n	8000c66 <fsm_manual_run+0x4be>
			break;
 8000c5c:	bf00      	nop
 8000c5e:	e002      	b.n	8000c66 <fsm_manual_run+0x4be>
			break;
 8000c60:	bf00      	nop
 8000c62:	e000      	b.n	8000c66 <fsm_manual_run+0x4be>
			break;
 8000c64:	bf00      	nop
	}
	ped_run();
 8000c66:	f000 fa52 	bl	800110e <ped_run>
}
 8000c6a:	bf00      	nop
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	200000e0 	.word	0x200000e0
 8000c74:	2000002c 	.word	0x2000002c
 8000c78:	51eb851f 	.word	0x51eb851f
 8000c7c:	20000028 	.word	0x20000028
 8000c80:	40011000 	.word	0x40011000
 8000c84:	40010c00 	.word	0x40010c00
 8000c88:	40010800 	.word	0x40010800
 8000c8c:	20000018 	.word	0x20000018
 8000c90:	20000024 	.word	0x20000024
 8000c94:	20000030 	.word	0x20000030
 8000c98:	20000034 	.word	0x20000034
 8000c9c:	20000038 	.word	0x20000038
 8000ca0:	2000003c 	.word	0x2000003c
 8000ca4:	20000020 	.word	0x20000020

08000ca8 <HAL_UART_RxCpltCallback>:
		break;
	}
}

char temp[20]="HELO";
void HAL_UART_RxCpltCallback ( UART_HandleTypeDef * huart ) {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
if( huart -> Instance == USART3 ) {
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a08      	ldr	r2, [pc, #32]	; (8000cd8 <HAL_UART_RxCpltCallback+0x30>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d10a      	bne.n	8000cd0 <HAL_UART_RxCpltCallback+0x28>
		HAL_UART_Transmit (& huart3 , temp , 1 , 50) ;
 8000cba:	2332      	movs	r3, #50	; 0x32
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	4907      	ldr	r1, [pc, #28]	; (8000cdc <HAL_UART_RxCpltCallback+0x34>)
 8000cc0:	4807      	ldr	r0, [pc, #28]	; (8000ce0 <HAL_UART_RxCpltCallback+0x38>)
 8000cc2:	f002 fd9f 	bl	8003804 <HAL_UART_Transmit>
		HAL_UART_Receive_IT (& huart3 , temp , 1) ;
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	4904      	ldr	r1, [pc, #16]	; (8000cdc <HAL_UART_RxCpltCallback+0x34>)
 8000cca:	4805      	ldr	r0, [pc, #20]	; (8000ce0 <HAL_UART_RxCpltCallback+0x38>)
 8000ccc:	f002 fe1d 	bl	800390a <HAL_UART_Receive_IT>
	}
}
 8000cd0:	bf00      	nop
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40004800 	.word	0x40004800
 8000cdc:	20000040 	.word	0x20000040
 8000ce0:	2000011c 	.word	0x2000011c

08000ce4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
int index=0;
 8000cea:	2300      	movs	r3, #0
 8000cec:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cee:	f000 fdd7 	bl	80018a0 <HAL_Init>

  /* USER CODE BEGIN Init */
timerInnit();
 8000cf2:	f000 fbb5 	bl	8001460 <timerInnit>
buttonInnit();
 8000cf6:	f7ff fad1 	bl	800029c <buttonInnit>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cfa:	f000 f827 	bl	8000d4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cfe:	f000 f957 	bl	8000fb0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000d02:	f000 f865 	bl	8000dd0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000d06:	f000 f8b1 	bl	8000e6c <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8000d0a:	f000 f927 	bl	8000f5c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2 );
 8000d0e:	480a      	ldr	r0, [pc, #40]	; (8000d38 <main+0x54>)
 8000d10:	f001 fe12 	bl	8002938 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000d14:	2100      	movs	r1, #0
 8000d16:	4809      	ldr	r0, [pc, #36]	; (8000d3c <main+0x58>)
 8000d18:	f001 feb8 	bl	8002a8c <HAL_TIM_PWM_Start>
//  __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
  HAL_UART_Receive_IT(&huart2, temp, 20);
 8000d1c:	2214      	movs	r2, #20
 8000d1e:	4908      	ldr	r1, [pc, #32]	; (8000d40 <main+0x5c>)
 8000d20:	4808      	ldr	r0, [pc, #32]	; (8000d44 <main+0x60>)
 8000d22:	f002 fdf2 	bl	800390a <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart3, temp, 20);
 8000d26:	2214      	movs	r2, #20
 8000d28:	4905      	ldr	r1, [pc, #20]	; (8000d40 <main+0x5c>)
 8000d2a:	4807      	ldr	r0, [pc, #28]	; (8000d48 <main+0x64>)
 8000d2c:	f002 fded 	bl	800390a <HAL_UART_Receive_IT>
//	  if (index > 3) index =0;
//	  if(isTimerOn(0)){
//		  test(index++);
//		  setTimer(0, 50);
//	  }
	  fsm_manual_run();
 8000d30:	f7ff fd3a 	bl	80007a8 <fsm_manual_run>
 8000d34:	e7fc      	b.n	8000d30 <main+0x4c>
 8000d36:	bf00      	nop
 8000d38:	20000254 	.word	0x20000254
 8000d3c:	200001f8 	.word	0x200001f8
 8000d40:	20000040 	.word	0x20000040
 8000d44:	2000029c 	.word	0x2000029c
 8000d48:	2000011c 	.word	0x2000011c

08000d4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b090      	sub	sp, #64	; 0x40
 8000d50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d52:	f107 0318 	add.w	r3, r7, #24
 8000d56:	2228      	movs	r2, #40	; 0x28
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f003 fba4 	bl	80044a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d60:	1d3b      	adds	r3, r7, #4
 8000d62:	2200      	movs	r2, #0
 8000d64:	601a      	str	r2, [r3, #0]
 8000d66:	605a      	str	r2, [r3, #4]
 8000d68:	609a      	str	r2, [r3, #8]
 8000d6a:	60da      	str	r2, [r3, #12]
 8000d6c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d6e:	2302      	movs	r3, #2
 8000d70:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d72:	2301      	movs	r3, #1
 8000d74:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d76:	2310      	movs	r3, #16
 8000d78:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000d82:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000d86:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d88:	f107 0318 	add.w	r3, r7, #24
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f001 f975 	bl	800207c <HAL_RCC_OscConfig>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000d98:	f000 f9b4 	bl	8001104 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d9c:	230f      	movs	r3, #15
 8000d9e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000da0:	2302      	movs	r3, #2
 8000da2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000da4:	2300      	movs	r3, #0
 8000da6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000da8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dae:	2300      	movs	r3, #0
 8000db0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000db2:	1d3b      	adds	r3, r7, #4
 8000db4:	2102      	movs	r1, #2
 8000db6:	4618      	mov	r0, r3
 8000db8:	f001 fbe0 	bl	800257c <HAL_RCC_ClockConfig>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000dc2:	f000 f99f 	bl	8001104 <Error_Handler>
  }
}
 8000dc6:	bf00      	nop
 8000dc8:	3740      	adds	r7, #64	; 0x40
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
	...

08000dd0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dd6:	f107 0308 	add.w	r3, r7, #8
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	605a      	str	r2, [r3, #4]
 8000de0:	609a      	str	r2, [r3, #8]
 8000de2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000de4:	463b      	mov	r3, r7
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000dec:	4b1e      	ldr	r3, [pc, #120]	; (8000e68 <MX_TIM2_Init+0x98>)
 8000dee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000df2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 639;
 8000df4:	4b1c      	ldr	r3, [pc, #112]	; (8000e68 <MX_TIM2_Init+0x98>)
 8000df6:	f240 227f 	movw	r2, #639	; 0x27f
 8000dfa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dfc:	4b1a      	ldr	r3, [pc, #104]	; (8000e68 <MX_TIM2_Init+0x98>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000e02:	4b19      	ldr	r3, [pc, #100]	; (8000e68 <MX_TIM2_Init+0x98>)
 8000e04:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e08:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e0a:	4b17      	ldr	r3, [pc, #92]	; (8000e68 <MX_TIM2_Init+0x98>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e10:	4b15      	ldr	r3, [pc, #84]	; (8000e68 <MX_TIM2_Init+0x98>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e16:	4814      	ldr	r0, [pc, #80]	; (8000e68 <MX_TIM2_Init+0x98>)
 8000e18:	f001 fd3e 	bl	8002898 <HAL_TIM_Base_Init>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000e22:	f000 f96f 	bl	8001104 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e2a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e2c:	f107 0308 	add.w	r3, r7, #8
 8000e30:	4619      	mov	r1, r3
 8000e32:	480d      	ldr	r0, [pc, #52]	; (8000e68 <MX_TIM2_Init+0x98>)
 8000e34:	f002 f896 	bl	8002f64 <HAL_TIM_ConfigClockSource>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000e3e:	f000 f961 	bl	8001104 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e42:	2300      	movs	r3, #0
 8000e44:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e46:	2300      	movs	r3, #0
 8000e48:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e4a:	463b      	mov	r3, r7
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4806      	ldr	r0, [pc, #24]	; (8000e68 <MX_TIM2_Init+0x98>)
 8000e50:	f002 fc18 	bl	8003684 <HAL_TIMEx_MasterConfigSynchronization>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000e5a:	f000 f953 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e5e:	bf00      	nop
 8000e60:	3718      	adds	r7, #24
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	20000254 	.word	0x20000254

08000e6c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b08e      	sub	sp, #56	; 0x38
 8000e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e76:	2200      	movs	r2, #0
 8000e78:	601a      	str	r2, [r3, #0]
 8000e7a:	605a      	str	r2, [r3, #4]
 8000e7c:	609a      	str	r2, [r3, #8]
 8000e7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e80:	f107 0320 	add.w	r3, r7, #32
 8000e84:	2200      	movs	r2, #0
 8000e86:	601a      	str	r2, [r3, #0]
 8000e88:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e8a:	1d3b      	adds	r3, r7, #4
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	601a      	str	r2, [r3, #0]
 8000e90:	605a      	str	r2, [r3, #4]
 8000e92:	609a      	str	r2, [r3, #8]
 8000e94:	60da      	str	r2, [r3, #12]
 8000e96:	611a      	str	r2, [r3, #16]
 8000e98:	615a      	str	r2, [r3, #20]
 8000e9a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e9c:	4b2d      	ldr	r3, [pc, #180]	; (8000f54 <MX_TIM3_Init+0xe8>)
 8000e9e:	4a2e      	ldr	r2, [pc, #184]	; (8000f58 <MX_TIM3_Init+0xec>)
 8000ea0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 639;
 8000ea2:	4b2c      	ldr	r3, [pc, #176]	; (8000f54 <MX_TIM3_Init+0xe8>)
 8000ea4:	f240 227f 	movw	r2, #639	; 0x27f
 8000ea8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eaa:	4b2a      	ldr	r3, [pc, #168]	; (8000f54 <MX_TIM3_Init+0xe8>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000eb0:	4b28      	ldr	r3, [pc, #160]	; (8000f54 <MX_TIM3_Init+0xe8>)
 8000eb2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000eb6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eb8:	4b26      	ldr	r3, [pc, #152]	; (8000f54 <MX_TIM3_Init+0xe8>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ebe:	4b25      	ldr	r3, [pc, #148]	; (8000f54 <MX_TIM3_Init+0xe8>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ec4:	4823      	ldr	r0, [pc, #140]	; (8000f54 <MX_TIM3_Init+0xe8>)
 8000ec6:	f001 fce7 	bl	8002898 <HAL_TIM_Base_Init>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000ed0:	f000 f918 	bl	8001104 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ed4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ed8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000eda:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ede:	4619      	mov	r1, r3
 8000ee0:	481c      	ldr	r0, [pc, #112]	; (8000f54 <MX_TIM3_Init+0xe8>)
 8000ee2:	f002 f83f 	bl	8002f64 <HAL_TIM_ConfigClockSource>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000eec:	f000 f90a 	bl	8001104 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000ef0:	4818      	ldr	r0, [pc, #96]	; (8000f54 <MX_TIM3_Init+0xe8>)
 8000ef2:	f001 fd73 	bl	80029dc <HAL_TIM_PWM_Init>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000efc:	f000 f902 	bl	8001104 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f00:	2300      	movs	r3, #0
 8000f02:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f04:	2300      	movs	r3, #0
 8000f06:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000f08:	f107 0320 	add.w	r3, r7, #32
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4811      	ldr	r0, [pc, #68]	; (8000f54 <MX_TIM3_Init+0xe8>)
 8000f10:	f002 fbb8 	bl	8003684 <HAL_TIMEx_MasterConfigSynchronization>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000f1a:	f000 f8f3 	bl	8001104 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f1e:	2360      	movs	r3, #96	; 0x60
 8000f20:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f22:	2300      	movs	r3, #0
 8000f24:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f26:	2300      	movs	r3, #0
 8000f28:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f2e:	1d3b      	adds	r3, r7, #4
 8000f30:	2200      	movs	r2, #0
 8000f32:	4619      	mov	r1, r3
 8000f34:	4807      	ldr	r0, [pc, #28]	; (8000f54 <MX_TIM3_Init+0xe8>)
 8000f36:	f001 ff53 	bl	8002de0 <HAL_TIM_PWM_ConfigChannel>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000f40:	f000 f8e0 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000f44:	4803      	ldr	r0, [pc, #12]	; (8000f54 <MX_TIM3_Init+0xe8>)
 8000f46:	f000 f963 	bl	8001210 <HAL_TIM_MspPostInit>

}
 8000f4a:	bf00      	nop
 8000f4c:	3738      	adds	r7, #56	; 0x38
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	200001f8 	.word	0x200001f8
 8000f58:	40000400 	.word	0x40000400

08000f5c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f60:	4b11      	ldr	r3, [pc, #68]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f62:	4a12      	ldr	r2, [pc, #72]	; (8000fac <MX_USART3_UART_Init+0x50>)
 8000f64:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000f66:	4b10      	ldr	r3, [pc, #64]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f6c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f6e:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f74:	4b0c      	ldr	r3, [pc, #48]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f7a:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f80:	4b09      	ldr	r3, [pc, #36]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f82:	220c      	movs	r2, #12
 8000f84:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f86:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f8c:	4b06      	ldr	r3, [pc, #24]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f92:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <MX_USART3_UART_Init+0x4c>)
 8000f94:	f002 fbe6 	bl	8003764 <HAL_UART_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000f9e:	f000 f8b1 	bl	8001104 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	2000011c 	.word	0x2000011c
 8000fac:	40004800 	.word	0x40004800

08000fb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b088      	sub	sp, #32
 8000fb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb6:	f107 0310 	add.w	r3, r7, #16
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc4:	4b45      	ldr	r3, [pc, #276]	; (80010dc <MX_GPIO_Init+0x12c>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	4a44      	ldr	r2, [pc, #272]	; (80010dc <MX_GPIO_Init+0x12c>)
 8000fca:	f043 0310 	orr.w	r3, r3, #16
 8000fce:	6193      	str	r3, [r2, #24]
 8000fd0:	4b42      	ldr	r3, [pc, #264]	; (80010dc <MX_GPIO_Init+0x12c>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	f003 0310 	and.w	r3, r3, #16
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fdc:	4b3f      	ldr	r3, [pc, #252]	; (80010dc <MX_GPIO_Init+0x12c>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	4a3e      	ldr	r2, [pc, #248]	; (80010dc <MX_GPIO_Init+0x12c>)
 8000fe2:	f043 0320 	orr.w	r3, r3, #32
 8000fe6:	6193      	str	r3, [r2, #24]
 8000fe8:	4b3c      	ldr	r3, [pc, #240]	; (80010dc <MX_GPIO_Init+0x12c>)
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	f003 0320 	and.w	r3, r3, #32
 8000ff0:	60bb      	str	r3, [r7, #8]
 8000ff2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff4:	4b39      	ldr	r3, [pc, #228]	; (80010dc <MX_GPIO_Init+0x12c>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	4a38      	ldr	r2, [pc, #224]	; (80010dc <MX_GPIO_Init+0x12c>)
 8000ffa:	f043 0304 	orr.w	r3, r3, #4
 8000ffe:	6193      	str	r3, [r2, #24]
 8001000:	4b36      	ldr	r3, [pc, #216]	; (80010dc <MX_GPIO_Init+0x12c>)
 8001002:	699b      	ldr	r3, [r3, #24]
 8001004:	f003 0304 	and.w	r3, r3, #4
 8001008:	607b      	str	r3, [r7, #4]
 800100a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800100c:	4b33      	ldr	r3, [pc, #204]	; (80010dc <MX_GPIO_Init+0x12c>)
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	4a32      	ldr	r2, [pc, #200]	; (80010dc <MX_GPIO_Init+0x12c>)
 8001012:	f043 0308 	orr.w	r3, r3, #8
 8001016:	6193      	str	r3, [r2, #24]
 8001018:	4b30      	ldr	r3, [pc, #192]	; (80010dc <MX_GPIO_Init+0x12c>)
 800101a:	699b      	ldr	r3, [r3, #24]
 800101c:	f003 0308 	and.w	r3, r3, #8
 8001020:	603b      	str	r3, [r7, #0]
 8001022:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRAFFIC_LIGHT_2_1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	2130      	movs	r1, #48	; 0x30
 8001028:	482d      	ldr	r0, [pc, #180]	; (80010e0 <MX_GPIO_Init+0x130>)
 800102a:	f000 fff6 	bl	800201a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TRAFFIC_LIGHT_2_0_Pin|WALKER_LIGHT_1_Pin|WALKER_LIGHT_0_Pin, GPIO_PIN_RESET);
 800102e:	2200      	movs	r2, #0
 8001030:	f240 3101 	movw	r1, #769	; 0x301
 8001034:	482b      	ldr	r0, [pc, #172]	; (80010e4 <MX_GPIO_Init+0x134>)
 8001036:	f000 fff0 	bl	800201a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TRAFFIC_LIGHT_1_0_Pin|TRAFFIC_LIGHT_1_1_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8001040:	4829      	ldr	r0, [pc, #164]	; (80010e8 <MX_GPIO_Init+0x138>)
 8001042:	f000 ffea 	bl	800201a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : WALKER_BUTTON_Pin */
  GPIO_InitStruct.Pin = WALKER_BUTTON_Pin;
 8001046:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800104a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800104c:	2300      	movs	r3, #0
 800104e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(WALKER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001054:	f107 0310 	add.w	r3, r7, #16
 8001058:	4619      	mov	r1, r3
 800105a:	4823      	ldr	r0, [pc, #140]	; (80010e8 <MX_GPIO_Init+0x138>)
 800105c:	f000 fe42 	bl	8001ce4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_2_Pin BUTTON_3_Pin BUTTON_1_Pin */
  GPIO_InitStruct.Pin = BUTTON_2_Pin|BUTTON_3_Pin|BUTTON_1_Pin;
 8001060:	f240 2306 	movw	r3, #518	; 0x206
 8001064:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001066:	2300      	movs	r3, #0
 8001068:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106e:	f107 0310 	add.w	r3, r7, #16
 8001072:	4619      	mov	r1, r3
 8001074:	481a      	ldr	r0, [pc, #104]	; (80010e0 <MX_GPIO_Init+0x130>)
 8001076:	f000 fe35 	bl	8001ce4 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRAFFIC_LIGHT_2_1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = TRAFFIC_LIGHT_2_1_Pin|LED2_Pin;
 800107a:	2330      	movs	r3, #48	; 0x30
 800107c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800107e:	2301      	movs	r3, #1
 8001080:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001082:	2300      	movs	r3, #0
 8001084:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001086:	2302      	movs	r3, #2
 8001088:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108a:	f107 0310 	add.w	r3, r7, #16
 800108e:	4619      	mov	r1, r3
 8001090:	4813      	ldr	r0, [pc, #76]	; (80010e0 <MX_GPIO_Init+0x130>)
 8001092:	f000 fe27 	bl	8001ce4 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRAFFIC_LIGHT_2_0_Pin WALKER_LIGHT_1_Pin WALKER_LIGHT_0_Pin */
  GPIO_InitStruct.Pin = TRAFFIC_LIGHT_2_0_Pin|WALKER_LIGHT_1_Pin|WALKER_LIGHT_0_Pin;
 8001096:	f240 3301 	movw	r3, #769	; 0x301
 800109a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800109c:	2301      	movs	r3, #1
 800109e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a4:	2302      	movs	r3, #2
 80010a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a8:	f107 0310 	add.w	r3, r7, #16
 80010ac:	4619      	mov	r1, r3
 80010ae:	480d      	ldr	r0, [pc, #52]	; (80010e4 <MX_GPIO_Init+0x134>)
 80010b0:	f000 fe18 	bl	8001ce4 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRAFFIC_LIGHT_1_0_Pin TRAFFIC_LIGHT_1_1_Pin */
  GPIO_InitStruct.Pin = TRAFFIC_LIGHT_1_0_Pin|TRAFFIC_LIGHT_1_1_Pin;
 80010b4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80010b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ba:	2301      	movs	r3, #1
 80010bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	2300      	movs	r3, #0
 80010c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c2:	2302      	movs	r3, #2
 80010c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010c6:	f107 0310 	add.w	r3, r7, #16
 80010ca:	4619      	mov	r1, r3
 80010cc:	4806      	ldr	r0, [pc, #24]	; (80010e8 <MX_GPIO_Init+0x138>)
 80010ce:	f000 fe09 	bl	8001ce4 <HAL_GPIO_Init>

}
 80010d2:	bf00      	nop
 80010d4:	3720      	adds	r7, #32
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40021000 	.word	0x40021000
 80010e0:	40010800 	.word	0x40010800
 80010e4:	40010c00 	.word	0x40010c00
 80010e8:	40011000 	.word	0x40011000

080010ec <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
	  timerRun();
 80010f4:	f000 fa18 	bl	8001528 <timerRun>
	  getKeyInput();
 80010f8:	f7ff fa26 	bl	8000548 <getKeyInput>
}
 80010fc:	bf00      	nop
 80010fe:	3708      	adds	r7, #8
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001108:	b672      	cpsid	i
}
 800110a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800110c:	e7fe      	b.n	800110c <Error_Handler+0x8>

0800110e <ped_run>:
 *  Created on: Dec 5, 2023
 *      Author: MY PC
 */
#include "pedestrian.h"

void ped_run(){
 800110e:	b480      	push	{r7}
 8001110:	af00      	add	r7, sp, #0
//			HAL_GPIO_WritePin(WALKER_LIGHT_1_GPIO_Port, WALKER_LIGHT_1_Pin,
//					SET);
//		}
//	}

}
 8001112:	bf00      	nop
 8001114:	46bd      	mov	sp, r7
 8001116:	bc80      	pop	{r7}
 8001118:	4770      	bx	lr
	...

0800111c <buzzer>:

void buzzer(unsigned int freq){
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, freq);
 8001124:	4b04      	ldr	r3, [pc, #16]	; (8001138 <buzzer+0x1c>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	bc80      	pop	{r7}
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	200001f8 	.word	0x200001f8

0800113c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001142:	4b15      	ldr	r3, [pc, #84]	; (8001198 <HAL_MspInit+0x5c>)
 8001144:	699b      	ldr	r3, [r3, #24]
 8001146:	4a14      	ldr	r2, [pc, #80]	; (8001198 <HAL_MspInit+0x5c>)
 8001148:	f043 0301 	orr.w	r3, r3, #1
 800114c:	6193      	str	r3, [r2, #24]
 800114e:	4b12      	ldr	r3, [pc, #72]	; (8001198 <HAL_MspInit+0x5c>)
 8001150:	699b      	ldr	r3, [r3, #24]
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	60bb      	str	r3, [r7, #8]
 8001158:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <HAL_MspInit+0x5c>)
 800115c:	69db      	ldr	r3, [r3, #28]
 800115e:	4a0e      	ldr	r2, [pc, #56]	; (8001198 <HAL_MspInit+0x5c>)
 8001160:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001164:	61d3      	str	r3, [r2, #28]
 8001166:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <HAL_MspInit+0x5c>)
 8001168:	69db      	ldr	r3, [r3, #28]
 800116a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800116e:	607b      	str	r3, [r7, #4]
 8001170:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001172:	4b0a      	ldr	r3, [pc, #40]	; (800119c <HAL_MspInit+0x60>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	4a04      	ldr	r2, [pc, #16]	; (800119c <HAL_MspInit+0x60>)
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800118e:	bf00      	nop
 8001190:	3714      	adds	r7, #20
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr
 8001198:	40021000 	.word	0x40021000
 800119c:	40010000 	.word	0x40010000

080011a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011b0:	d114      	bne.n	80011dc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011b2:	4b15      	ldr	r3, [pc, #84]	; (8001208 <HAL_TIM_Base_MspInit+0x68>)
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	4a14      	ldr	r2, [pc, #80]	; (8001208 <HAL_TIM_Base_MspInit+0x68>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	61d3      	str	r3, [r2, #28]
 80011be:	4b12      	ldr	r3, [pc, #72]	; (8001208 <HAL_TIM_Base_MspInit+0x68>)
 80011c0:	69db      	ldr	r3, [r3, #28]
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011ca:	2200      	movs	r2, #0
 80011cc:	2100      	movs	r1, #0
 80011ce:	201c      	movs	r0, #28
 80011d0:	f000 fc9f 	bl	8001b12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011d4:	201c      	movs	r0, #28
 80011d6:	f000 fcb8 	bl	8001b4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80011da:	e010      	b.n	80011fe <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a0a      	ldr	r2, [pc, #40]	; (800120c <HAL_TIM_Base_MspInit+0x6c>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d10b      	bne.n	80011fe <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80011e6:	4b08      	ldr	r3, [pc, #32]	; (8001208 <HAL_TIM_Base_MspInit+0x68>)
 80011e8:	69db      	ldr	r3, [r3, #28]
 80011ea:	4a07      	ldr	r2, [pc, #28]	; (8001208 <HAL_TIM_Base_MspInit+0x68>)
 80011ec:	f043 0302 	orr.w	r3, r3, #2
 80011f0:	61d3      	str	r3, [r2, #28]
 80011f2:	4b05      	ldr	r3, [pc, #20]	; (8001208 <HAL_TIM_Base_MspInit+0x68>)
 80011f4:	69db      	ldr	r3, [r3, #28]
 80011f6:	f003 0302 	and.w	r3, r3, #2
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	68bb      	ldr	r3, [r7, #8]
}
 80011fe:	bf00      	nop
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40021000 	.word	0x40021000
 800120c:	40000400 	.word	0x40000400

08001210 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b088      	sub	sp, #32
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001218:	f107 0310 	add.w	r3, r7, #16
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a0f      	ldr	r2, [pc, #60]	; (8001268 <HAL_TIM_MspPostInit+0x58>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d117      	bne.n	8001260 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001230:	4b0e      	ldr	r3, [pc, #56]	; (800126c <HAL_TIM_MspPostInit+0x5c>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	4a0d      	ldr	r2, [pc, #52]	; (800126c <HAL_TIM_MspPostInit+0x5c>)
 8001236:	f043 0304 	orr.w	r3, r3, #4
 800123a:	6193      	str	r3, [r2, #24]
 800123c:	4b0b      	ldr	r3, [pc, #44]	; (800126c <HAL_TIM_MspPostInit+0x5c>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	f003 0304 	and.w	r3, r3, #4
 8001244:	60fb      	str	r3, [r7, #12]
 8001246:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001248:	2340      	movs	r3, #64	; 0x40
 800124a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124c:	2302      	movs	r3, #2
 800124e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001250:	2302      	movs	r3, #2
 8001252:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001254:	f107 0310 	add.w	r3, r7, #16
 8001258:	4619      	mov	r1, r3
 800125a:	4805      	ldr	r0, [pc, #20]	; (8001270 <HAL_TIM_MspPostInit+0x60>)
 800125c:	f000 fd42 	bl	8001ce4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001260:	bf00      	nop
 8001262:	3720      	adds	r7, #32
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40000400 	.word	0x40000400
 800126c:	40021000 	.word	0x40021000
 8001270:	40010800 	.word	0x40010800

08001274 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b088      	sub	sp, #32
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127c:	f107 0310 	add.w	r3, r7, #16
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
 8001288:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a20      	ldr	r2, [pc, #128]	; (8001310 <HAL_UART_MspInit+0x9c>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d139      	bne.n	8001308 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001294:	4b1f      	ldr	r3, [pc, #124]	; (8001314 <HAL_UART_MspInit+0xa0>)
 8001296:	69db      	ldr	r3, [r3, #28]
 8001298:	4a1e      	ldr	r2, [pc, #120]	; (8001314 <HAL_UART_MspInit+0xa0>)
 800129a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800129e:	61d3      	str	r3, [r2, #28]
 80012a0:	4b1c      	ldr	r3, [pc, #112]	; (8001314 <HAL_UART_MspInit+0xa0>)
 80012a2:	69db      	ldr	r3, [r3, #28]
 80012a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ac:	4b19      	ldr	r3, [pc, #100]	; (8001314 <HAL_UART_MspInit+0xa0>)
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	4a18      	ldr	r2, [pc, #96]	; (8001314 <HAL_UART_MspInit+0xa0>)
 80012b2:	f043 0308 	orr.w	r3, r3, #8
 80012b6:	6193      	str	r3, [r2, #24]
 80012b8:	4b16      	ldr	r3, [pc, #88]	; (8001314 <HAL_UART_MspInit+0xa0>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	f003 0308 	and.w	r3, r3, #8
 80012c0:	60bb      	str	r3, [r7, #8]
 80012c2:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ca:	2302      	movs	r3, #2
 80012cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012ce:	2303      	movs	r3, #3
 80012d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d2:	f107 0310 	add.w	r3, r7, #16
 80012d6:	4619      	mov	r1, r3
 80012d8:	480f      	ldr	r0, [pc, #60]	; (8001318 <HAL_UART_MspInit+0xa4>)
 80012da:	f000 fd03 	bl	8001ce4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80012de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012e4:	2300      	movs	r3, #0
 80012e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ec:	f107 0310 	add.w	r3, r7, #16
 80012f0:	4619      	mov	r1, r3
 80012f2:	4809      	ldr	r0, [pc, #36]	; (8001318 <HAL_UART_MspInit+0xa4>)
 80012f4:	f000 fcf6 	bl	8001ce4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80012f8:	2200      	movs	r2, #0
 80012fa:	2100      	movs	r1, #0
 80012fc:	2027      	movs	r0, #39	; 0x27
 80012fe:	f000 fc08 	bl	8001b12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001302:	2027      	movs	r0, #39	; 0x27
 8001304:	f000 fc21 	bl	8001b4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001308:	bf00      	nop
 800130a:	3720      	adds	r7, #32
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40004800 	.word	0x40004800
 8001314:	40021000 	.word	0x40021000
 8001318:	40010c00 	.word	0x40010c00

0800131c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001320:	e7fe      	b.n	8001320 <NMI_Handler+0x4>

08001322 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001322:	b480      	push	{r7}
 8001324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001326:	e7fe      	b.n	8001326 <HardFault_Handler+0x4>

08001328 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800132c:	e7fe      	b.n	800132c <MemManage_Handler+0x4>

0800132e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800132e:	b480      	push	{r7}
 8001330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001332:	e7fe      	b.n	8001332 <BusFault_Handler+0x4>

08001334 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001338:	e7fe      	b.n	8001338 <UsageFault_Handler+0x4>

0800133a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800133a:	b480      	push	{r7}
 800133c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800133e:	bf00      	nop
 8001340:	46bd      	mov	sp, r7
 8001342:	bc80      	pop	{r7}
 8001344:	4770      	bx	lr

08001346 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001346:	b480      	push	{r7}
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800134a:	bf00      	nop
 800134c:	46bd      	mov	sp, r7
 800134e:	bc80      	pop	{r7}
 8001350:	4770      	bx	lr

08001352 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001352:	b480      	push	{r7}
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001356:	bf00      	nop
 8001358:	46bd      	mov	sp, r7
 800135a:	bc80      	pop	{r7}
 800135c:	4770      	bx	lr

0800135e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001362:	f000 fae3 	bl	800192c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
	...

0800136c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001370:	4802      	ldr	r0, [pc, #8]	; (800137c <TIM2_IRQHandler+0x10>)
 8001372:	f001 fc2d 	bl	8002bd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	20000254 	.word	0x20000254

08001380 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001384:	4802      	ldr	r0, [pc, #8]	; (8001390 <USART3_IRQHandler+0x10>)
 8001386:	f002 fae5 	bl	8003954 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	2000011c 	.word	0x2000011c

08001394 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800139c:	4a14      	ldr	r2, [pc, #80]	; (80013f0 <_sbrk+0x5c>)
 800139e:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <_sbrk+0x60>)
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013a8:	4b13      	ldr	r3, [pc, #76]	; (80013f8 <_sbrk+0x64>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d102      	bne.n	80013b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013b0:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <_sbrk+0x64>)
 80013b2:	4a12      	ldr	r2, [pc, #72]	; (80013fc <_sbrk+0x68>)
 80013b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013b6:	4b10      	ldr	r3, [pc, #64]	; (80013f8 <_sbrk+0x64>)
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4413      	add	r3, r2
 80013be:	693a      	ldr	r2, [r7, #16]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d207      	bcs.n	80013d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013c4:	f003 f846 	bl	8004454 <__errno>
 80013c8:	4603      	mov	r3, r0
 80013ca:	220c      	movs	r2, #12
 80013cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013ce:	f04f 33ff 	mov.w	r3, #4294967295
 80013d2:	e009      	b.n	80013e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013d4:	4b08      	ldr	r3, [pc, #32]	; (80013f8 <_sbrk+0x64>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013da:	4b07      	ldr	r3, [pc, #28]	; (80013f8 <_sbrk+0x64>)
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4413      	add	r3, r2
 80013e2:	4a05      	ldr	r2, [pc, #20]	; (80013f8 <_sbrk+0x64>)
 80013e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013e6:	68fb      	ldr	r3, [r7, #12]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3718      	adds	r7, #24
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20005000 	.word	0x20005000
 80013f4:	00000400 	.word	0x00000400
 80013f8:	200000e8 	.word	0x200000e8
 80013fc:	200002f8 	.word	0x200002f8

08001400 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	bc80      	pop	{r7}
 800140a:	4770      	bx	lr

0800140c <Innitial_Timer>:

//Timer 0: 1 sec for LED
//Timer 2: 500 ms
//Timer

void Innitial_Timer(int i){
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	if(i == 0){
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d10b      	bne.n	8001432 <Innitial_Timer+0x26>
		timer[i].count =0;
 800141a:	4a10      	ldr	r2, [pc, #64]	; (800145c <Innitial_Timer+0x50>)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2100      	movs	r1, #0
 8001420:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
		timer[i].flag =1;
 8001424:	4a0d      	ldr	r2, [pc, #52]	; (800145c <Innitial_Timer+0x50>)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	00db      	lsls	r3, r3, #3
 800142a:	4413      	add	r3, r2
 800142c:	2201      	movs	r2, #1
 800142e:	605a      	str	r2, [r3, #4]
	else{
		timer[i].count =0;
		timer[i].flag =1;
		Innitial_Timer(i-1);
	}
}
 8001430:	e00f      	b.n	8001452 <Innitial_Timer+0x46>
		timer[i].count =0;
 8001432:	4a0a      	ldr	r2, [pc, #40]	; (800145c <Innitial_Timer+0x50>)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2100      	movs	r1, #0
 8001438:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
		timer[i].flag =1;
 800143c:	4a07      	ldr	r2, [pc, #28]	; (800145c <Innitial_Timer+0x50>)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	00db      	lsls	r3, r3, #3
 8001442:	4413      	add	r3, r2
 8001444:	2201      	movs	r2, #1
 8001446:	605a      	str	r2, [r3, #4]
		Innitial_Timer(i-1);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	3b01      	subs	r3, #1
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff ffdd 	bl	800140c <Innitial_Timer>
}
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	200000f4 	.word	0x200000f4

08001460 <timerInnit>:

void timerInnit(void){
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
	Innitial_Timer(NUMBER_OF_TIMER-1);
 8001464:	2004      	movs	r0, #4
 8001466:	f7ff ffd1 	bl	800140c <Innitial_Timer>
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
	...

08001470 <setTimer>:

void setTimer( unsigned int index, unsigned int count){
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
	if(index >= NUMBER_OF_TIMER){
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2b04      	cmp	r3, #4
 800147e:	d80b      	bhi.n	8001498 <setTimer+0x28>
		return;
	}
	timer[index].count=count;
 8001480:	4908      	ldr	r1, [pc, #32]	; (80014a4 <setTimer+0x34>)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	683a      	ldr	r2, [r7, #0]
 8001486:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	timer[index].flag=0;
 800148a:	4a06      	ldr	r2, [pc, #24]	; (80014a4 <setTimer+0x34>)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	00db      	lsls	r3, r3, #3
 8001490:	4413      	add	r3, r2
 8001492:	2200      	movs	r2, #0
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	e000      	b.n	800149a <setTimer+0x2a>
		return;
 8001498:	bf00      	nop
}
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	200000f4 	.word	0x200000f4

080014a8 <RunTimer>:
void RunTimer(int index){
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
	if(index ==0){
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d116      	bne.n	80014e4 <RunTimer+0x3c>
		if(timer[index].count ==0){
 80014b6:	4a1b      	ldr	r2, [pc, #108]	; (8001524 <RunTimer+0x7c>)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d106      	bne.n	80014d0 <RunTimer+0x28>
			timer[index].flag=1;
 80014c2:	4a18      	ldr	r2, [pc, #96]	; (8001524 <RunTimer+0x7c>)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	00db      	lsls	r3, r3, #3
 80014c8:	4413      	add	r3, r2
 80014ca:	2201      	movs	r2, #1
 80014cc:	605a      	str	r2, [r3, #4]
		} else {
			timer[index].count--;
		}
		RunTimer(index-1);
	}
}
 80014ce:	e024      	b.n	800151a <RunTimer+0x72>
			timer[index].count--;
 80014d0:	4a14      	ldr	r2, [pc, #80]	; (8001524 <RunTimer+0x7c>)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80014d8:	1e5a      	subs	r2, r3, #1
 80014da:	4912      	ldr	r1, [pc, #72]	; (8001524 <RunTimer+0x7c>)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
}
 80014e2:	e01a      	b.n	800151a <RunTimer+0x72>
		if (timer[index].count == 0) {
 80014e4:	4a0f      	ldr	r2, [pc, #60]	; (8001524 <RunTimer+0x7c>)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d106      	bne.n	80014fe <RunTimer+0x56>
			timer[index].flag = 1;
 80014f0:	4a0c      	ldr	r2, [pc, #48]	; (8001524 <RunTimer+0x7c>)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	00db      	lsls	r3, r3, #3
 80014f6:	4413      	add	r3, r2
 80014f8:	2201      	movs	r2, #1
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	e008      	b.n	8001510 <RunTimer+0x68>
			timer[index].count--;
 80014fe:	4a09      	ldr	r2, [pc, #36]	; (8001524 <RunTimer+0x7c>)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001506:	1e5a      	subs	r2, r3, #1
 8001508:	4906      	ldr	r1, [pc, #24]	; (8001524 <RunTimer+0x7c>)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
		RunTimer(index-1);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	3b01      	subs	r3, #1
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff ffc7 	bl	80014a8 <RunTimer>
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	200000f4 	.word	0x200000f4

08001528 <timerRun>:

void timerRun(void){
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
	RunTimer(NUMBER_OF_TIMER-1);
 800152c:	2004      	movs	r0, #4
 800152e:	f7ff ffbb 	bl	80014a8 <RunTimer>
}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
	...

08001538 <isTimerOn>:

int isTimerOn(unsigned index){
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
	return timer[index].flag;
 8001540:	4a04      	ldr	r2, [pc, #16]	; (8001554 <isTimerOn+0x1c>)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	4413      	add	r3, r2
 8001548:	685b      	ldr	r3, [r3, #4]
}
 800154a:	4618      	mov	r0, r3
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr
 8001554:	200000f4 	.word	0x200000f4

08001558 <setTrafficLightDefault>:


// Red mean light 0 off, light 1 off
// Green mean light 0 off, light 1 on
// Amber mean light 0 on, light 1 on
void setTrafficLightDefault(int lane){
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
	switch(lane){
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2b02      	cmp	r3, #2
 8001564:	d02d      	beq.n	80015c2 <setTrafficLightDefault+0x6a>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2b02      	cmp	r3, #2
 800156a:	dc37      	bgt.n	80015dc <setTrafficLightDefault+0x84>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d003      	beq.n	800157a <setTrafficLightDefault+0x22>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d019      	beq.n	80015ac <setTrafficLightDefault+0x54>
	case 2:
		HAL_GPIO_WritePin(WALKER_LIGHT_0_GPIO_Port, WALKER_LIGHT_1_Pin, RESET);
		HAL_GPIO_WritePin(WALKER_LIGHT_1_GPIO_Port, WALKER_LIGHT_1_Pin, RESET);
		break;
	default:
		break;
 8001578:	e030      	b.n	80015dc <setTrafficLightDefault+0x84>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_1_0_GPIO_Port, TRAFFIC_LIGHT_1_0_Pin, RESET);
 800157a:	2200      	movs	r2, #0
 800157c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001580:	4819      	ldr	r0, [pc, #100]	; (80015e8 <setTrafficLightDefault+0x90>)
 8001582:	f000 fd4a 	bl	800201a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_1_1_GPIO_Port, TRAFFIC_LIGHT_1_1_Pin, RESET);
 8001586:	2200      	movs	r2, #0
 8001588:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800158c:	4816      	ldr	r0, [pc, #88]	; (80015e8 <setTrafficLightDefault+0x90>)
 800158e:	f000 fd44 	bl	800201a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(WALKER_LIGHT_0_GPIO_Port, WALKER_LIGHT_0_Pin, RESET);
 8001592:	2200      	movs	r2, #0
 8001594:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001598:	4814      	ldr	r0, [pc, #80]	; (80015ec <setTrafficLightDefault+0x94>)
 800159a:	f000 fd3e 	bl	800201a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(WALKER_LIGHT_1_GPIO_Port, WALKER_LIGHT_1_Pin, RESET);
 800159e:	2200      	movs	r2, #0
 80015a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015a4:	4811      	ldr	r0, [pc, #68]	; (80015ec <setTrafficLightDefault+0x94>)
 80015a6:	f000 fd38 	bl	800201a <HAL_GPIO_WritePin>
		break;
 80015aa:	e018      	b.n	80015de <setTrafficLightDefault+0x86>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_0_GPIO_Port, TRAFFIC_LIGHT_2_0_Pin, RESET);
 80015ac:	2200      	movs	r2, #0
 80015ae:	2101      	movs	r1, #1
 80015b0:	480e      	ldr	r0, [pc, #56]	; (80015ec <setTrafficLightDefault+0x94>)
 80015b2:	f000 fd32 	bl	800201a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_1_GPIO_Port, TRAFFIC_LIGHT_2_1_Pin, RESET);
 80015b6:	2200      	movs	r2, #0
 80015b8:	2110      	movs	r1, #16
 80015ba:	480d      	ldr	r0, [pc, #52]	; (80015f0 <setTrafficLightDefault+0x98>)
 80015bc:	f000 fd2d 	bl	800201a <HAL_GPIO_WritePin>
		break;
 80015c0:	e00d      	b.n	80015de <setTrafficLightDefault+0x86>
		HAL_GPIO_WritePin(WALKER_LIGHT_0_GPIO_Port, WALKER_LIGHT_1_Pin, RESET);
 80015c2:	2200      	movs	r2, #0
 80015c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015c8:	4808      	ldr	r0, [pc, #32]	; (80015ec <setTrafficLightDefault+0x94>)
 80015ca:	f000 fd26 	bl	800201a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(WALKER_LIGHT_1_GPIO_Port, WALKER_LIGHT_1_Pin, RESET);
 80015ce:	2200      	movs	r2, #0
 80015d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015d4:	4805      	ldr	r0, [pc, #20]	; (80015ec <setTrafficLightDefault+0x94>)
 80015d6:	f000 fd20 	bl	800201a <HAL_GPIO_WritePin>
		break;
 80015da:	e000      	b.n	80015de <setTrafficLightDefault+0x86>
		break;
 80015dc:	bf00      	nop
	}

}
 80015de:	bf00      	nop
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40011000 	.word	0x40011000
 80015ec:	40010c00 	.word	0x40010c00
 80015f0:	40010800 	.word	0x40010800

080015f4 <setGreen>:

void setGreen(int lane){
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
	switch (lane) {
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2b02      	cmp	r3, #2
 8001600:	d021      	beq.n	8001646 <setGreen+0x52>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2b02      	cmp	r3, #2
 8001606:	dc2b      	bgt.n	8001660 <setGreen+0x6c>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d003      	beq.n	8001616 <setGreen+0x22>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d00d      	beq.n	8001630 <setGreen+0x3c>
//				RESET);
//		HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_0_GPIO_Port, TRAFFIC_LIGHT_2_0_Pin,
//				RESET);
//		HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_1_GPIO_Port, TRAFFIC_LIGHT_2_1_Pin,
//				RESET);
		break;
 8001614:	e024      	b.n	8001660 <setGreen+0x6c>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_1_0_GPIO_Port, TRAFFIC_LIGHT_1_0_Pin,
 8001616:	2200      	movs	r2, #0
 8001618:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800161c:	4813      	ldr	r0, [pc, #76]	; (800166c <setGreen+0x78>)
 800161e:	f000 fcfc 	bl	800201a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_1_1_GPIO_Port, TRAFFIC_LIGHT_1_1_Pin,
 8001622:	2201      	movs	r2, #1
 8001624:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001628:	4810      	ldr	r0, [pc, #64]	; (800166c <setGreen+0x78>)
 800162a:	f000 fcf6 	bl	800201a <HAL_GPIO_WritePin>
		break;
 800162e:	e018      	b.n	8001662 <setGreen+0x6e>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_0_GPIO_Port, TRAFFIC_LIGHT_2_0_Pin,
 8001630:	2200      	movs	r2, #0
 8001632:	2101      	movs	r1, #1
 8001634:	480e      	ldr	r0, [pc, #56]	; (8001670 <setGreen+0x7c>)
 8001636:	f000 fcf0 	bl	800201a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_1_GPIO_Port, TRAFFIC_LIGHT_2_1_Pin,
 800163a:	2201      	movs	r2, #1
 800163c:	2110      	movs	r1, #16
 800163e:	480d      	ldr	r0, [pc, #52]	; (8001674 <setGreen+0x80>)
 8001640:	f000 fceb 	bl	800201a <HAL_GPIO_WritePin>
		break;
 8001644:	e00d      	b.n	8001662 <setGreen+0x6e>
		HAL_GPIO_WritePin(WALKER_LIGHT_0_GPIO_Port, WALKER_LIGHT_0_Pin, RESET);
 8001646:	2200      	movs	r2, #0
 8001648:	f44f 7100 	mov.w	r1, #512	; 0x200
 800164c:	4808      	ldr	r0, [pc, #32]	; (8001670 <setGreen+0x7c>)
 800164e:	f000 fce4 	bl	800201a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(WALKER_LIGHT_1_GPIO_Port, WALKER_LIGHT_1_Pin, SET);
 8001652:	2201      	movs	r2, #1
 8001654:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001658:	4805      	ldr	r0, [pc, #20]	; (8001670 <setGreen+0x7c>)
 800165a:	f000 fcde 	bl	800201a <HAL_GPIO_WritePin>
		break;
 800165e:	e000      	b.n	8001662 <setGreen+0x6e>
		break;
 8001660:	bf00      	nop

	}
}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40011000 	.word	0x40011000
 8001670:	40010c00 	.word	0x40010c00
 8001674:	40010800 	.word	0x40010800

08001678 <setRed>:

void setRed(int lane){
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
	switch (lane) {
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2b02      	cmp	r3, #2
 8001684:	d021      	beq.n	80016ca <setRed+0x52>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2b02      	cmp	r3, #2
 800168a:	dc2b      	bgt.n	80016e4 <setRed+0x6c>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d003      	beq.n	800169a <setRed+0x22>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d00d      	beq.n	80016b4 <setRed+0x3c>
//				RESET);
//		HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_0_GPIO_Port, TRAFFIC_LIGHT_2_0_Pin,
//				RESET);
//		HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_1_GPIO_Port, TRAFFIC_LIGHT_2_1_Pin,
//				RESET);
		break;
 8001698:	e024      	b.n	80016e4 <setRed+0x6c>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_1_0_GPIO_Port, TRAFFIC_LIGHT_1_0_Pin,
 800169a:	2201      	movs	r2, #1
 800169c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016a0:	4813      	ldr	r0, [pc, #76]	; (80016f0 <setRed+0x78>)
 80016a2:	f000 fcba 	bl	800201a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_1_1_GPIO_Port, TRAFFIC_LIGHT_1_1_Pin,
 80016a6:	2200      	movs	r2, #0
 80016a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016ac:	4810      	ldr	r0, [pc, #64]	; (80016f0 <setRed+0x78>)
 80016ae:	f000 fcb4 	bl	800201a <HAL_GPIO_WritePin>
		break;
 80016b2:	e018      	b.n	80016e6 <setRed+0x6e>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_0_GPIO_Port, TRAFFIC_LIGHT_2_0_Pin,
 80016b4:	2201      	movs	r2, #1
 80016b6:	2101      	movs	r1, #1
 80016b8:	480e      	ldr	r0, [pc, #56]	; (80016f4 <setRed+0x7c>)
 80016ba:	f000 fcae 	bl	800201a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_1_GPIO_Port, TRAFFIC_LIGHT_2_1_Pin,
 80016be:	2200      	movs	r2, #0
 80016c0:	2110      	movs	r1, #16
 80016c2:	480d      	ldr	r0, [pc, #52]	; (80016f8 <setRed+0x80>)
 80016c4:	f000 fca9 	bl	800201a <HAL_GPIO_WritePin>
		break;
 80016c8:	e00d      	b.n	80016e6 <setRed+0x6e>
		HAL_GPIO_WritePin(WALKER_LIGHT_0_GPIO_Port, WALKER_LIGHT_0_Pin, SET);
 80016ca:	2201      	movs	r2, #1
 80016cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016d0:	4808      	ldr	r0, [pc, #32]	; (80016f4 <setRed+0x7c>)
 80016d2:	f000 fca2 	bl	800201a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(WALKER_LIGHT_1_GPIO_Port, WALKER_LIGHT_1_Pin, RESET);
 80016d6:	2200      	movs	r2, #0
 80016d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016dc:	4805      	ldr	r0, [pc, #20]	; (80016f4 <setRed+0x7c>)
 80016de:	f000 fc9c 	bl	800201a <HAL_GPIO_WritePin>
		break;
 80016e2:	e000      	b.n	80016e6 <setRed+0x6e>
		break;
 80016e4:	bf00      	nop

	}
}
 80016e6:	bf00      	nop
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40011000 	.word	0x40011000
 80016f4:	40010c00 	.word	0x40010c00
 80016f8:	40010800 	.word	0x40010800

080016fc <setAmber>:

void setAmber(int lane){
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
	switch (lane) {
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d003      	beq.n	8001712 <setAmber+0x16>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b01      	cmp	r3, #1
 800170e:	d00d      	beq.n	800172c <setAmber+0x30>
//				RESET);
//		HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_0_GPIO_Port, TRAFFIC_LIGHT_2_0_Pin,
//				RESET);
//		HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_1_GPIO_Port, TRAFFIC_LIGHT_2_1_Pin,
//				RESET);
		break;
 8001710:	e017      	b.n	8001742 <setAmber+0x46>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_1_0_GPIO_Port, TRAFFIC_LIGHT_1_0_Pin,
 8001712:	2201      	movs	r2, #1
 8001714:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001718:	480c      	ldr	r0, [pc, #48]	; (800174c <setAmber+0x50>)
 800171a:	f000 fc7e 	bl	800201a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_1_1_GPIO_Port, TRAFFIC_LIGHT_1_1_Pin,
 800171e:	2201      	movs	r2, #1
 8001720:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001724:	4809      	ldr	r0, [pc, #36]	; (800174c <setAmber+0x50>)
 8001726:	f000 fc78 	bl	800201a <HAL_GPIO_WritePin>
		break;
 800172a:	e00a      	b.n	8001742 <setAmber+0x46>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_0_GPIO_Port, TRAFFIC_LIGHT_2_0_Pin,
 800172c:	2201      	movs	r2, #1
 800172e:	2101      	movs	r1, #1
 8001730:	4807      	ldr	r0, [pc, #28]	; (8001750 <setAmber+0x54>)
 8001732:	f000 fc72 	bl	800201a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TRAFFIC_LIGHT_2_1_GPIO_Port, TRAFFIC_LIGHT_2_1_Pin,
 8001736:	2201      	movs	r2, #1
 8001738:	2110      	movs	r1, #16
 800173a:	4806      	ldr	r0, [pc, #24]	; (8001754 <setAmber+0x58>)
 800173c:	f000 fc6d 	bl	800201a <HAL_GPIO_WritePin>
		break;
 8001740:	bf00      	nop

	}
}
 8001742:	bf00      	nop
 8001744:	3708      	adds	r7, #8
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40011000 	.word	0x40011000
 8001750:	40010c00 	.word	0x40010c00
 8001754:	40010800 	.word	0x40010800

08001758 <Display>:
 *  Created on: Dec 8, 2023
 *      Author: MY PC
 */
#include "transfer.h"

void Display(int n1, int n2){
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	6039      	str	r1, [r7, #0]
	int i=0;
 8001762:	2300      	movs	r3, #0
 8001764:	60fb      	str	r3, [r7, #12]
	if( n1 < 10) i+=1;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2b09      	cmp	r3, #9
 800176a:	dc02      	bgt.n	8001772 <Display+0x1a>
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	3301      	adds	r3, #1
 8001770:	60fb      	str	r3, [r7, #12]
	if( n2 < 10) i+=2;
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	2b09      	cmp	r3, #9
 8001776:	dc02      	bgt.n	800177e <Display+0x26>
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	3302      	adds	r3, #2
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	2b03      	cmp	r3, #3
 8001782:	d847      	bhi.n	8001814 <Display+0xbc>
 8001784:	a201      	add	r2, pc, #4	; (adr r2, 800178c <Display+0x34>)
 8001786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800178a:	bf00      	nop
 800178c:	0800179d 	.word	0x0800179d
 8001790:	080017bb 	.word	0x080017bb
 8001794:	080017d9 	.word	0x080017d9
 8001798:	080017f7 	.word	0x080017f7
	switch(i){
	case 0:
		HAL_UART_Transmit(&huart3, ( void *) info1, sprintf(info1, "!7SEG:%d %d#", n1, n2), 1000);
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	4926      	ldr	r1, [pc, #152]	; (800183c <Display+0xe4>)
 80017a2:	4827      	ldr	r0, [pc, #156]	; (8001840 <Display+0xe8>)
 80017a4:	f002 fe88 	bl	80044b8 <siprintf>
 80017a8:	4603      	mov	r3, r0
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017b0:	4923      	ldr	r1, [pc, #140]	; (8001840 <Display+0xe8>)
 80017b2:	4824      	ldr	r0, [pc, #144]	; (8001844 <Display+0xec>)
 80017b4:	f002 f826 	bl	8003804 <HAL_UART_Transmit>
		break;
 80017b8:	e03b      	b.n	8001832 <Display+0xda>
	case 1:
		HAL_UART_Transmit(&huart3, ( void *) info1, sprintf(info1, "!7SEG:0%d %d#", n1, n2), 1000);
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	4922      	ldr	r1, [pc, #136]	; (8001848 <Display+0xf0>)
 80017c0:	481f      	ldr	r0, [pc, #124]	; (8001840 <Display+0xe8>)
 80017c2:	f002 fe79 	bl	80044b8 <siprintf>
 80017c6:	4603      	mov	r3, r0
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017ce:	491c      	ldr	r1, [pc, #112]	; (8001840 <Display+0xe8>)
 80017d0:	481c      	ldr	r0, [pc, #112]	; (8001844 <Display+0xec>)
 80017d2:	f002 f817 	bl	8003804 <HAL_UART_Transmit>
		break;
 80017d6:	e02c      	b.n	8001832 <Display+0xda>
	case 2:
		HAL_UART_Transmit(&huart3, ( void *) info1, sprintf(info1, "!7SEG:%d 0%d#", n1, n2), 1000);
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	491b      	ldr	r1, [pc, #108]	; (800184c <Display+0xf4>)
 80017de:	4818      	ldr	r0, [pc, #96]	; (8001840 <Display+0xe8>)
 80017e0:	f002 fe6a 	bl	80044b8 <siprintf>
 80017e4:	4603      	mov	r3, r0
 80017e6:	b29a      	uxth	r2, r3
 80017e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017ec:	4914      	ldr	r1, [pc, #80]	; (8001840 <Display+0xe8>)
 80017ee:	4815      	ldr	r0, [pc, #84]	; (8001844 <Display+0xec>)
 80017f0:	f002 f808 	bl	8003804 <HAL_UART_Transmit>
		break;
 80017f4:	e01d      	b.n	8001832 <Display+0xda>
	case 3:
		HAL_UART_Transmit(&huart3, ( void *) info1, sprintf(info1, "!7SEG:0%d 0%d#", n1, n2), 1000);
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	687a      	ldr	r2, [r7, #4]
 80017fa:	4915      	ldr	r1, [pc, #84]	; (8001850 <Display+0xf8>)
 80017fc:	4810      	ldr	r0, [pc, #64]	; (8001840 <Display+0xe8>)
 80017fe:	f002 fe5b 	bl	80044b8 <siprintf>
 8001802:	4603      	mov	r3, r0
 8001804:	b29a      	uxth	r2, r3
 8001806:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800180a:	490d      	ldr	r1, [pc, #52]	; (8001840 <Display+0xe8>)
 800180c:	480d      	ldr	r0, [pc, #52]	; (8001844 <Display+0xec>)
 800180e:	f001 fff9 	bl	8003804 <HAL_UART_Transmit>
		break;
 8001812:	e00e      	b.n	8001832 <Display+0xda>
	default:
		HAL_UART_Transmit(&huart3, ( void *) info1, sprintf(info1, "!7SEG:%d %d#", n1, n2), 1000);
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	4908      	ldr	r1, [pc, #32]	; (800183c <Display+0xe4>)
 800181a:	4809      	ldr	r0, [pc, #36]	; (8001840 <Display+0xe8>)
 800181c:	f002 fe4c 	bl	80044b8 <siprintf>
 8001820:	4603      	mov	r3, r0
 8001822:	b29a      	uxth	r2, r3
 8001824:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001828:	4905      	ldr	r1, [pc, #20]	; (8001840 <Display+0xe8>)
 800182a:	4806      	ldr	r0, [pc, #24]	; (8001844 <Display+0xec>)
 800182c:	f001 ffea 	bl	8003804 <HAL_UART_Transmit>
		break;
 8001830:	bf00      	nop
//		HAL_UART_Transmit(&huart3, ( void *) info1, sprintf(info1, "!7SEG:0%d#", n), 1000);
//	}
//	else{
//		HAL_UART_Transmit(&huart3, ( void *) info1, sprintf(info1, "!7SEG:%d#", n), 1000);
//	}
}
 8001832:	bf00      	nop
 8001834:	3710      	adds	r7, #16
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	08004d44 	.word	0x08004d44
 8001840:	20000240 	.word	0x20000240
 8001844:	2000011c 	.word	0x2000011c
 8001848:	08004d54 	.word	0x08004d54
 800184c:	08004d64 	.word	0x08004d64
 8001850:	08004d74 	.word	0x08004d74

08001854 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001854:	f7ff fdd4 	bl	8001400 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001858:	480b      	ldr	r0, [pc, #44]	; (8001888 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800185a:	490c      	ldr	r1, [pc, #48]	; (800188c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800185c:	4a0c      	ldr	r2, [pc, #48]	; (8001890 <LoopFillZerobss+0x16>)
  movs r3, #0
 800185e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001860:	e002      	b.n	8001868 <LoopCopyDataInit>

08001862 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001862:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001864:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001866:	3304      	adds	r3, #4

08001868 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001868:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800186a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800186c:	d3f9      	bcc.n	8001862 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800186e:	4a09      	ldr	r2, [pc, #36]	; (8001894 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001870:	4c09      	ldr	r4, [pc, #36]	; (8001898 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001872:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001874:	e001      	b.n	800187a <LoopFillZerobss>

08001876 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001876:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001878:	3204      	adds	r2, #4

0800187a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800187a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800187c:	d3fb      	bcc.n	8001876 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800187e:	f002 fdef 	bl	8004460 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001882:	f7ff fa2f 	bl	8000ce4 <main>
  bx lr
 8001886:	4770      	bx	lr
  ldr r0, =_sdata
 8001888:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800188c:	200000c4 	.word	0x200000c4
  ldr r2, =_sidata
 8001890:	08004dec 	.word	0x08004dec
  ldr r2, =_sbss
 8001894:	200000c4 	.word	0x200000c4
  ldr r4, =_ebss
 8001898:	200002f8 	.word	0x200002f8

0800189c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800189c:	e7fe      	b.n	800189c <ADC1_2_IRQHandler>
	...

080018a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018a4:	4b08      	ldr	r3, [pc, #32]	; (80018c8 <HAL_Init+0x28>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a07      	ldr	r2, [pc, #28]	; (80018c8 <HAL_Init+0x28>)
 80018aa:	f043 0310 	orr.w	r3, r3, #16
 80018ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018b0:	2003      	movs	r0, #3
 80018b2:	f000 f923 	bl	8001afc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018b6:	200f      	movs	r0, #15
 80018b8:	f000 f808 	bl	80018cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018bc:	f7ff fc3e 	bl	800113c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40022000 	.word	0x40022000

080018cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018d4:	4b12      	ldr	r3, [pc, #72]	; (8001920 <HAL_InitTick+0x54>)
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	4b12      	ldr	r3, [pc, #72]	; (8001924 <HAL_InitTick+0x58>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	4619      	mov	r1, r3
 80018de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80018e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ea:	4618      	mov	r0, r3
 80018ec:	f000 f93b 	bl	8001b66 <HAL_SYSTICK_Config>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e00e      	b.n	8001918 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2b0f      	cmp	r3, #15
 80018fe:	d80a      	bhi.n	8001916 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001900:	2200      	movs	r2, #0
 8001902:	6879      	ldr	r1, [r7, #4]
 8001904:	f04f 30ff 	mov.w	r0, #4294967295
 8001908:	f000 f903 	bl	8001b12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800190c:	4a06      	ldr	r2, [pc, #24]	; (8001928 <HAL_InitTick+0x5c>)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001912:	2300      	movs	r3, #0
 8001914:	e000      	b.n	8001918 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
}
 8001918:	4618      	mov	r0, r3
 800191a:	3708      	adds	r7, #8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	20000054 	.word	0x20000054
 8001924:	2000005c 	.word	0x2000005c
 8001928:	20000058 	.word	0x20000058

0800192c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001930:	4b05      	ldr	r3, [pc, #20]	; (8001948 <HAL_IncTick+0x1c>)
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	461a      	mov	r2, r3
 8001936:	4b05      	ldr	r3, [pc, #20]	; (800194c <HAL_IncTick+0x20>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4413      	add	r3, r2
 800193c:	4a03      	ldr	r2, [pc, #12]	; (800194c <HAL_IncTick+0x20>)
 800193e:	6013      	str	r3, [r2, #0]
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	bc80      	pop	{r7}
 8001946:	4770      	bx	lr
 8001948:	2000005c 	.word	0x2000005c
 800194c:	200002e4 	.word	0x200002e4

08001950 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  return uwTick;
 8001954:	4b02      	ldr	r3, [pc, #8]	; (8001960 <HAL_GetTick+0x10>)
 8001956:	681b      	ldr	r3, [r3, #0]
}
 8001958:	4618      	mov	r0, r3
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr
 8001960:	200002e4 	.word	0x200002e4

08001964 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f003 0307 	and.w	r3, r3, #7
 8001972:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001974:	4b0c      	ldr	r3, [pc, #48]	; (80019a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800197a:	68ba      	ldr	r2, [r7, #8]
 800197c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001980:	4013      	ands	r3, r2
 8001982:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800198c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001990:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001994:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001996:	4a04      	ldr	r2, [pc, #16]	; (80019a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	60d3      	str	r3, [r2, #12]
}
 800199c:	bf00      	nop
 800199e:	3714      	adds	r7, #20
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bc80      	pop	{r7}
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	e000ed00 	.word	0xe000ed00

080019ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019b0:	4b04      	ldr	r3, [pc, #16]	; (80019c4 <__NVIC_GetPriorityGrouping+0x18>)
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	0a1b      	lsrs	r3, r3, #8
 80019b6:	f003 0307 	and.w	r3, r3, #7
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	46bd      	mov	sp, r7
 80019be:	bc80      	pop	{r7}
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	e000ed00 	.word	0xe000ed00

080019c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	db0b      	blt.n	80019f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019da:	79fb      	ldrb	r3, [r7, #7]
 80019dc:	f003 021f 	and.w	r2, r3, #31
 80019e0:	4906      	ldr	r1, [pc, #24]	; (80019fc <__NVIC_EnableIRQ+0x34>)
 80019e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e6:	095b      	lsrs	r3, r3, #5
 80019e8:	2001      	movs	r0, #1
 80019ea:	fa00 f202 	lsl.w	r2, r0, r2
 80019ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019f2:	bf00      	nop
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bc80      	pop	{r7}
 80019fa:	4770      	bx	lr
 80019fc:	e000e100 	.word	0xe000e100

08001a00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	6039      	str	r1, [r7, #0]
 8001a0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	db0a      	blt.n	8001a2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	b2da      	uxtb	r2, r3
 8001a18:	490c      	ldr	r1, [pc, #48]	; (8001a4c <__NVIC_SetPriority+0x4c>)
 8001a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1e:	0112      	lsls	r2, r2, #4
 8001a20:	b2d2      	uxtb	r2, r2
 8001a22:	440b      	add	r3, r1
 8001a24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a28:	e00a      	b.n	8001a40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	b2da      	uxtb	r2, r3
 8001a2e:	4908      	ldr	r1, [pc, #32]	; (8001a50 <__NVIC_SetPriority+0x50>)
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	f003 030f 	and.w	r3, r3, #15
 8001a36:	3b04      	subs	r3, #4
 8001a38:	0112      	lsls	r2, r2, #4
 8001a3a:	b2d2      	uxtb	r2, r2
 8001a3c:	440b      	add	r3, r1
 8001a3e:	761a      	strb	r2, [r3, #24]
}
 8001a40:	bf00      	nop
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bc80      	pop	{r7}
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	e000e100 	.word	0xe000e100
 8001a50:	e000ed00 	.word	0xe000ed00

08001a54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b089      	sub	sp, #36	; 0x24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f003 0307 	and.w	r3, r3, #7
 8001a66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	f1c3 0307 	rsb	r3, r3, #7
 8001a6e:	2b04      	cmp	r3, #4
 8001a70:	bf28      	it	cs
 8001a72:	2304      	movcs	r3, #4
 8001a74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	3304      	adds	r3, #4
 8001a7a:	2b06      	cmp	r3, #6
 8001a7c:	d902      	bls.n	8001a84 <NVIC_EncodePriority+0x30>
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	3b03      	subs	r3, #3
 8001a82:	e000      	b.n	8001a86 <NVIC_EncodePriority+0x32>
 8001a84:	2300      	movs	r3, #0
 8001a86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a88:	f04f 32ff 	mov.w	r2, #4294967295
 8001a8c:	69bb      	ldr	r3, [r7, #24]
 8001a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a92:	43da      	mvns	r2, r3
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	401a      	ands	r2, r3
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa6:	43d9      	mvns	r1, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aac:	4313      	orrs	r3, r2
         );
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3724      	adds	r7, #36	; 0x24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bc80      	pop	{r7}
 8001ab6:	4770      	bx	lr

08001ab8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	3b01      	subs	r3, #1
 8001ac4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ac8:	d301      	bcc.n	8001ace <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aca:	2301      	movs	r3, #1
 8001acc:	e00f      	b.n	8001aee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ace:	4a0a      	ldr	r2, [pc, #40]	; (8001af8 <SysTick_Config+0x40>)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	3b01      	subs	r3, #1
 8001ad4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ad6:	210f      	movs	r1, #15
 8001ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8001adc:	f7ff ff90 	bl	8001a00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ae0:	4b05      	ldr	r3, [pc, #20]	; (8001af8 <SysTick_Config+0x40>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ae6:	4b04      	ldr	r3, [pc, #16]	; (8001af8 <SysTick_Config+0x40>)
 8001ae8:	2207      	movs	r2, #7
 8001aea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	e000e010 	.word	0xe000e010

08001afc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f7ff ff2d 	bl	8001964 <__NVIC_SetPriorityGrouping>
}
 8001b0a:	bf00      	nop
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b086      	sub	sp, #24
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	4603      	mov	r3, r0
 8001b1a:	60b9      	str	r1, [r7, #8]
 8001b1c:	607a      	str	r2, [r7, #4]
 8001b1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b20:	2300      	movs	r3, #0
 8001b22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b24:	f7ff ff42 	bl	80019ac <__NVIC_GetPriorityGrouping>
 8001b28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	68b9      	ldr	r1, [r7, #8]
 8001b2e:	6978      	ldr	r0, [r7, #20]
 8001b30:	f7ff ff90 	bl	8001a54 <NVIC_EncodePriority>
 8001b34:	4602      	mov	r2, r0
 8001b36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b3a:	4611      	mov	r1, r2
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff ff5f 	bl	8001a00 <__NVIC_SetPriority>
}
 8001b42:	bf00      	nop
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b082      	sub	sp, #8
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	4603      	mov	r3, r0
 8001b52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7ff ff35 	bl	80019c8 <__NVIC_EnableIRQ>
}
 8001b5e:	bf00      	nop
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b082      	sub	sp, #8
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f7ff ffa2 	bl	8001ab8 <SysTick_Config>
 8001b74:	4603      	mov	r3, r0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	b085      	sub	sp, #20
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b86:	2300      	movs	r3, #0
 8001b88:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d008      	beq.n	8001ba8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2204      	movs	r2, #4
 8001b9a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e020      	b.n	8001bea <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f022 020e 	bic.w	r2, r2, #14
 8001bb6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f022 0201 	bic.w	r2, r2, #1
 8001bc6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	fa01 f202 	lsl.w	r2, r1, r2
 8001bd6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3714      	adds	r7, #20
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bc80      	pop	{r7}
 8001bf2:	4770      	bx	lr

08001bf4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	d005      	beq.n	8001c18 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2204      	movs	r2, #4
 8001c10:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	73fb      	strb	r3, [r7, #15]
 8001c16:	e051      	b.n	8001cbc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f022 020e 	bic.w	r2, r2, #14
 8001c26:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f022 0201 	bic.w	r2, r2, #1
 8001c36:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a22      	ldr	r2, [pc, #136]	; (8001cc8 <HAL_DMA_Abort_IT+0xd4>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d029      	beq.n	8001c96 <HAL_DMA_Abort_IT+0xa2>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a21      	ldr	r2, [pc, #132]	; (8001ccc <HAL_DMA_Abort_IT+0xd8>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d022      	beq.n	8001c92 <HAL_DMA_Abort_IT+0x9e>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a1f      	ldr	r2, [pc, #124]	; (8001cd0 <HAL_DMA_Abort_IT+0xdc>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d01a      	beq.n	8001c8c <HAL_DMA_Abort_IT+0x98>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a1e      	ldr	r2, [pc, #120]	; (8001cd4 <HAL_DMA_Abort_IT+0xe0>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d012      	beq.n	8001c86 <HAL_DMA_Abort_IT+0x92>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a1c      	ldr	r2, [pc, #112]	; (8001cd8 <HAL_DMA_Abort_IT+0xe4>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d00a      	beq.n	8001c80 <HAL_DMA_Abort_IT+0x8c>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a1b      	ldr	r2, [pc, #108]	; (8001cdc <HAL_DMA_Abort_IT+0xe8>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d102      	bne.n	8001c7a <HAL_DMA_Abort_IT+0x86>
 8001c74:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001c78:	e00e      	b.n	8001c98 <HAL_DMA_Abort_IT+0xa4>
 8001c7a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c7e:	e00b      	b.n	8001c98 <HAL_DMA_Abort_IT+0xa4>
 8001c80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c84:	e008      	b.n	8001c98 <HAL_DMA_Abort_IT+0xa4>
 8001c86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c8a:	e005      	b.n	8001c98 <HAL_DMA_Abort_IT+0xa4>
 8001c8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c90:	e002      	b.n	8001c98 <HAL_DMA_Abort_IT+0xa4>
 8001c92:	2310      	movs	r3, #16
 8001c94:	e000      	b.n	8001c98 <HAL_DMA_Abort_IT+0xa4>
 8001c96:	2301      	movs	r3, #1
 8001c98:	4a11      	ldr	r2, [pc, #68]	; (8001ce0 <HAL_DMA_Abort_IT+0xec>)
 8001c9a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d003      	beq.n	8001cbc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	4798      	blx	r3
    } 
  }
  return status;
 8001cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40020008 	.word	0x40020008
 8001ccc:	4002001c 	.word	0x4002001c
 8001cd0:	40020030 	.word	0x40020030
 8001cd4:	40020044 	.word	0x40020044
 8001cd8:	40020058 	.word	0x40020058
 8001cdc:	4002006c 	.word	0x4002006c
 8001ce0:	40020000 	.word	0x40020000

08001ce4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b08b      	sub	sp, #44	; 0x2c
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cf6:	e169      	b.n	8001fcc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001d00:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	69fa      	ldr	r2, [r7, #28]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	f040 8158 	bne.w	8001fc6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	4a9a      	ldr	r2, [pc, #616]	; (8001f84 <HAL_GPIO_Init+0x2a0>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d05e      	beq.n	8001dde <HAL_GPIO_Init+0xfa>
 8001d20:	4a98      	ldr	r2, [pc, #608]	; (8001f84 <HAL_GPIO_Init+0x2a0>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d875      	bhi.n	8001e12 <HAL_GPIO_Init+0x12e>
 8001d26:	4a98      	ldr	r2, [pc, #608]	; (8001f88 <HAL_GPIO_Init+0x2a4>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d058      	beq.n	8001dde <HAL_GPIO_Init+0xfa>
 8001d2c:	4a96      	ldr	r2, [pc, #600]	; (8001f88 <HAL_GPIO_Init+0x2a4>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d86f      	bhi.n	8001e12 <HAL_GPIO_Init+0x12e>
 8001d32:	4a96      	ldr	r2, [pc, #600]	; (8001f8c <HAL_GPIO_Init+0x2a8>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d052      	beq.n	8001dde <HAL_GPIO_Init+0xfa>
 8001d38:	4a94      	ldr	r2, [pc, #592]	; (8001f8c <HAL_GPIO_Init+0x2a8>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d869      	bhi.n	8001e12 <HAL_GPIO_Init+0x12e>
 8001d3e:	4a94      	ldr	r2, [pc, #592]	; (8001f90 <HAL_GPIO_Init+0x2ac>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d04c      	beq.n	8001dde <HAL_GPIO_Init+0xfa>
 8001d44:	4a92      	ldr	r2, [pc, #584]	; (8001f90 <HAL_GPIO_Init+0x2ac>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d863      	bhi.n	8001e12 <HAL_GPIO_Init+0x12e>
 8001d4a:	4a92      	ldr	r2, [pc, #584]	; (8001f94 <HAL_GPIO_Init+0x2b0>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d046      	beq.n	8001dde <HAL_GPIO_Init+0xfa>
 8001d50:	4a90      	ldr	r2, [pc, #576]	; (8001f94 <HAL_GPIO_Init+0x2b0>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d85d      	bhi.n	8001e12 <HAL_GPIO_Init+0x12e>
 8001d56:	2b12      	cmp	r3, #18
 8001d58:	d82a      	bhi.n	8001db0 <HAL_GPIO_Init+0xcc>
 8001d5a:	2b12      	cmp	r3, #18
 8001d5c:	d859      	bhi.n	8001e12 <HAL_GPIO_Init+0x12e>
 8001d5e:	a201      	add	r2, pc, #4	; (adr r2, 8001d64 <HAL_GPIO_Init+0x80>)
 8001d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d64:	08001ddf 	.word	0x08001ddf
 8001d68:	08001db9 	.word	0x08001db9
 8001d6c:	08001dcb 	.word	0x08001dcb
 8001d70:	08001e0d 	.word	0x08001e0d
 8001d74:	08001e13 	.word	0x08001e13
 8001d78:	08001e13 	.word	0x08001e13
 8001d7c:	08001e13 	.word	0x08001e13
 8001d80:	08001e13 	.word	0x08001e13
 8001d84:	08001e13 	.word	0x08001e13
 8001d88:	08001e13 	.word	0x08001e13
 8001d8c:	08001e13 	.word	0x08001e13
 8001d90:	08001e13 	.word	0x08001e13
 8001d94:	08001e13 	.word	0x08001e13
 8001d98:	08001e13 	.word	0x08001e13
 8001d9c:	08001e13 	.word	0x08001e13
 8001da0:	08001e13 	.word	0x08001e13
 8001da4:	08001e13 	.word	0x08001e13
 8001da8:	08001dc1 	.word	0x08001dc1
 8001dac:	08001dd5 	.word	0x08001dd5
 8001db0:	4a79      	ldr	r2, [pc, #484]	; (8001f98 <HAL_GPIO_Init+0x2b4>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d013      	beq.n	8001dde <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001db6:	e02c      	b.n	8001e12 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	623b      	str	r3, [r7, #32]
          break;
 8001dbe:	e029      	b.n	8001e14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	3304      	adds	r3, #4
 8001dc6:	623b      	str	r3, [r7, #32]
          break;
 8001dc8:	e024      	b.n	8001e14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	3308      	adds	r3, #8
 8001dd0:	623b      	str	r3, [r7, #32]
          break;
 8001dd2:	e01f      	b.n	8001e14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	330c      	adds	r3, #12
 8001dda:	623b      	str	r3, [r7, #32]
          break;
 8001ddc:	e01a      	b.n	8001e14 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d102      	bne.n	8001dec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001de6:	2304      	movs	r3, #4
 8001de8:	623b      	str	r3, [r7, #32]
          break;
 8001dea:	e013      	b.n	8001e14 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d105      	bne.n	8001e00 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001df4:	2308      	movs	r3, #8
 8001df6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	69fa      	ldr	r2, [r7, #28]
 8001dfc:	611a      	str	r2, [r3, #16]
          break;
 8001dfe:	e009      	b.n	8001e14 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e00:	2308      	movs	r3, #8
 8001e02:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	69fa      	ldr	r2, [r7, #28]
 8001e08:	615a      	str	r2, [r3, #20]
          break;
 8001e0a:	e003      	b.n	8001e14 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	623b      	str	r3, [r7, #32]
          break;
 8001e10:	e000      	b.n	8001e14 <HAL_GPIO_Init+0x130>
          break;
 8001e12:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	2bff      	cmp	r3, #255	; 0xff
 8001e18:	d801      	bhi.n	8001e1e <HAL_GPIO_Init+0x13a>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	e001      	b.n	8001e22 <HAL_GPIO_Init+0x13e>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	3304      	adds	r3, #4
 8001e22:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	2bff      	cmp	r3, #255	; 0xff
 8001e28:	d802      	bhi.n	8001e30 <HAL_GPIO_Init+0x14c>
 8001e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	e002      	b.n	8001e36 <HAL_GPIO_Init+0x152>
 8001e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e32:	3b08      	subs	r3, #8
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	210f      	movs	r1, #15
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	fa01 f303 	lsl.w	r3, r1, r3
 8001e44:	43db      	mvns	r3, r3
 8001e46:	401a      	ands	r2, r3
 8001e48:	6a39      	ldr	r1, [r7, #32]
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e50:	431a      	orrs	r2, r3
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f000 80b1 	beq.w	8001fc6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e64:	4b4d      	ldr	r3, [pc, #308]	; (8001f9c <HAL_GPIO_Init+0x2b8>)
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	4a4c      	ldr	r2, [pc, #304]	; (8001f9c <HAL_GPIO_Init+0x2b8>)
 8001e6a:	f043 0301 	orr.w	r3, r3, #1
 8001e6e:	6193      	str	r3, [r2, #24]
 8001e70:	4b4a      	ldr	r3, [pc, #296]	; (8001f9c <HAL_GPIO_Init+0x2b8>)
 8001e72:	699b      	ldr	r3, [r3, #24]
 8001e74:	f003 0301 	and.w	r3, r3, #1
 8001e78:	60bb      	str	r3, [r7, #8]
 8001e7a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e7c:	4a48      	ldr	r2, [pc, #288]	; (8001fa0 <HAL_GPIO_Init+0x2bc>)
 8001e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e80:	089b      	lsrs	r3, r3, #2
 8001e82:	3302      	adds	r3, #2
 8001e84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e88:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8c:	f003 0303 	and.w	r3, r3, #3
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	220f      	movs	r2, #15
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a40      	ldr	r2, [pc, #256]	; (8001fa4 <HAL_GPIO_Init+0x2c0>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d013      	beq.n	8001ed0 <HAL_GPIO_Init+0x1ec>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a3f      	ldr	r2, [pc, #252]	; (8001fa8 <HAL_GPIO_Init+0x2c4>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d00d      	beq.n	8001ecc <HAL_GPIO_Init+0x1e8>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a3e      	ldr	r2, [pc, #248]	; (8001fac <HAL_GPIO_Init+0x2c8>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d007      	beq.n	8001ec8 <HAL_GPIO_Init+0x1e4>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4a3d      	ldr	r2, [pc, #244]	; (8001fb0 <HAL_GPIO_Init+0x2cc>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d101      	bne.n	8001ec4 <HAL_GPIO_Init+0x1e0>
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	e006      	b.n	8001ed2 <HAL_GPIO_Init+0x1ee>
 8001ec4:	2304      	movs	r3, #4
 8001ec6:	e004      	b.n	8001ed2 <HAL_GPIO_Init+0x1ee>
 8001ec8:	2302      	movs	r3, #2
 8001eca:	e002      	b.n	8001ed2 <HAL_GPIO_Init+0x1ee>
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e000      	b.n	8001ed2 <HAL_GPIO_Init+0x1ee>
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ed4:	f002 0203 	and.w	r2, r2, #3
 8001ed8:	0092      	lsls	r2, r2, #2
 8001eda:	4093      	lsls	r3, r2
 8001edc:	68fa      	ldr	r2, [r7, #12]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ee2:	492f      	ldr	r1, [pc, #188]	; (8001fa0 <HAL_GPIO_Init+0x2bc>)
 8001ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee6:	089b      	lsrs	r3, r3, #2
 8001ee8:	3302      	adds	r3, #2
 8001eea:	68fa      	ldr	r2, [r7, #12]
 8001eec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d006      	beq.n	8001f0a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001efc:	4b2d      	ldr	r3, [pc, #180]	; (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001efe:	689a      	ldr	r2, [r3, #8]
 8001f00:	492c      	ldr	r1, [pc, #176]	; (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	608b      	str	r3, [r1, #8]
 8001f08:	e006      	b.n	8001f18 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f0a:	4b2a      	ldr	r3, [pc, #168]	; (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	43db      	mvns	r3, r3
 8001f12:	4928      	ldr	r1, [pc, #160]	; (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f14:	4013      	ands	r3, r2
 8001f16:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d006      	beq.n	8001f32 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f24:	4b23      	ldr	r3, [pc, #140]	; (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f26:	68da      	ldr	r2, [r3, #12]
 8001f28:	4922      	ldr	r1, [pc, #136]	; (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	60cb      	str	r3, [r1, #12]
 8001f30:	e006      	b.n	8001f40 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f32:	4b20      	ldr	r3, [pc, #128]	; (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f34:	68da      	ldr	r2, [r3, #12]
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	43db      	mvns	r3, r3
 8001f3a:	491e      	ldr	r1, [pc, #120]	; (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d006      	beq.n	8001f5a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f4c:	4b19      	ldr	r3, [pc, #100]	; (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f4e:	685a      	ldr	r2, [r3, #4]
 8001f50:	4918      	ldr	r1, [pc, #96]	; (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	604b      	str	r3, [r1, #4]
 8001f58:	e006      	b.n	8001f68 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f5a:	4b16      	ldr	r3, [pc, #88]	; (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	43db      	mvns	r3, r3
 8001f62:	4914      	ldr	r1, [pc, #80]	; (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f64:	4013      	ands	r3, r2
 8001f66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d021      	beq.n	8001fb8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f74:	4b0f      	ldr	r3, [pc, #60]	; (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	490e      	ldr	r1, [pc, #56]	; (8001fb4 <HAL_GPIO_Init+0x2d0>)
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	600b      	str	r3, [r1, #0]
 8001f80:	e021      	b.n	8001fc6 <HAL_GPIO_Init+0x2e2>
 8001f82:	bf00      	nop
 8001f84:	10320000 	.word	0x10320000
 8001f88:	10310000 	.word	0x10310000
 8001f8c:	10220000 	.word	0x10220000
 8001f90:	10210000 	.word	0x10210000
 8001f94:	10120000 	.word	0x10120000
 8001f98:	10110000 	.word	0x10110000
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	40010000 	.word	0x40010000
 8001fa4:	40010800 	.word	0x40010800
 8001fa8:	40010c00 	.word	0x40010c00
 8001fac:	40011000 	.word	0x40011000
 8001fb0:	40011400 	.word	0x40011400
 8001fb4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001fb8:	4b0b      	ldr	r3, [pc, #44]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	69bb      	ldr	r3, [r7, #24]
 8001fbe:	43db      	mvns	r3, r3
 8001fc0:	4909      	ldr	r1, [pc, #36]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc8:	3301      	adds	r3, #1
 8001fca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	f47f ae8e 	bne.w	8001cf8 <HAL_GPIO_Init+0x14>
  }
}
 8001fdc:	bf00      	nop
 8001fde:	bf00      	nop
 8001fe0:	372c      	adds	r7, #44	; 0x2c
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr
 8001fe8:	40010400 	.word	0x40010400

08001fec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	689a      	ldr	r2, [r3, #8]
 8001ffc:	887b      	ldrh	r3, [r7, #2]
 8001ffe:	4013      	ands	r3, r2
 8002000:	2b00      	cmp	r3, #0
 8002002:	d002      	beq.n	800200a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002004:	2301      	movs	r3, #1
 8002006:	73fb      	strb	r3, [r7, #15]
 8002008:	e001      	b.n	800200e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800200a:	2300      	movs	r3, #0
 800200c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800200e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002010:	4618      	mov	r0, r3
 8002012:	3714      	adds	r7, #20
 8002014:	46bd      	mov	sp, r7
 8002016:	bc80      	pop	{r7}
 8002018:	4770      	bx	lr

0800201a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800201a:	b480      	push	{r7}
 800201c:	b083      	sub	sp, #12
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
 8002022:	460b      	mov	r3, r1
 8002024:	807b      	strh	r3, [r7, #2]
 8002026:	4613      	mov	r3, r2
 8002028:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800202a:	787b      	ldrb	r3, [r7, #1]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d003      	beq.n	8002038 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002030:	887a      	ldrh	r2, [r7, #2]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002036:	e003      	b.n	8002040 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002038:	887b      	ldrh	r3, [r7, #2]
 800203a:	041a      	lsls	r2, r3, #16
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	611a      	str	r2, [r3, #16]
}
 8002040:	bf00      	nop
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	bc80      	pop	{r7}
 8002048:	4770      	bx	lr

0800204a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800204a:	b480      	push	{r7}
 800204c:	b085      	sub	sp, #20
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
 8002052:	460b      	mov	r3, r1
 8002054:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800205c:	887a      	ldrh	r2, [r7, #2]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	4013      	ands	r3, r2
 8002062:	041a      	lsls	r2, r3, #16
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	43d9      	mvns	r1, r3
 8002068:	887b      	ldrh	r3, [r7, #2]
 800206a:	400b      	ands	r3, r1
 800206c:	431a      	orrs	r2, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	611a      	str	r2, [r3, #16]
}
 8002072:	bf00      	nop
 8002074:	3714      	adds	r7, #20
 8002076:	46bd      	mov	sp, r7
 8002078:	bc80      	pop	{r7}
 800207a:	4770      	bx	lr

0800207c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b086      	sub	sp, #24
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e26c      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b00      	cmp	r3, #0
 8002098:	f000 8087 	beq.w	80021aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800209c:	4b92      	ldr	r3, [pc, #584]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f003 030c 	and.w	r3, r3, #12
 80020a4:	2b04      	cmp	r3, #4
 80020a6:	d00c      	beq.n	80020c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80020a8:	4b8f      	ldr	r3, [pc, #572]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f003 030c 	and.w	r3, r3, #12
 80020b0:	2b08      	cmp	r3, #8
 80020b2:	d112      	bne.n	80020da <HAL_RCC_OscConfig+0x5e>
 80020b4:	4b8c      	ldr	r3, [pc, #560]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020c0:	d10b      	bne.n	80020da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020c2:	4b89      	ldr	r3, [pc, #548]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d06c      	beq.n	80021a8 <HAL_RCC_OscConfig+0x12c>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d168      	bne.n	80021a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e246      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020e2:	d106      	bne.n	80020f2 <HAL_RCC_OscConfig+0x76>
 80020e4:	4b80      	ldr	r3, [pc, #512]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a7f      	ldr	r2, [pc, #508]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 80020ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020ee:	6013      	str	r3, [r2, #0]
 80020f0:	e02e      	b.n	8002150 <HAL_RCC_OscConfig+0xd4>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d10c      	bne.n	8002114 <HAL_RCC_OscConfig+0x98>
 80020fa:	4b7b      	ldr	r3, [pc, #492]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a7a      	ldr	r2, [pc, #488]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 8002100:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002104:	6013      	str	r3, [r2, #0]
 8002106:	4b78      	ldr	r3, [pc, #480]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a77      	ldr	r2, [pc, #476]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 800210c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002110:	6013      	str	r3, [r2, #0]
 8002112:	e01d      	b.n	8002150 <HAL_RCC_OscConfig+0xd4>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800211c:	d10c      	bne.n	8002138 <HAL_RCC_OscConfig+0xbc>
 800211e:	4b72      	ldr	r3, [pc, #456]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a71      	ldr	r2, [pc, #452]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 8002124:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002128:	6013      	str	r3, [r2, #0]
 800212a:	4b6f      	ldr	r3, [pc, #444]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a6e      	ldr	r2, [pc, #440]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 8002130:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002134:	6013      	str	r3, [r2, #0]
 8002136:	e00b      	b.n	8002150 <HAL_RCC_OscConfig+0xd4>
 8002138:	4b6b      	ldr	r3, [pc, #428]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a6a      	ldr	r2, [pc, #424]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 800213e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002142:	6013      	str	r3, [r2, #0]
 8002144:	4b68      	ldr	r3, [pc, #416]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a67      	ldr	r2, [pc, #412]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 800214a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800214e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d013      	beq.n	8002180 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002158:	f7ff fbfa 	bl	8001950 <HAL_GetTick>
 800215c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800215e:	e008      	b.n	8002172 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002160:	f7ff fbf6 	bl	8001950 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b64      	cmp	r3, #100	; 0x64
 800216c:	d901      	bls.n	8002172 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e1fa      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002172:	4b5d      	ldr	r3, [pc, #372]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d0f0      	beq.n	8002160 <HAL_RCC_OscConfig+0xe4>
 800217e:	e014      	b.n	80021aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002180:	f7ff fbe6 	bl	8001950 <HAL_GetTick>
 8002184:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002186:	e008      	b.n	800219a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002188:	f7ff fbe2 	bl	8001950 <HAL_GetTick>
 800218c:	4602      	mov	r2, r0
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	2b64      	cmp	r3, #100	; 0x64
 8002194:	d901      	bls.n	800219a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002196:	2303      	movs	r3, #3
 8002198:	e1e6      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800219a:	4b53      	ldr	r3, [pc, #332]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d1f0      	bne.n	8002188 <HAL_RCC_OscConfig+0x10c>
 80021a6:	e000      	b.n	80021aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0302 	and.w	r3, r3, #2
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d063      	beq.n	800227e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021b6:	4b4c      	ldr	r3, [pc, #304]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f003 030c 	and.w	r3, r3, #12
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00b      	beq.n	80021da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80021c2:	4b49      	ldr	r3, [pc, #292]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f003 030c 	and.w	r3, r3, #12
 80021ca:	2b08      	cmp	r3, #8
 80021cc:	d11c      	bne.n	8002208 <HAL_RCC_OscConfig+0x18c>
 80021ce:	4b46      	ldr	r3, [pc, #280]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d116      	bne.n	8002208 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021da:	4b43      	ldr	r3, [pc, #268]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0302 	and.w	r3, r3, #2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d005      	beq.n	80021f2 <HAL_RCC_OscConfig+0x176>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	691b      	ldr	r3, [r3, #16]
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d001      	beq.n	80021f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e1ba      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021f2:	4b3d      	ldr	r3, [pc, #244]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	695b      	ldr	r3, [r3, #20]
 80021fe:	00db      	lsls	r3, r3, #3
 8002200:	4939      	ldr	r1, [pc, #228]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 8002202:	4313      	orrs	r3, r2
 8002204:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002206:	e03a      	b.n	800227e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	691b      	ldr	r3, [r3, #16]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d020      	beq.n	8002252 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002210:	4b36      	ldr	r3, [pc, #216]	; (80022ec <HAL_RCC_OscConfig+0x270>)
 8002212:	2201      	movs	r2, #1
 8002214:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002216:	f7ff fb9b 	bl	8001950 <HAL_GetTick>
 800221a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800221c:	e008      	b.n	8002230 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800221e:	f7ff fb97 	bl	8001950 <HAL_GetTick>
 8002222:	4602      	mov	r2, r0
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	2b02      	cmp	r3, #2
 800222a:	d901      	bls.n	8002230 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	e19b      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002230:	4b2d      	ldr	r3, [pc, #180]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 0302 	and.w	r3, r3, #2
 8002238:	2b00      	cmp	r3, #0
 800223a:	d0f0      	beq.n	800221e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800223c:	4b2a      	ldr	r3, [pc, #168]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	695b      	ldr	r3, [r3, #20]
 8002248:	00db      	lsls	r3, r3, #3
 800224a:	4927      	ldr	r1, [pc, #156]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 800224c:	4313      	orrs	r3, r2
 800224e:	600b      	str	r3, [r1, #0]
 8002250:	e015      	b.n	800227e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002252:	4b26      	ldr	r3, [pc, #152]	; (80022ec <HAL_RCC_OscConfig+0x270>)
 8002254:	2200      	movs	r2, #0
 8002256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002258:	f7ff fb7a 	bl	8001950 <HAL_GetTick>
 800225c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800225e:	e008      	b.n	8002272 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002260:	f7ff fb76 	bl	8001950 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b02      	cmp	r3, #2
 800226c:	d901      	bls.n	8002272 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e17a      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002272:	4b1d      	ldr	r3, [pc, #116]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f0      	bne.n	8002260 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0308 	and.w	r3, r3, #8
 8002286:	2b00      	cmp	r3, #0
 8002288:	d03a      	beq.n	8002300 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	699b      	ldr	r3, [r3, #24]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d019      	beq.n	80022c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002292:	4b17      	ldr	r3, [pc, #92]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 8002294:	2201      	movs	r2, #1
 8002296:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002298:	f7ff fb5a 	bl	8001950 <HAL_GetTick>
 800229c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800229e:	e008      	b.n	80022b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022a0:	f7ff fb56 	bl	8001950 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d901      	bls.n	80022b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	e15a      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022b2:	4b0d      	ldr	r3, [pc, #52]	; (80022e8 <HAL_RCC_OscConfig+0x26c>)
 80022b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d0f0      	beq.n	80022a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80022be:	2001      	movs	r0, #1
 80022c0:	f000 facc 	bl	800285c <RCC_Delay>
 80022c4:	e01c      	b.n	8002300 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022c6:	4b0a      	ldr	r3, [pc, #40]	; (80022f0 <HAL_RCC_OscConfig+0x274>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022cc:	f7ff fb40 	bl	8001950 <HAL_GetTick>
 80022d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022d2:	e00f      	b.n	80022f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022d4:	f7ff fb3c 	bl	8001950 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d908      	bls.n	80022f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e140      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
 80022e6:	bf00      	nop
 80022e8:	40021000 	.word	0x40021000
 80022ec:	42420000 	.word	0x42420000
 80022f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022f4:	4b9e      	ldr	r3, [pc, #632]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80022f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f8:	f003 0302 	and.w	r3, r3, #2
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d1e9      	bne.n	80022d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0304 	and.w	r3, r3, #4
 8002308:	2b00      	cmp	r3, #0
 800230a:	f000 80a6 	beq.w	800245a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800230e:	2300      	movs	r3, #0
 8002310:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002312:	4b97      	ldr	r3, [pc, #604]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 8002314:	69db      	ldr	r3, [r3, #28]
 8002316:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d10d      	bne.n	800233a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800231e:	4b94      	ldr	r3, [pc, #592]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 8002320:	69db      	ldr	r3, [r3, #28]
 8002322:	4a93      	ldr	r2, [pc, #588]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 8002324:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002328:	61d3      	str	r3, [r2, #28]
 800232a:	4b91      	ldr	r3, [pc, #580]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 800232c:	69db      	ldr	r3, [r3, #28]
 800232e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002332:	60bb      	str	r3, [r7, #8]
 8002334:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002336:	2301      	movs	r3, #1
 8002338:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800233a:	4b8e      	ldr	r3, [pc, #568]	; (8002574 <HAL_RCC_OscConfig+0x4f8>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002342:	2b00      	cmp	r3, #0
 8002344:	d118      	bne.n	8002378 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002346:	4b8b      	ldr	r3, [pc, #556]	; (8002574 <HAL_RCC_OscConfig+0x4f8>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a8a      	ldr	r2, [pc, #552]	; (8002574 <HAL_RCC_OscConfig+0x4f8>)
 800234c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002350:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002352:	f7ff fafd 	bl	8001950 <HAL_GetTick>
 8002356:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002358:	e008      	b.n	800236c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800235a:	f7ff faf9 	bl	8001950 <HAL_GetTick>
 800235e:	4602      	mov	r2, r0
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	2b64      	cmp	r3, #100	; 0x64
 8002366:	d901      	bls.n	800236c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e0fd      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800236c:	4b81      	ldr	r3, [pc, #516]	; (8002574 <HAL_RCC_OscConfig+0x4f8>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002374:	2b00      	cmp	r3, #0
 8002376:	d0f0      	beq.n	800235a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d106      	bne.n	800238e <HAL_RCC_OscConfig+0x312>
 8002380:	4b7b      	ldr	r3, [pc, #492]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 8002382:	6a1b      	ldr	r3, [r3, #32]
 8002384:	4a7a      	ldr	r2, [pc, #488]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 8002386:	f043 0301 	orr.w	r3, r3, #1
 800238a:	6213      	str	r3, [r2, #32]
 800238c:	e02d      	b.n	80023ea <HAL_RCC_OscConfig+0x36e>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d10c      	bne.n	80023b0 <HAL_RCC_OscConfig+0x334>
 8002396:	4b76      	ldr	r3, [pc, #472]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	4a75      	ldr	r2, [pc, #468]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 800239c:	f023 0301 	bic.w	r3, r3, #1
 80023a0:	6213      	str	r3, [r2, #32]
 80023a2:	4b73      	ldr	r3, [pc, #460]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80023a4:	6a1b      	ldr	r3, [r3, #32]
 80023a6:	4a72      	ldr	r2, [pc, #456]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80023a8:	f023 0304 	bic.w	r3, r3, #4
 80023ac:	6213      	str	r3, [r2, #32]
 80023ae:	e01c      	b.n	80023ea <HAL_RCC_OscConfig+0x36e>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	2b05      	cmp	r3, #5
 80023b6:	d10c      	bne.n	80023d2 <HAL_RCC_OscConfig+0x356>
 80023b8:	4b6d      	ldr	r3, [pc, #436]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80023ba:	6a1b      	ldr	r3, [r3, #32]
 80023bc:	4a6c      	ldr	r2, [pc, #432]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80023be:	f043 0304 	orr.w	r3, r3, #4
 80023c2:	6213      	str	r3, [r2, #32]
 80023c4:	4b6a      	ldr	r3, [pc, #424]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80023c6:	6a1b      	ldr	r3, [r3, #32]
 80023c8:	4a69      	ldr	r2, [pc, #420]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80023ca:	f043 0301 	orr.w	r3, r3, #1
 80023ce:	6213      	str	r3, [r2, #32]
 80023d0:	e00b      	b.n	80023ea <HAL_RCC_OscConfig+0x36e>
 80023d2:	4b67      	ldr	r3, [pc, #412]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80023d4:	6a1b      	ldr	r3, [r3, #32]
 80023d6:	4a66      	ldr	r2, [pc, #408]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80023d8:	f023 0301 	bic.w	r3, r3, #1
 80023dc:	6213      	str	r3, [r2, #32]
 80023de:	4b64      	ldr	r3, [pc, #400]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80023e0:	6a1b      	ldr	r3, [r3, #32]
 80023e2:	4a63      	ldr	r2, [pc, #396]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80023e4:	f023 0304 	bic.w	r3, r3, #4
 80023e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d015      	beq.n	800241e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023f2:	f7ff faad 	bl	8001950 <HAL_GetTick>
 80023f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023f8:	e00a      	b.n	8002410 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023fa:	f7ff faa9 	bl	8001950 <HAL_GetTick>
 80023fe:	4602      	mov	r2, r0
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	f241 3288 	movw	r2, #5000	; 0x1388
 8002408:	4293      	cmp	r3, r2
 800240a:	d901      	bls.n	8002410 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e0ab      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002410:	4b57      	ldr	r3, [pc, #348]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 8002412:	6a1b      	ldr	r3, [r3, #32]
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	2b00      	cmp	r3, #0
 800241a:	d0ee      	beq.n	80023fa <HAL_RCC_OscConfig+0x37e>
 800241c:	e014      	b.n	8002448 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800241e:	f7ff fa97 	bl	8001950 <HAL_GetTick>
 8002422:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002424:	e00a      	b.n	800243c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002426:	f7ff fa93 	bl	8001950 <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	f241 3288 	movw	r2, #5000	; 0x1388
 8002434:	4293      	cmp	r3, r2
 8002436:	d901      	bls.n	800243c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e095      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800243c:	4b4c      	ldr	r3, [pc, #304]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 800243e:	6a1b      	ldr	r3, [r3, #32]
 8002440:	f003 0302 	and.w	r3, r3, #2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d1ee      	bne.n	8002426 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002448:	7dfb      	ldrb	r3, [r7, #23]
 800244a:	2b01      	cmp	r3, #1
 800244c:	d105      	bne.n	800245a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800244e:	4b48      	ldr	r3, [pc, #288]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 8002450:	69db      	ldr	r3, [r3, #28]
 8002452:	4a47      	ldr	r2, [pc, #284]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 8002454:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002458:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	2b00      	cmp	r3, #0
 8002460:	f000 8081 	beq.w	8002566 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002464:	4b42      	ldr	r3, [pc, #264]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f003 030c 	and.w	r3, r3, #12
 800246c:	2b08      	cmp	r3, #8
 800246e:	d061      	beq.n	8002534 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	69db      	ldr	r3, [r3, #28]
 8002474:	2b02      	cmp	r3, #2
 8002476:	d146      	bne.n	8002506 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002478:	4b3f      	ldr	r3, [pc, #252]	; (8002578 <HAL_RCC_OscConfig+0x4fc>)
 800247a:	2200      	movs	r2, #0
 800247c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800247e:	f7ff fa67 	bl	8001950 <HAL_GetTick>
 8002482:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002484:	e008      	b.n	8002498 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002486:	f7ff fa63 	bl	8001950 <HAL_GetTick>
 800248a:	4602      	mov	r2, r0
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	2b02      	cmp	r3, #2
 8002492:	d901      	bls.n	8002498 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002494:	2303      	movs	r3, #3
 8002496:	e067      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002498:	4b35      	ldr	r3, [pc, #212]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d1f0      	bne.n	8002486 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a1b      	ldr	r3, [r3, #32]
 80024a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024ac:	d108      	bne.n	80024c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80024ae:	4b30      	ldr	r3, [pc, #192]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	492d      	ldr	r1, [pc, #180]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80024bc:	4313      	orrs	r3, r2
 80024be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024c0:	4b2b      	ldr	r3, [pc, #172]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6a19      	ldr	r1, [r3, #32]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d0:	430b      	orrs	r3, r1
 80024d2:	4927      	ldr	r1, [pc, #156]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024d8:	4b27      	ldr	r3, [pc, #156]	; (8002578 <HAL_RCC_OscConfig+0x4fc>)
 80024da:	2201      	movs	r2, #1
 80024dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024de:	f7ff fa37 	bl	8001950 <HAL_GetTick>
 80024e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024e4:	e008      	b.n	80024f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024e6:	f7ff fa33 	bl	8001950 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d901      	bls.n	80024f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e037      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024f8:	4b1d      	ldr	r3, [pc, #116]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d0f0      	beq.n	80024e6 <HAL_RCC_OscConfig+0x46a>
 8002504:	e02f      	b.n	8002566 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002506:	4b1c      	ldr	r3, [pc, #112]	; (8002578 <HAL_RCC_OscConfig+0x4fc>)
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800250c:	f7ff fa20 	bl	8001950 <HAL_GetTick>
 8002510:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002512:	e008      	b.n	8002526 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002514:	f7ff fa1c 	bl	8001950 <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	2b02      	cmp	r3, #2
 8002520:	d901      	bls.n	8002526 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e020      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002526:	4b12      	ldr	r3, [pc, #72]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d1f0      	bne.n	8002514 <HAL_RCC_OscConfig+0x498>
 8002532:	e018      	b.n	8002566 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	69db      	ldr	r3, [r3, #28]
 8002538:	2b01      	cmp	r3, #1
 800253a:	d101      	bne.n	8002540 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e013      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002540:	4b0b      	ldr	r3, [pc, #44]	; (8002570 <HAL_RCC_OscConfig+0x4f4>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6a1b      	ldr	r3, [r3, #32]
 8002550:	429a      	cmp	r2, r3
 8002552:	d106      	bne.n	8002562 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800255e:	429a      	cmp	r2, r3
 8002560:	d001      	beq.n	8002566 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e000      	b.n	8002568 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002566:	2300      	movs	r3, #0
}
 8002568:	4618      	mov	r0, r3
 800256a:	3718      	adds	r7, #24
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40021000 	.word	0x40021000
 8002574:	40007000 	.word	0x40007000
 8002578:	42420060 	.word	0x42420060

0800257c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d101      	bne.n	8002590 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e0d0      	b.n	8002732 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002590:	4b6a      	ldr	r3, [pc, #424]	; (800273c <HAL_RCC_ClockConfig+0x1c0>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0307 	and.w	r3, r3, #7
 8002598:	683a      	ldr	r2, [r7, #0]
 800259a:	429a      	cmp	r2, r3
 800259c:	d910      	bls.n	80025c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800259e:	4b67      	ldr	r3, [pc, #412]	; (800273c <HAL_RCC_ClockConfig+0x1c0>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f023 0207 	bic.w	r2, r3, #7
 80025a6:	4965      	ldr	r1, [pc, #404]	; (800273c <HAL_RCC_ClockConfig+0x1c0>)
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ae:	4b63      	ldr	r3, [pc, #396]	; (800273c <HAL_RCC_ClockConfig+0x1c0>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0307 	and.w	r3, r3, #7
 80025b6:	683a      	ldr	r2, [r7, #0]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d001      	beq.n	80025c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e0b8      	b.n	8002732 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d020      	beq.n	800260e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0304 	and.w	r3, r3, #4
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d005      	beq.n	80025e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025d8:	4b59      	ldr	r3, [pc, #356]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	4a58      	ldr	r2, [pc, #352]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 80025de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80025e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0308 	and.w	r3, r3, #8
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d005      	beq.n	80025fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025f0:	4b53      	ldr	r3, [pc, #332]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	4a52      	ldr	r2, [pc, #328]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 80025f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80025fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025fc:	4b50      	ldr	r3, [pc, #320]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	494d      	ldr	r1, [pc, #308]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 800260a:	4313      	orrs	r3, r2
 800260c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	2b00      	cmp	r3, #0
 8002618:	d040      	beq.n	800269c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	2b01      	cmp	r3, #1
 8002620:	d107      	bne.n	8002632 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002622:	4b47      	ldr	r3, [pc, #284]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d115      	bne.n	800265a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e07f      	b.n	8002732 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	2b02      	cmp	r3, #2
 8002638:	d107      	bne.n	800264a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800263a:	4b41      	ldr	r3, [pc, #260]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002642:	2b00      	cmp	r3, #0
 8002644:	d109      	bne.n	800265a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e073      	b.n	8002732 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800264a:	4b3d      	ldr	r3, [pc, #244]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d101      	bne.n	800265a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e06b      	b.n	8002732 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800265a:	4b39      	ldr	r3, [pc, #228]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f023 0203 	bic.w	r2, r3, #3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	4936      	ldr	r1, [pc, #216]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 8002668:	4313      	orrs	r3, r2
 800266a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800266c:	f7ff f970 	bl	8001950 <HAL_GetTick>
 8002670:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002672:	e00a      	b.n	800268a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002674:	f7ff f96c 	bl	8001950 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002682:	4293      	cmp	r3, r2
 8002684:	d901      	bls.n	800268a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e053      	b.n	8002732 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800268a:	4b2d      	ldr	r3, [pc, #180]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f003 020c 	and.w	r2, r3, #12
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	429a      	cmp	r2, r3
 800269a:	d1eb      	bne.n	8002674 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800269c:	4b27      	ldr	r3, [pc, #156]	; (800273c <HAL_RCC_ClockConfig+0x1c0>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0307 	and.w	r3, r3, #7
 80026a4:	683a      	ldr	r2, [r7, #0]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d210      	bcs.n	80026cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026aa:	4b24      	ldr	r3, [pc, #144]	; (800273c <HAL_RCC_ClockConfig+0x1c0>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f023 0207 	bic.w	r2, r3, #7
 80026b2:	4922      	ldr	r1, [pc, #136]	; (800273c <HAL_RCC_ClockConfig+0x1c0>)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ba:	4b20      	ldr	r3, [pc, #128]	; (800273c <HAL_RCC_ClockConfig+0x1c0>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	683a      	ldr	r2, [r7, #0]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d001      	beq.n	80026cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e032      	b.n	8002732 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0304 	and.w	r3, r3, #4
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d008      	beq.n	80026ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026d8:	4b19      	ldr	r3, [pc, #100]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	4916      	ldr	r1, [pc, #88]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0308 	and.w	r3, r3, #8
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d009      	beq.n	800270a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026f6:	4b12      	ldr	r3, [pc, #72]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	691b      	ldr	r3, [r3, #16]
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	490e      	ldr	r1, [pc, #56]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 8002706:	4313      	orrs	r3, r2
 8002708:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800270a:	f000 f821 	bl	8002750 <HAL_RCC_GetSysClockFreq>
 800270e:	4602      	mov	r2, r0
 8002710:	4b0b      	ldr	r3, [pc, #44]	; (8002740 <HAL_RCC_ClockConfig+0x1c4>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	091b      	lsrs	r3, r3, #4
 8002716:	f003 030f 	and.w	r3, r3, #15
 800271a:	490a      	ldr	r1, [pc, #40]	; (8002744 <HAL_RCC_ClockConfig+0x1c8>)
 800271c:	5ccb      	ldrb	r3, [r1, r3]
 800271e:	fa22 f303 	lsr.w	r3, r2, r3
 8002722:	4a09      	ldr	r2, [pc, #36]	; (8002748 <HAL_RCC_ClockConfig+0x1cc>)
 8002724:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002726:	4b09      	ldr	r3, [pc, #36]	; (800274c <HAL_RCC_ClockConfig+0x1d0>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4618      	mov	r0, r3
 800272c:	f7ff f8ce 	bl	80018cc <HAL_InitTick>

  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	40022000 	.word	0x40022000
 8002740:	40021000 	.word	0x40021000
 8002744:	08004d84 	.word	0x08004d84
 8002748:	20000054 	.word	0x20000054
 800274c:	20000058 	.word	0x20000058

08002750 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002750:	b480      	push	{r7}
 8002752:	b087      	sub	sp, #28
 8002754:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002756:	2300      	movs	r3, #0
 8002758:	60fb      	str	r3, [r7, #12]
 800275a:	2300      	movs	r3, #0
 800275c:	60bb      	str	r3, [r7, #8]
 800275e:	2300      	movs	r3, #0
 8002760:	617b      	str	r3, [r7, #20]
 8002762:	2300      	movs	r3, #0
 8002764:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002766:	2300      	movs	r3, #0
 8002768:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800276a:	4b1e      	ldr	r3, [pc, #120]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x94>)
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f003 030c 	and.w	r3, r3, #12
 8002776:	2b04      	cmp	r3, #4
 8002778:	d002      	beq.n	8002780 <HAL_RCC_GetSysClockFreq+0x30>
 800277a:	2b08      	cmp	r3, #8
 800277c:	d003      	beq.n	8002786 <HAL_RCC_GetSysClockFreq+0x36>
 800277e:	e027      	b.n	80027d0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002780:	4b19      	ldr	r3, [pc, #100]	; (80027e8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002782:	613b      	str	r3, [r7, #16]
      break;
 8002784:	e027      	b.n	80027d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	0c9b      	lsrs	r3, r3, #18
 800278a:	f003 030f 	and.w	r3, r3, #15
 800278e:	4a17      	ldr	r2, [pc, #92]	; (80027ec <HAL_RCC_GetSysClockFreq+0x9c>)
 8002790:	5cd3      	ldrb	r3, [r2, r3]
 8002792:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d010      	beq.n	80027c0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800279e:	4b11      	ldr	r3, [pc, #68]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x94>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	0c5b      	lsrs	r3, r3, #17
 80027a4:	f003 0301 	and.w	r3, r3, #1
 80027a8:	4a11      	ldr	r2, [pc, #68]	; (80027f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80027aa:	5cd3      	ldrb	r3, [r2, r3]
 80027ac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a0d      	ldr	r2, [pc, #52]	; (80027e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80027b2:	fb02 f203 	mul.w	r2, r2, r3
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80027bc:	617b      	str	r3, [r7, #20]
 80027be:	e004      	b.n	80027ca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	4a0c      	ldr	r2, [pc, #48]	; (80027f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80027c4:	fb02 f303 	mul.w	r3, r2, r3
 80027c8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	613b      	str	r3, [r7, #16]
      break;
 80027ce:	e002      	b.n	80027d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80027d0:	4b05      	ldr	r3, [pc, #20]	; (80027e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80027d2:	613b      	str	r3, [r7, #16]
      break;
 80027d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027d6:	693b      	ldr	r3, [r7, #16]
}
 80027d8:	4618      	mov	r0, r3
 80027da:	371c      	adds	r7, #28
 80027dc:	46bd      	mov	sp, r7
 80027de:	bc80      	pop	{r7}
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	40021000 	.word	0x40021000
 80027e8:	007a1200 	.word	0x007a1200
 80027ec:	08004d9c 	.word	0x08004d9c
 80027f0:	08004dac 	.word	0x08004dac
 80027f4:	003d0900 	.word	0x003d0900

080027f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027fc:	4b02      	ldr	r3, [pc, #8]	; (8002808 <HAL_RCC_GetHCLKFreq+0x10>)
 80027fe:	681b      	ldr	r3, [r3, #0]
}
 8002800:	4618      	mov	r0, r3
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr
 8002808:	20000054 	.word	0x20000054

0800280c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002810:	f7ff fff2 	bl	80027f8 <HAL_RCC_GetHCLKFreq>
 8002814:	4602      	mov	r2, r0
 8002816:	4b05      	ldr	r3, [pc, #20]	; (800282c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	0a1b      	lsrs	r3, r3, #8
 800281c:	f003 0307 	and.w	r3, r3, #7
 8002820:	4903      	ldr	r1, [pc, #12]	; (8002830 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002822:	5ccb      	ldrb	r3, [r1, r3]
 8002824:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002828:	4618      	mov	r0, r3
 800282a:	bd80      	pop	{r7, pc}
 800282c:	40021000 	.word	0x40021000
 8002830:	08004d94 	.word	0x08004d94

08002834 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002838:	f7ff ffde 	bl	80027f8 <HAL_RCC_GetHCLKFreq>
 800283c:	4602      	mov	r2, r0
 800283e:	4b05      	ldr	r3, [pc, #20]	; (8002854 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	0adb      	lsrs	r3, r3, #11
 8002844:	f003 0307 	and.w	r3, r3, #7
 8002848:	4903      	ldr	r1, [pc, #12]	; (8002858 <HAL_RCC_GetPCLK2Freq+0x24>)
 800284a:	5ccb      	ldrb	r3, [r1, r3]
 800284c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002850:	4618      	mov	r0, r3
 8002852:	bd80      	pop	{r7, pc}
 8002854:	40021000 	.word	0x40021000
 8002858:	08004d94 	.word	0x08004d94

0800285c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800285c:	b480      	push	{r7}
 800285e:	b085      	sub	sp, #20
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002864:	4b0a      	ldr	r3, [pc, #40]	; (8002890 <RCC_Delay+0x34>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a0a      	ldr	r2, [pc, #40]	; (8002894 <RCC_Delay+0x38>)
 800286a:	fba2 2303 	umull	r2, r3, r2, r3
 800286e:	0a5b      	lsrs	r3, r3, #9
 8002870:	687a      	ldr	r2, [r7, #4]
 8002872:	fb02 f303 	mul.w	r3, r2, r3
 8002876:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002878:	bf00      	nop
  }
  while (Delay --);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	1e5a      	subs	r2, r3, #1
 800287e:	60fa      	str	r2, [r7, #12]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d1f9      	bne.n	8002878 <RCC_Delay+0x1c>
}
 8002884:	bf00      	nop
 8002886:	bf00      	nop
 8002888:	3714      	adds	r7, #20
 800288a:	46bd      	mov	sp, r7
 800288c:	bc80      	pop	{r7}
 800288e:	4770      	bx	lr
 8002890:	20000054 	.word	0x20000054
 8002894:	10624dd3 	.word	0x10624dd3

08002898 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d101      	bne.n	80028aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e041      	b.n	800292e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d106      	bne.n	80028c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f7fe fc6e 	bl	80011a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2202      	movs	r2, #2
 80028c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3304      	adds	r3, #4
 80028d4:	4619      	mov	r1, r3
 80028d6:	4610      	mov	r0, r2
 80028d8:	f000 fc30 	bl	800313c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2201      	movs	r2, #1
 80028e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2201      	movs	r2, #1
 80028e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2201      	movs	r2, #1
 80028f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2201      	movs	r2, #1
 8002908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3708      	adds	r7, #8
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
	...

08002938 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002938:	b480      	push	{r7}
 800293a:	b085      	sub	sp, #20
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b01      	cmp	r3, #1
 800294a:	d001      	beq.n	8002950 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e03a      	b.n	80029c6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2202      	movs	r2, #2
 8002954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	68da      	ldr	r2, [r3, #12]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f042 0201 	orr.w	r2, r2, #1
 8002966:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a18      	ldr	r2, [pc, #96]	; (80029d0 <HAL_TIM_Base_Start_IT+0x98>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d00e      	beq.n	8002990 <HAL_TIM_Base_Start_IT+0x58>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800297a:	d009      	beq.n	8002990 <HAL_TIM_Base_Start_IT+0x58>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a14      	ldr	r2, [pc, #80]	; (80029d4 <HAL_TIM_Base_Start_IT+0x9c>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d004      	beq.n	8002990 <HAL_TIM_Base_Start_IT+0x58>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a13      	ldr	r2, [pc, #76]	; (80029d8 <HAL_TIM_Base_Start_IT+0xa0>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d111      	bne.n	80029b4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 0307 	and.w	r3, r3, #7
 800299a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2b06      	cmp	r3, #6
 80029a0:	d010      	beq.n	80029c4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f042 0201 	orr.w	r2, r2, #1
 80029b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029b2:	e007      	b.n	80029c4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f042 0201 	orr.w	r2, r2, #1
 80029c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029c4:	2300      	movs	r3, #0
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3714      	adds	r7, #20
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bc80      	pop	{r7}
 80029ce:	4770      	bx	lr
 80029d0:	40012c00 	.word	0x40012c00
 80029d4:	40000400 	.word	0x40000400
 80029d8:	40000800 	.word	0x40000800

080029dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d101      	bne.n	80029ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e041      	b.n	8002a72 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d106      	bne.n	8002a08 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f000 f839 	bl	8002a7a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2202      	movs	r2, #2
 8002a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	3304      	adds	r3, #4
 8002a18:	4619      	mov	r1, r3
 8002a1a:	4610      	mov	r0, r2
 8002a1c:	f000 fb8e 	bl	800313c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2201      	movs	r2, #1
 8002a44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2201      	movs	r2, #1
 8002a54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2201      	movs	r2, #1
 8002a64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}

08002a7a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002a7a:	b480      	push	{r7}
 8002a7c:	b083      	sub	sp, #12
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002a82:	bf00      	nop
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bc80      	pop	{r7}
 8002a8a:	4770      	bx	lr

08002a8c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d109      	bne.n	8002ab0 <HAL_TIM_PWM_Start+0x24>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	bf14      	ite	ne
 8002aa8:	2301      	movne	r3, #1
 8002aaa:	2300      	moveq	r3, #0
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	e022      	b.n	8002af6 <HAL_TIM_PWM_Start+0x6a>
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	d109      	bne.n	8002aca <HAL_TIM_PWM_Start+0x3e>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	bf14      	ite	ne
 8002ac2:	2301      	movne	r3, #1
 8002ac4:	2300      	moveq	r3, #0
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	e015      	b.n	8002af6 <HAL_TIM_PWM_Start+0x6a>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	2b08      	cmp	r3, #8
 8002ace:	d109      	bne.n	8002ae4 <HAL_TIM_PWM_Start+0x58>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	bf14      	ite	ne
 8002adc:	2301      	movne	r3, #1
 8002ade:	2300      	moveq	r3, #0
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	e008      	b.n	8002af6 <HAL_TIM_PWM_Start+0x6a>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	bf14      	ite	ne
 8002af0:	2301      	movne	r3, #1
 8002af2:	2300      	moveq	r3, #0
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e05e      	b.n	8002bbc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d104      	bne.n	8002b0e <HAL_TIM_PWM_Start+0x82>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2202      	movs	r2, #2
 8002b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b0c:	e013      	b.n	8002b36 <HAL_TIM_PWM_Start+0xaa>
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	2b04      	cmp	r3, #4
 8002b12:	d104      	bne.n	8002b1e <HAL_TIM_PWM_Start+0x92>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2202      	movs	r2, #2
 8002b18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b1c:	e00b      	b.n	8002b36 <HAL_TIM_PWM_Start+0xaa>
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	2b08      	cmp	r3, #8
 8002b22:	d104      	bne.n	8002b2e <HAL_TIM_PWM_Start+0xa2>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2202      	movs	r2, #2
 8002b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b2c:	e003      	b.n	8002b36 <HAL_TIM_PWM_Start+0xaa>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2202      	movs	r2, #2
 8002b32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	6839      	ldr	r1, [r7, #0]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f000 fd7c 	bl	800363c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a1e      	ldr	r2, [pc, #120]	; (8002bc4 <HAL_TIM_PWM_Start+0x138>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d107      	bne.n	8002b5e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b5c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a18      	ldr	r2, [pc, #96]	; (8002bc4 <HAL_TIM_PWM_Start+0x138>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d00e      	beq.n	8002b86 <HAL_TIM_PWM_Start+0xfa>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b70:	d009      	beq.n	8002b86 <HAL_TIM_PWM_Start+0xfa>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a14      	ldr	r2, [pc, #80]	; (8002bc8 <HAL_TIM_PWM_Start+0x13c>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d004      	beq.n	8002b86 <HAL_TIM_PWM_Start+0xfa>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a12      	ldr	r2, [pc, #72]	; (8002bcc <HAL_TIM_PWM_Start+0x140>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d111      	bne.n	8002baa <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f003 0307 	and.w	r3, r3, #7
 8002b90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2b06      	cmp	r3, #6
 8002b96:	d010      	beq.n	8002bba <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f042 0201 	orr.w	r2, r2, #1
 8002ba6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ba8:	e007      	b.n	8002bba <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f042 0201 	orr.w	r2, r2, #1
 8002bb8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3710      	adds	r7, #16
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40012c00 	.word	0x40012c00
 8002bc8:	40000400 	.word	0x40000400
 8002bcc:	40000800 	.word	0x40000800

08002bd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	691b      	ldr	r3, [r3, #16]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d122      	bne.n	8002c2c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	f003 0302 	and.w	r3, r3, #2
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d11b      	bne.n	8002c2c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f06f 0202 	mvn.w	r2, #2
 8002bfc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2201      	movs	r2, #1
 8002c02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	699b      	ldr	r3, [r3, #24]
 8002c0a:	f003 0303 	and.w	r3, r3, #3
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d003      	beq.n	8002c1a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f000 fa76 	bl	8003104 <HAL_TIM_IC_CaptureCallback>
 8002c18:	e005      	b.n	8002c26 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f000 fa69 	bl	80030f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 fa78 	bl	8003116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	f003 0304 	and.w	r3, r3, #4
 8002c36:	2b04      	cmp	r3, #4
 8002c38:	d122      	bne.n	8002c80 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	f003 0304 	and.w	r3, r3, #4
 8002c44:	2b04      	cmp	r3, #4
 8002c46:	d11b      	bne.n	8002c80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f06f 0204 	mvn.w	r2, #4
 8002c50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2202      	movs	r2, #2
 8002c56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	699b      	ldr	r3, [r3, #24]
 8002c5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d003      	beq.n	8002c6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 fa4c 	bl	8003104 <HAL_TIM_IC_CaptureCallback>
 8002c6c:	e005      	b.n	8002c7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f000 fa3f 	bl	80030f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 fa4e 	bl	8003116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	691b      	ldr	r3, [r3, #16]
 8002c86:	f003 0308 	and.w	r3, r3, #8
 8002c8a:	2b08      	cmp	r3, #8
 8002c8c:	d122      	bne.n	8002cd4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	f003 0308 	and.w	r3, r3, #8
 8002c98:	2b08      	cmp	r3, #8
 8002c9a:	d11b      	bne.n	8002cd4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f06f 0208 	mvn.w	r2, #8
 8002ca4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2204      	movs	r2, #4
 8002caa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	69db      	ldr	r3, [r3, #28]
 8002cb2:	f003 0303 	and.w	r3, r3, #3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 fa22 	bl	8003104 <HAL_TIM_IC_CaptureCallback>
 8002cc0:	e005      	b.n	8002cce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 fa15 	bl	80030f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f000 fa24 	bl	8003116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	691b      	ldr	r3, [r3, #16]
 8002cda:	f003 0310 	and.w	r3, r3, #16
 8002cde:	2b10      	cmp	r3, #16
 8002ce0:	d122      	bne.n	8002d28 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	f003 0310 	and.w	r3, r3, #16
 8002cec:	2b10      	cmp	r3, #16
 8002cee:	d11b      	bne.n	8002d28 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f06f 0210 	mvn.w	r2, #16
 8002cf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2208      	movs	r2, #8
 8002cfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	69db      	ldr	r3, [r3, #28]
 8002d06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d003      	beq.n	8002d16 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 f9f8 	bl	8003104 <HAL_TIM_IC_CaptureCallback>
 8002d14:	e005      	b.n	8002d22 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 f9eb 	bl	80030f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f000 f9fa 	bl	8003116 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	691b      	ldr	r3, [r3, #16]
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d10e      	bne.n	8002d54 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	f003 0301 	and.w	r3, r3, #1
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d107      	bne.n	8002d54 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f06f 0201 	mvn.w	r2, #1
 8002d4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f7fe f9cc 	bl	80010ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	691b      	ldr	r3, [r3, #16]
 8002d5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d5e:	2b80      	cmp	r3, #128	; 0x80
 8002d60:	d10e      	bne.n	8002d80 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d6c:	2b80      	cmp	r3, #128	; 0x80
 8002d6e:	d107      	bne.n	8002d80 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 fce9 	bl	8003752 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d8a:	2b40      	cmp	r3, #64	; 0x40
 8002d8c:	d10e      	bne.n	8002dac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d98:	2b40      	cmp	r3, #64	; 0x40
 8002d9a:	d107      	bne.n	8002dac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002da4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f000 f9be 	bl	8003128 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	f003 0320 	and.w	r3, r3, #32
 8002db6:	2b20      	cmp	r3, #32
 8002db8:	d10e      	bne.n	8002dd8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	f003 0320 	and.w	r3, r3, #32
 8002dc4:	2b20      	cmp	r3, #32
 8002dc6:	d107      	bne.n	8002dd8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f06f 0220 	mvn.w	r2, #32
 8002dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f000 fcb4 	bl	8003740 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002dd8:	bf00      	nop
 8002dda:	3708      	adds	r7, #8
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dec:	2300      	movs	r3, #0
 8002dee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d101      	bne.n	8002dfe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	e0ae      	b.n	8002f5c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2b0c      	cmp	r3, #12
 8002e0a:	f200 809f 	bhi.w	8002f4c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002e0e:	a201      	add	r2, pc, #4	; (adr r2, 8002e14 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e14:	08002e49 	.word	0x08002e49
 8002e18:	08002f4d 	.word	0x08002f4d
 8002e1c:	08002f4d 	.word	0x08002f4d
 8002e20:	08002f4d 	.word	0x08002f4d
 8002e24:	08002e89 	.word	0x08002e89
 8002e28:	08002f4d 	.word	0x08002f4d
 8002e2c:	08002f4d 	.word	0x08002f4d
 8002e30:	08002f4d 	.word	0x08002f4d
 8002e34:	08002ecb 	.word	0x08002ecb
 8002e38:	08002f4d 	.word	0x08002f4d
 8002e3c:	08002f4d 	.word	0x08002f4d
 8002e40:	08002f4d 	.word	0x08002f4d
 8002e44:	08002f0b 	.word	0x08002f0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	68b9      	ldr	r1, [r7, #8]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f000 f9d6 	bl	8003200 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	699a      	ldr	r2, [r3, #24]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f042 0208 	orr.w	r2, r2, #8
 8002e62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	699a      	ldr	r2, [r3, #24]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f022 0204 	bic.w	r2, r2, #4
 8002e72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6999      	ldr	r1, [r3, #24]
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	691a      	ldr	r2, [r3, #16]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	430a      	orrs	r2, r1
 8002e84:	619a      	str	r2, [r3, #24]
      break;
 8002e86:	e064      	b.n	8002f52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	68b9      	ldr	r1, [r7, #8]
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f000 fa1c 	bl	80032cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	699a      	ldr	r2, [r3, #24]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ea2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	699a      	ldr	r2, [r3, #24]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002eb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	6999      	ldr	r1, [r3, #24]
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	691b      	ldr	r3, [r3, #16]
 8002ebe:	021a      	lsls	r2, r3, #8
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	619a      	str	r2, [r3, #24]
      break;
 8002ec8:	e043      	b.n	8002f52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	68b9      	ldr	r1, [r7, #8]
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f000 fa65 	bl	80033a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	69da      	ldr	r2, [r3, #28]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f042 0208 	orr.w	r2, r2, #8
 8002ee4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	69da      	ldr	r2, [r3, #28]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f022 0204 	bic.w	r2, r2, #4
 8002ef4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	69d9      	ldr	r1, [r3, #28]
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	691a      	ldr	r2, [r3, #16]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	430a      	orrs	r2, r1
 8002f06:	61da      	str	r2, [r3, #28]
      break;
 8002f08:	e023      	b.n	8002f52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	68b9      	ldr	r1, [r7, #8]
 8002f10:	4618      	mov	r0, r3
 8002f12:	f000 faaf 	bl	8003474 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	69da      	ldr	r2, [r3, #28]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	69da      	ldr	r2, [r3, #28]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	69d9      	ldr	r1, [r3, #28]
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	021a      	lsls	r2, r3, #8
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	430a      	orrs	r2, r1
 8002f48:	61da      	str	r2, [r3, #28]
      break;
 8002f4a:	e002      	b.n	8002f52 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	75fb      	strb	r3, [r7, #23]
      break;
 8002f50:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002f5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3718      	adds	r7, #24
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d101      	bne.n	8002f80 <HAL_TIM_ConfigClockSource+0x1c>
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	e0b4      	b.n	80030ea <HAL_TIM_ConfigClockSource+0x186>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002f9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002fa6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68ba      	ldr	r2, [r7, #8]
 8002fae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fb8:	d03e      	beq.n	8003038 <HAL_TIM_ConfigClockSource+0xd4>
 8002fba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fbe:	f200 8087 	bhi.w	80030d0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fc6:	f000 8086 	beq.w	80030d6 <HAL_TIM_ConfigClockSource+0x172>
 8002fca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fce:	d87f      	bhi.n	80030d0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fd0:	2b70      	cmp	r3, #112	; 0x70
 8002fd2:	d01a      	beq.n	800300a <HAL_TIM_ConfigClockSource+0xa6>
 8002fd4:	2b70      	cmp	r3, #112	; 0x70
 8002fd6:	d87b      	bhi.n	80030d0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fd8:	2b60      	cmp	r3, #96	; 0x60
 8002fda:	d050      	beq.n	800307e <HAL_TIM_ConfigClockSource+0x11a>
 8002fdc:	2b60      	cmp	r3, #96	; 0x60
 8002fde:	d877      	bhi.n	80030d0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fe0:	2b50      	cmp	r3, #80	; 0x50
 8002fe2:	d03c      	beq.n	800305e <HAL_TIM_ConfigClockSource+0xfa>
 8002fe4:	2b50      	cmp	r3, #80	; 0x50
 8002fe6:	d873      	bhi.n	80030d0 <HAL_TIM_ConfigClockSource+0x16c>
 8002fe8:	2b40      	cmp	r3, #64	; 0x40
 8002fea:	d058      	beq.n	800309e <HAL_TIM_ConfigClockSource+0x13a>
 8002fec:	2b40      	cmp	r3, #64	; 0x40
 8002fee:	d86f      	bhi.n	80030d0 <HAL_TIM_ConfigClockSource+0x16c>
 8002ff0:	2b30      	cmp	r3, #48	; 0x30
 8002ff2:	d064      	beq.n	80030be <HAL_TIM_ConfigClockSource+0x15a>
 8002ff4:	2b30      	cmp	r3, #48	; 0x30
 8002ff6:	d86b      	bhi.n	80030d0 <HAL_TIM_ConfigClockSource+0x16c>
 8002ff8:	2b20      	cmp	r3, #32
 8002ffa:	d060      	beq.n	80030be <HAL_TIM_ConfigClockSource+0x15a>
 8002ffc:	2b20      	cmp	r3, #32
 8002ffe:	d867      	bhi.n	80030d0 <HAL_TIM_ConfigClockSource+0x16c>
 8003000:	2b00      	cmp	r3, #0
 8003002:	d05c      	beq.n	80030be <HAL_TIM_ConfigClockSource+0x15a>
 8003004:	2b10      	cmp	r3, #16
 8003006:	d05a      	beq.n	80030be <HAL_TIM_ConfigClockSource+0x15a>
 8003008:	e062      	b.n	80030d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6818      	ldr	r0, [r3, #0]
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	6899      	ldr	r1, [r3, #8]
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685a      	ldr	r2, [r3, #4]
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	f000 faf0 	bl	80035fe <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800302c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68ba      	ldr	r2, [r7, #8]
 8003034:	609a      	str	r2, [r3, #8]
      break;
 8003036:	e04f      	b.n	80030d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6818      	ldr	r0, [r3, #0]
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	6899      	ldr	r1, [r3, #8]
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685a      	ldr	r2, [r3, #4]
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	f000 fad9 	bl	80035fe <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	689a      	ldr	r2, [r3, #8]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800305a:	609a      	str	r2, [r3, #8]
      break;
 800305c:	e03c      	b.n	80030d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6818      	ldr	r0, [r3, #0]
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	6859      	ldr	r1, [r3, #4]
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	461a      	mov	r2, r3
 800306c:	f000 fa50 	bl	8003510 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2150      	movs	r1, #80	; 0x50
 8003076:	4618      	mov	r0, r3
 8003078:	f000 faa7 	bl	80035ca <TIM_ITRx_SetConfig>
      break;
 800307c:	e02c      	b.n	80030d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6818      	ldr	r0, [r3, #0]
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	6859      	ldr	r1, [r3, #4]
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	461a      	mov	r2, r3
 800308c:	f000 fa6e 	bl	800356c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2160      	movs	r1, #96	; 0x60
 8003096:	4618      	mov	r0, r3
 8003098:	f000 fa97 	bl	80035ca <TIM_ITRx_SetConfig>
      break;
 800309c:	e01c      	b.n	80030d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6818      	ldr	r0, [r3, #0]
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	6859      	ldr	r1, [r3, #4]
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	461a      	mov	r2, r3
 80030ac:	f000 fa30 	bl	8003510 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2140      	movs	r1, #64	; 0x40
 80030b6:	4618      	mov	r0, r3
 80030b8:	f000 fa87 	bl	80035ca <TIM_ITRx_SetConfig>
      break;
 80030bc:	e00c      	b.n	80030d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4619      	mov	r1, r3
 80030c8:	4610      	mov	r0, r2
 80030ca:	f000 fa7e 	bl	80035ca <TIM_ITRx_SetConfig>
      break;
 80030ce:	e003      	b.n	80030d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	73fb      	strb	r3, [r7, #15]
      break;
 80030d4:	e000      	b.n	80030d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80030d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80030e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030f2:	b480      	push	{r7}
 80030f4:	b083      	sub	sp, #12
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030fa:	bf00      	nop
 80030fc:	370c      	adds	r7, #12
 80030fe:	46bd      	mov	sp, r7
 8003100:	bc80      	pop	{r7}
 8003102:	4770      	bx	lr

08003104 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800310c:	bf00      	nop
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	bc80      	pop	{r7}
 8003114:	4770      	bx	lr

08003116 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003116:	b480      	push	{r7}
 8003118:	b083      	sub	sp, #12
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800311e:	bf00      	nop
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	bc80      	pop	{r7}
 8003126:	4770      	bx	lr

08003128 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	bc80      	pop	{r7}
 8003138:	4770      	bx	lr
	...

0800313c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800313c:	b480      	push	{r7}
 800313e:	b085      	sub	sp, #20
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	4a29      	ldr	r2, [pc, #164]	; (80031f4 <TIM_Base_SetConfig+0xb8>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d00b      	beq.n	800316c <TIM_Base_SetConfig+0x30>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800315a:	d007      	beq.n	800316c <TIM_Base_SetConfig+0x30>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4a26      	ldr	r2, [pc, #152]	; (80031f8 <TIM_Base_SetConfig+0xbc>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d003      	beq.n	800316c <TIM_Base_SetConfig+0x30>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4a25      	ldr	r2, [pc, #148]	; (80031fc <TIM_Base_SetConfig+0xc0>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d108      	bne.n	800317e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003172:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	68fa      	ldr	r2, [r7, #12]
 800317a:	4313      	orrs	r3, r2
 800317c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a1c      	ldr	r2, [pc, #112]	; (80031f4 <TIM_Base_SetConfig+0xb8>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d00b      	beq.n	800319e <TIM_Base_SetConfig+0x62>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800318c:	d007      	beq.n	800319e <TIM_Base_SetConfig+0x62>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a19      	ldr	r2, [pc, #100]	; (80031f8 <TIM_Base_SetConfig+0xbc>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d003      	beq.n	800319e <TIM_Base_SetConfig+0x62>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a18      	ldr	r2, [pc, #96]	; (80031fc <TIM_Base_SetConfig+0xc0>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d108      	bne.n	80031b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	68fa      	ldr	r2, [r7, #12]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	68fa      	ldr	r2, [r7, #12]
 80031c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	689a      	ldr	r2, [r3, #8]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4a07      	ldr	r2, [pc, #28]	; (80031f4 <TIM_Base_SetConfig+0xb8>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d103      	bne.n	80031e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	691a      	ldr	r2, [r3, #16]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	615a      	str	r2, [r3, #20]
}
 80031ea:	bf00      	nop
 80031ec:	3714      	adds	r7, #20
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bc80      	pop	{r7}
 80031f2:	4770      	bx	lr
 80031f4:	40012c00 	.word	0x40012c00
 80031f8:	40000400 	.word	0x40000400
 80031fc:	40000800 	.word	0x40000800

08003200 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003200:	b480      	push	{r7}
 8003202:	b087      	sub	sp, #28
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a1b      	ldr	r3, [r3, #32]
 800320e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a1b      	ldr	r3, [r3, #32]
 8003214:	f023 0201 	bic.w	r2, r3, #1
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	699b      	ldr	r3, [r3, #24]
 8003226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800322e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f023 0303 	bic.w	r3, r3, #3
 8003236:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68fa      	ldr	r2, [r7, #12]
 800323e:	4313      	orrs	r3, r2
 8003240:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	f023 0302 	bic.w	r3, r3, #2
 8003248:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	4313      	orrs	r3, r2
 8003252:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a1c      	ldr	r2, [pc, #112]	; (80032c8 <TIM_OC1_SetConfig+0xc8>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d10c      	bne.n	8003276 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	f023 0308 	bic.w	r3, r3, #8
 8003262:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	697a      	ldr	r2, [r7, #20]
 800326a:	4313      	orrs	r3, r2
 800326c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	f023 0304 	bic.w	r3, r3, #4
 8003274:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a13      	ldr	r2, [pc, #76]	; (80032c8 <TIM_OC1_SetConfig+0xc8>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d111      	bne.n	80032a2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003284:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800328c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	695b      	ldr	r3, [r3, #20]
 8003292:	693a      	ldr	r2, [r7, #16]
 8003294:	4313      	orrs	r3, r2
 8003296:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	693a      	ldr	r2, [r7, #16]
 800329e:	4313      	orrs	r3, r2
 80032a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	693a      	ldr	r2, [r7, #16]
 80032a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	68fa      	ldr	r2, [r7, #12]
 80032ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685a      	ldr	r2, [r3, #4]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	697a      	ldr	r2, [r7, #20]
 80032ba:	621a      	str	r2, [r3, #32]
}
 80032bc:	bf00      	nop
 80032be:	371c      	adds	r7, #28
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bc80      	pop	{r7}
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	40012c00 	.word	0x40012c00

080032cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b087      	sub	sp, #28
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a1b      	ldr	r3, [r3, #32]
 80032da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a1b      	ldr	r3, [r3, #32]
 80032e0:	f023 0210 	bic.w	r2, r3, #16
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	699b      	ldr	r3, [r3, #24]
 80032f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003302:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	021b      	lsls	r3, r3, #8
 800330a:	68fa      	ldr	r2, [r7, #12]
 800330c:	4313      	orrs	r3, r2
 800330e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	f023 0320 	bic.w	r3, r3, #32
 8003316:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	011b      	lsls	r3, r3, #4
 800331e:	697a      	ldr	r2, [r7, #20]
 8003320:	4313      	orrs	r3, r2
 8003322:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a1d      	ldr	r2, [pc, #116]	; (800339c <TIM_OC2_SetConfig+0xd0>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d10d      	bne.n	8003348 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003332:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	011b      	lsls	r3, r3, #4
 800333a:	697a      	ldr	r2, [r7, #20]
 800333c:	4313      	orrs	r3, r2
 800333e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003346:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4a14      	ldr	r2, [pc, #80]	; (800339c <TIM_OC2_SetConfig+0xd0>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d113      	bne.n	8003378 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003356:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800335e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	695b      	ldr	r3, [r3, #20]
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	693a      	ldr	r2, [r7, #16]
 8003368:	4313      	orrs	r3, r2
 800336a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	693a      	ldr	r2, [r7, #16]
 8003374:	4313      	orrs	r3, r2
 8003376:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	693a      	ldr	r2, [r7, #16]
 800337c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	685a      	ldr	r2, [r3, #4]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	697a      	ldr	r2, [r7, #20]
 8003390:	621a      	str	r2, [r3, #32]
}
 8003392:	bf00      	nop
 8003394:	371c      	adds	r7, #28
 8003396:	46bd      	mov	sp, r7
 8003398:	bc80      	pop	{r7}
 800339a:	4770      	bx	lr
 800339c:	40012c00 	.word	0x40012c00

080033a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b087      	sub	sp, #28
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a1b      	ldr	r3, [r3, #32]
 80033b4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	69db      	ldr	r3, [r3, #28]
 80033c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f023 0303 	bic.w	r3, r3, #3
 80033d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68fa      	ldr	r2, [r7, #12]
 80033de:	4313      	orrs	r3, r2
 80033e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80033e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	021b      	lsls	r3, r3, #8
 80033f0:	697a      	ldr	r2, [r7, #20]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a1d      	ldr	r2, [pc, #116]	; (8003470 <TIM_OC3_SetConfig+0xd0>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d10d      	bne.n	800341a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003404:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	021b      	lsls	r3, r3, #8
 800340c:	697a      	ldr	r2, [r7, #20]
 800340e:	4313      	orrs	r3, r2
 8003410:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003418:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a14      	ldr	r2, [pc, #80]	; (8003470 <TIM_OC3_SetConfig+0xd0>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d113      	bne.n	800344a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003428:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003430:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	695b      	ldr	r3, [r3, #20]
 8003436:	011b      	lsls	r3, r3, #4
 8003438:	693a      	ldr	r2, [r7, #16]
 800343a:	4313      	orrs	r3, r2
 800343c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	011b      	lsls	r3, r3, #4
 8003444:	693a      	ldr	r2, [r7, #16]
 8003446:	4313      	orrs	r3, r2
 8003448:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	693a      	ldr	r2, [r7, #16]
 800344e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	685a      	ldr	r2, [r3, #4]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	697a      	ldr	r2, [r7, #20]
 8003462:	621a      	str	r2, [r3, #32]
}
 8003464:	bf00      	nop
 8003466:	371c      	adds	r7, #28
 8003468:	46bd      	mov	sp, r7
 800346a:	bc80      	pop	{r7}
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	40012c00 	.word	0x40012c00

08003474 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003474:	b480      	push	{r7}
 8003476:	b087      	sub	sp, #28
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a1b      	ldr	r3, [r3, #32]
 8003488:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	69db      	ldr	r3, [r3, #28]
 800349a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	021b      	lsls	r3, r3, #8
 80034b2:	68fa      	ldr	r2, [r7, #12]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80034be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	031b      	lsls	r3, r3, #12
 80034c6:	693a      	ldr	r2, [r7, #16]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	4a0f      	ldr	r2, [pc, #60]	; (800350c <TIM_OC4_SetConfig+0x98>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d109      	bne.n	80034e8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80034da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	695b      	ldr	r3, [r3, #20]
 80034e0:	019b      	lsls	r3, r3, #6
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	697a      	ldr	r2, [r7, #20]
 80034ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	68fa      	ldr	r2, [r7, #12]
 80034f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685a      	ldr	r2, [r3, #4]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	621a      	str	r2, [r3, #32]
}
 8003502:	bf00      	nop
 8003504:	371c      	adds	r7, #28
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr
 800350c:	40012c00 	.word	0x40012c00

08003510 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003510:	b480      	push	{r7}
 8003512:	b087      	sub	sp, #28
 8003514:	af00      	add	r7, sp, #0
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6a1b      	ldr	r3, [r3, #32]
 8003520:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6a1b      	ldr	r3, [r3, #32]
 8003526:	f023 0201 	bic.w	r2, r3, #1
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800353a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	4313      	orrs	r3, r2
 8003544:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	f023 030a 	bic.w	r3, r3, #10
 800354c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	4313      	orrs	r3, r2
 8003554:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	697a      	ldr	r2, [r7, #20]
 8003560:	621a      	str	r2, [r3, #32]
}
 8003562:	bf00      	nop
 8003564:	371c      	adds	r7, #28
 8003566:	46bd      	mov	sp, r7
 8003568:	bc80      	pop	{r7}
 800356a:	4770      	bx	lr

0800356c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800356c:	b480      	push	{r7}
 800356e:	b087      	sub	sp, #28
 8003570:	af00      	add	r7, sp, #0
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	60b9      	str	r1, [r7, #8]
 8003576:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6a1b      	ldr	r3, [r3, #32]
 800357c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	f023 0210 	bic.w	r2, r3, #16
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	699b      	ldr	r3, [r3, #24]
 800358e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003596:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	031b      	lsls	r3, r3, #12
 800359c:	693a      	ldr	r2, [r7, #16]
 800359e:	4313      	orrs	r3, r2
 80035a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80035a8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	011b      	lsls	r3, r3, #4
 80035ae:	697a      	ldr	r2, [r7, #20]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	693a      	ldr	r2, [r7, #16]
 80035b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	697a      	ldr	r2, [r7, #20]
 80035be:	621a      	str	r2, [r3, #32]
}
 80035c0:	bf00      	nop
 80035c2:	371c      	adds	r7, #28
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bc80      	pop	{r7}
 80035c8:	4770      	bx	lr

080035ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80035ca:	b480      	push	{r7}
 80035cc:	b085      	sub	sp, #20
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
 80035d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80035e2:	683a      	ldr	r2, [r7, #0]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	f043 0307 	orr.w	r3, r3, #7
 80035ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	68fa      	ldr	r2, [r7, #12]
 80035f2:	609a      	str	r2, [r3, #8]
}
 80035f4:	bf00      	nop
 80035f6:	3714      	adds	r7, #20
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bc80      	pop	{r7}
 80035fc:	4770      	bx	lr

080035fe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80035fe:	b480      	push	{r7}
 8003600:	b087      	sub	sp, #28
 8003602:	af00      	add	r7, sp, #0
 8003604:	60f8      	str	r0, [r7, #12]
 8003606:	60b9      	str	r1, [r7, #8]
 8003608:	607a      	str	r2, [r7, #4]
 800360a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003618:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	021a      	lsls	r2, r3, #8
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	431a      	orrs	r2, r3
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	4313      	orrs	r3, r2
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	4313      	orrs	r3, r2
 800362a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	697a      	ldr	r2, [r7, #20]
 8003630:	609a      	str	r2, [r3, #8]
}
 8003632:	bf00      	nop
 8003634:	371c      	adds	r7, #28
 8003636:	46bd      	mov	sp, r7
 8003638:	bc80      	pop	{r7}
 800363a:	4770      	bx	lr

0800363c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800363c:	b480      	push	{r7}
 800363e:	b087      	sub	sp, #28
 8003640:	af00      	add	r7, sp, #0
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	f003 031f 	and.w	r3, r3, #31
 800364e:	2201      	movs	r2, #1
 8003650:	fa02 f303 	lsl.w	r3, r2, r3
 8003654:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6a1a      	ldr	r2, [r3, #32]
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	43db      	mvns	r3, r3
 800365e:	401a      	ands	r2, r3
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6a1a      	ldr	r2, [r3, #32]
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	f003 031f 	and.w	r3, r3, #31
 800366e:	6879      	ldr	r1, [r7, #4]
 8003670:	fa01 f303 	lsl.w	r3, r1, r3
 8003674:	431a      	orrs	r2, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	621a      	str	r2, [r3, #32]
}
 800367a:	bf00      	nop
 800367c:	371c      	adds	r7, #28
 800367e:	46bd      	mov	sp, r7
 8003680:	bc80      	pop	{r7}
 8003682:	4770      	bx	lr

08003684 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003694:	2b01      	cmp	r3, #1
 8003696:	d101      	bne.n	800369c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003698:	2302      	movs	r3, #2
 800369a:	e046      	b.n	800372a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2202      	movs	r2, #2
 80036a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68fa      	ldr	r2, [r7, #12]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a16      	ldr	r2, [pc, #88]	; (8003734 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d00e      	beq.n	80036fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036e8:	d009      	beq.n	80036fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a12      	ldr	r2, [pc, #72]	; (8003738 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d004      	beq.n	80036fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a10      	ldr	r2, [pc, #64]	; (800373c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d10c      	bne.n	8003718 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003704:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	68ba      	ldr	r2, [r7, #8]
 800370c:	4313      	orrs	r3, r2
 800370e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68ba      	ldr	r2, [r7, #8]
 8003716:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3714      	adds	r7, #20
 800372e:	46bd      	mov	sp, r7
 8003730:	bc80      	pop	{r7}
 8003732:	4770      	bx	lr
 8003734:	40012c00 	.word	0x40012c00
 8003738:	40000400 	.word	0x40000400
 800373c:	40000800 	.word	0x40000800

08003740 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003748:	bf00      	nop
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	bc80      	pop	{r7}
 8003750:	4770      	bx	lr

08003752 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003752:	b480      	push	{r7}
 8003754:	b083      	sub	sp, #12
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800375a:	bf00      	nop
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	bc80      	pop	{r7}
 8003762:	4770      	bx	lr

08003764 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d101      	bne.n	8003776 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e042      	b.n	80037fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b00      	cmp	r3, #0
 8003780:	d106      	bne.n	8003790 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7fd fd72 	bl	8001274 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2224      	movs	r2, #36	; 0x24
 8003794:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68da      	ldr	r2, [r3, #12]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80037a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f000 fdc5 	bl	8004338 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	691a      	ldr	r2, [r3, #16]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	695a      	ldr	r2, [r3, #20]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68da      	ldr	r2, [r3, #12]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2220      	movs	r2, #32
 80037e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2220      	movs	r2, #32
 80037f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3708      	adds	r7, #8
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b08a      	sub	sp, #40	; 0x28
 8003808:	af02      	add	r7, sp, #8
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	603b      	str	r3, [r7, #0]
 8003810:	4613      	mov	r3, r2
 8003812:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003814:	2300      	movs	r3, #0
 8003816:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800381e:	b2db      	uxtb	r3, r3
 8003820:	2b20      	cmp	r3, #32
 8003822:	d16d      	bne.n	8003900 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d002      	beq.n	8003830 <HAL_UART_Transmit+0x2c>
 800382a:	88fb      	ldrh	r3, [r7, #6]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d101      	bne.n	8003834 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e066      	b.n	8003902 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2200      	movs	r2, #0
 8003838:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2221      	movs	r2, #33	; 0x21
 800383e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003842:	f7fe f885 	bl	8001950 <HAL_GetTick>
 8003846:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	88fa      	ldrh	r2, [r7, #6]
 800384c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	88fa      	ldrh	r2, [r7, #6]
 8003852:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800385c:	d108      	bne.n	8003870 <HAL_UART_Transmit+0x6c>
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	691b      	ldr	r3, [r3, #16]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d104      	bne.n	8003870 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003866:	2300      	movs	r3, #0
 8003868:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	61bb      	str	r3, [r7, #24]
 800386e:	e003      	b.n	8003878 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003874:	2300      	movs	r3, #0
 8003876:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003878:	e02a      	b.n	80038d0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	9300      	str	r3, [sp, #0]
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	2200      	movs	r2, #0
 8003882:	2180      	movs	r1, #128	; 0x80
 8003884:	68f8      	ldr	r0, [r7, #12]
 8003886:	f000 fb14 	bl	8003eb2 <UART_WaitOnFlagUntilTimeout>
 800388a:	4603      	mov	r3, r0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d001      	beq.n	8003894 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003890:	2303      	movs	r3, #3
 8003892:	e036      	b.n	8003902 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d10b      	bne.n	80038b2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	881b      	ldrh	r3, [r3, #0]
 800389e:	461a      	mov	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80038aa:	69bb      	ldr	r3, [r7, #24]
 80038ac:	3302      	adds	r3, #2
 80038ae:	61bb      	str	r3, [r7, #24]
 80038b0:	e007      	b.n	80038c2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	781a      	ldrb	r2, [r3, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	3301      	adds	r3, #1
 80038c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	3b01      	subs	r3, #1
 80038ca:	b29a      	uxth	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1cf      	bne.n	800387a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	9300      	str	r3, [sp, #0]
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	2200      	movs	r2, #0
 80038e2:	2140      	movs	r1, #64	; 0x40
 80038e4:	68f8      	ldr	r0, [r7, #12]
 80038e6:	f000 fae4 	bl	8003eb2 <UART_WaitOnFlagUntilTimeout>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d001      	beq.n	80038f4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e006      	b.n	8003902 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2220      	movs	r2, #32
 80038f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80038fc:	2300      	movs	r3, #0
 80038fe:	e000      	b.n	8003902 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003900:	2302      	movs	r3, #2
  }
}
 8003902:	4618      	mov	r0, r3
 8003904:	3720      	adds	r7, #32
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b084      	sub	sp, #16
 800390e:	af00      	add	r7, sp, #0
 8003910:	60f8      	str	r0, [r7, #12]
 8003912:	60b9      	str	r1, [r7, #8]
 8003914:	4613      	mov	r3, r2
 8003916:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800391e:	b2db      	uxtb	r3, r3
 8003920:	2b20      	cmp	r3, #32
 8003922:	d112      	bne.n	800394a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d002      	beq.n	8003930 <HAL_UART_Receive_IT+0x26>
 800392a:	88fb      	ldrh	r3, [r7, #6]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d101      	bne.n	8003934 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e00b      	b.n	800394c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800393a:	88fb      	ldrh	r3, [r7, #6]
 800393c:	461a      	mov	r2, r3
 800393e:	68b9      	ldr	r1, [r7, #8]
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	f000 fb24 	bl	8003f8e <UART_Start_Receive_IT>
 8003946:	4603      	mov	r3, r0
 8003948:	e000      	b.n	800394c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800394a:	2302      	movs	r3, #2
  }
}
 800394c:	4618      	mov	r0, r3
 800394e:	3710      	adds	r7, #16
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}

08003954 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b0ba      	sub	sp, #232	; 0xe8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	695b      	ldr	r3, [r3, #20]
 8003976:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800397a:	2300      	movs	r3, #0
 800397c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003980:	2300      	movs	r3, #0
 8003982:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003986:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800398a:	f003 030f 	and.w	r3, r3, #15
 800398e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003992:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003996:	2b00      	cmp	r3, #0
 8003998:	d10f      	bne.n	80039ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800399a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800399e:	f003 0320 	and.w	r3, r3, #32
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d009      	beq.n	80039ba <HAL_UART_IRQHandler+0x66>
 80039a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039aa:	f003 0320 	and.w	r3, r3, #32
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f000 fc01 	bl	80041ba <UART_Receive_IT>
      return;
 80039b8:	e25b      	b.n	8003e72 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80039ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f000 80de 	beq.w	8003b80 <HAL_UART_IRQHandler+0x22c>
 80039c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80039c8:	f003 0301 	and.w	r3, r3, #1
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d106      	bne.n	80039de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80039d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039d4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80039d8:	2b00      	cmp	r3, #0
 80039da:	f000 80d1 	beq.w	8003b80 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80039de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00b      	beq.n	8003a02 <HAL_UART_IRQHandler+0xae>
 80039ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d005      	beq.n	8003a02 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039fa:	f043 0201 	orr.w	r2, r3, #1
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a06:	f003 0304 	and.w	r3, r3, #4
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00b      	beq.n	8003a26 <HAL_UART_IRQHandler+0xd2>
 8003a0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a12:	f003 0301 	and.w	r3, r3, #1
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d005      	beq.n	8003a26 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a1e:	f043 0202 	orr.w	r2, r3, #2
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d00b      	beq.n	8003a4a <HAL_UART_IRQHandler+0xf6>
 8003a32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d005      	beq.n	8003a4a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a42:	f043 0204 	orr.w	r2, r3, #4
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003a4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a4e:	f003 0308 	and.w	r3, r3, #8
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d011      	beq.n	8003a7a <HAL_UART_IRQHandler+0x126>
 8003a56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a5a:	f003 0320 	and.w	r3, r3, #32
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d105      	bne.n	8003a6e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003a62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a66:	f003 0301 	and.w	r3, r3, #1
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d005      	beq.n	8003a7a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a72:	f043 0208 	orr.w	r2, r3, #8
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	f000 81f2 	beq.w	8003e68 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a88:	f003 0320 	and.w	r3, r3, #32
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d008      	beq.n	8003aa2 <HAL_UART_IRQHandler+0x14e>
 8003a90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a94:	f003 0320 	and.w	r3, r3, #32
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d002      	beq.n	8003aa2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f000 fb8c 	bl	80041ba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	695b      	ldr	r3, [r3, #20]
 8003aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	bf14      	ite	ne
 8003ab0:	2301      	movne	r3, #1
 8003ab2:	2300      	moveq	r3, #0
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003abe:	f003 0308 	and.w	r3, r3, #8
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d103      	bne.n	8003ace <HAL_UART_IRQHandler+0x17a>
 8003ac6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d04f      	beq.n	8003b6e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f000 fa96 	bl	8004000 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	695b      	ldr	r3, [r3, #20]
 8003ada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d041      	beq.n	8003b66 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	3314      	adds	r3, #20
 8003ae8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003af0:	e853 3f00 	ldrex	r3, [r3]
 8003af4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003af8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003afc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b00:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	3314      	adds	r3, #20
 8003b0a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003b0e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003b12:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b16:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003b1a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003b1e:	e841 2300 	strex	r3, r2, [r1]
 8003b22:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003b26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d1d9      	bne.n	8003ae2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d013      	beq.n	8003b5e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b3a:	4a7e      	ldr	r2, [pc, #504]	; (8003d34 <HAL_UART_IRQHandler+0x3e0>)
 8003b3c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b42:	4618      	mov	r0, r3
 8003b44:	f7fe f856 	bl	8001bf4 <HAL_DMA_Abort_IT>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d016      	beq.n	8003b7c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003b58:	4610      	mov	r0, r2
 8003b5a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b5c:	e00e      	b.n	8003b7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f000 f993 	bl	8003e8a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b64:	e00a      	b.n	8003b7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f000 f98f 	bl	8003e8a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b6c:	e006      	b.n	8003b7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 f98b 	bl	8003e8a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003b7a:	e175      	b.n	8003e68 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b7c:	bf00      	nop
    return;
 8003b7e:	e173      	b.n	8003e68 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	f040 814f 	bne.w	8003e28 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003b8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b8e:	f003 0310 	and.w	r3, r3, #16
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	f000 8148 	beq.w	8003e28 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003b98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b9c:	f003 0310 	and.w	r3, r3, #16
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	f000 8141 	beq.w	8003e28 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	60bb      	str	r3, [r7, #8]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	60bb      	str	r3, [r7, #8]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	60bb      	str	r3, [r7, #8]
 8003bba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	695b      	ldr	r3, [r3, #20]
 8003bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	f000 80b6 	beq.w	8003d38 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003bd8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	f000 8145 	beq.w	8003e6c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003be6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003bea:	429a      	cmp	r2, r3
 8003bec:	f080 813e 	bcs.w	8003e6c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003bf6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bfc:	699b      	ldr	r3, [r3, #24]
 8003bfe:	2b20      	cmp	r3, #32
 8003c00:	f000 8088 	beq.w	8003d14 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	330c      	adds	r3, #12
 8003c0a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c12:	e853 3f00 	ldrex	r3, [r3]
 8003c16:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003c1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003c1e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c22:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	330c      	adds	r3, #12
 8003c2c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003c30:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003c34:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c38:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003c3c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003c40:	e841 2300 	strex	r3, r2, [r1]
 8003c44:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003c48:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1d9      	bne.n	8003c04 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	3314      	adds	r3, #20
 8003c56:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c5a:	e853 3f00 	ldrex	r3, [r3]
 8003c5e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003c60:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c62:	f023 0301 	bic.w	r3, r3, #1
 8003c66:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	3314      	adds	r3, #20
 8003c70:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003c74:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003c78:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c7a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003c7c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003c80:	e841 2300 	strex	r3, r2, [r1]
 8003c84:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003c86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d1e1      	bne.n	8003c50 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	3314      	adds	r3, #20
 8003c92:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c94:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003c96:	e853 3f00 	ldrex	r3, [r3]
 8003c9a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003c9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ca2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	3314      	adds	r3, #20
 8003cac:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003cb0:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003cb2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003cb6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003cb8:	e841 2300 	strex	r3, r2, [r1]
 8003cbc:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003cbe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d1e3      	bne.n	8003c8c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	330c      	adds	r3, #12
 8003cd8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003cdc:	e853 3f00 	ldrex	r3, [r3]
 8003ce0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003ce2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ce4:	f023 0310 	bic.w	r3, r3, #16
 8003ce8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	330c      	adds	r3, #12
 8003cf2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003cf6:	65ba      	str	r2, [r7, #88]	; 0x58
 8003cf8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cfa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003cfc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003cfe:	e841 2300 	strex	r3, r2, [r1]
 8003d02:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003d04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d1e3      	bne.n	8003cd2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7fd ff35 	bl	8001b7e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2202      	movs	r2, #2
 8003d18:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	4619      	mov	r1, r3
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 f8b6 	bl	8003e9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003d30:	e09c      	b.n	8003e6c <HAL_UART_IRQHandler+0x518>
 8003d32:	bf00      	nop
 8003d34:	080040c5 	.word	0x080040c5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	f000 808e 	beq.w	8003e70 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003d54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	f000 8089 	beq.w	8003e70 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	330c      	adds	r3, #12
 8003d64:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d68:	e853 3f00 	ldrex	r3, [r3]
 8003d6c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003d6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d70:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d74:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	330c      	adds	r3, #12
 8003d7e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003d82:	647a      	str	r2, [r7, #68]	; 0x44
 8003d84:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d86:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003d88:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003d8a:	e841 2300 	strex	r3, r2, [r1]
 8003d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003d90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1e3      	bne.n	8003d5e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	3314      	adds	r3, #20
 8003d9c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da0:	e853 3f00 	ldrex	r3, [r3]
 8003da4:	623b      	str	r3, [r7, #32]
   return(result);
 8003da6:	6a3b      	ldr	r3, [r7, #32]
 8003da8:	f023 0301 	bic.w	r3, r3, #1
 8003dac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	3314      	adds	r3, #20
 8003db6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003dba:	633a      	str	r2, [r7, #48]	; 0x30
 8003dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dbe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003dc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003dc2:	e841 2300 	strex	r3, r2, [r1]
 8003dc6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003dc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1e3      	bne.n	8003d96 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2220      	movs	r2, #32
 8003dd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	330c      	adds	r3, #12
 8003de2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	e853 3f00 	ldrex	r3, [r3]
 8003dea:	60fb      	str	r3, [r7, #12]
   return(result);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f023 0310 	bic.w	r3, r3, #16
 8003df2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	330c      	adds	r3, #12
 8003dfc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003e00:	61fa      	str	r2, [r7, #28]
 8003e02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e04:	69b9      	ldr	r1, [r7, #24]
 8003e06:	69fa      	ldr	r2, [r7, #28]
 8003e08:	e841 2300 	strex	r3, r2, [r1]
 8003e0c:	617b      	str	r3, [r7, #20]
   return(result);
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d1e3      	bne.n	8003ddc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2202      	movs	r2, #2
 8003e18:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003e1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003e1e:	4619      	mov	r1, r3
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	f000 f83b 	bl	8003e9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e26:	e023      	b.n	8003e70 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003e28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d009      	beq.n	8003e48 <HAL_UART_IRQHandler+0x4f4>
 8003e34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d003      	beq.n	8003e48 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f000 f953 	bl	80040ec <UART_Transmit_IT>
    return;
 8003e46:	e014      	b.n	8003e72 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003e48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d00e      	beq.n	8003e72 <HAL_UART_IRQHandler+0x51e>
 8003e54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d008      	beq.n	8003e72 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f000 f992 	bl	800418a <UART_EndTransmit_IT>
    return;
 8003e66:	e004      	b.n	8003e72 <HAL_UART_IRQHandler+0x51e>
    return;
 8003e68:	bf00      	nop
 8003e6a:	e002      	b.n	8003e72 <HAL_UART_IRQHandler+0x51e>
      return;
 8003e6c:	bf00      	nop
 8003e6e:	e000      	b.n	8003e72 <HAL_UART_IRQHandler+0x51e>
      return;
 8003e70:	bf00      	nop
  }
}
 8003e72:	37e8      	adds	r7, #232	; 0xe8
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bc80      	pop	{r7}
 8003e88:	4770      	bx	lr

08003e8a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b083      	sub	sp, #12
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003e92:	bf00      	nop
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bc80      	pop	{r7}
 8003e9a:	4770      	bx	lr

08003e9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b083      	sub	sp, #12
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	460b      	mov	r3, r1
 8003ea6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003ea8:	bf00      	nop
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bc80      	pop	{r7}
 8003eb0:	4770      	bx	lr

08003eb2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003eb2:	b580      	push	{r7, lr}
 8003eb4:	b090      	sub	sp, #64	; 0x40
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	60f8      	str	r0, [r7, #12]
 8003eba:	60b9      	str	r1, [r7, #8]
 8003ebc:	603b      	str	r3, [r7, #0]
 8003ebe:	4613      	mov	r3, r2
 8003ec0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ec2:	e050      	b.n	8003f66 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ec4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eca:	d04c      	beq.n	8003f66 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003ecc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d007      	beq.n	8003ee2 <UART_WaitOnFlagUntilTimeout+0x30>
 8003ed2:	f7fd fd3d 	bl	8001950 <HAL_GetTick>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d241      	bcs.n	8003f66 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	330c      	adds	r3, #12
 8003ee8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eec:	e853 3f00 	ldrex	r3, [r3]
 8003ef0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003ef8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	330c      	adds	r3, #12
 8003f00:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003f02:	637a      	str	r2, [r7, #52]	; 0x34
 8003f04:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003f08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f0a:	e841 2300 	strex	r3, r2, [r1]
 8003f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1e5      	bne.n	8003ee2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	3314      	adds	r3, #20
 8003f1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	e853 3f00 	ldrex	r3, [r3]
 8003f24:	613b      	str	r3, [r7, #16]
   return(result);
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	f023 0301 	bic.w	r3, r3, #1
 8003f2c:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	3314      	adds	r3, #20
 8003f34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f36:	623a      	str	r2, [r7, #32]
 8003f38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f3a:	69f9      	ldr	r1, [r7, #28]
 8003f3c:	6a3a      	ldr	r2, [r7, #32]
 8003f3e:	e841 2300 	strex	r3, r2, [r1]
 8003f42:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d1e5      	bne.n	8003f16 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2220      	movs	r2, #32
 8003f4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2220      	movs	r2, #32
 8003f56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e00f      	b.n	8003f86 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	68ba      	ldr	r2, [r7, #8]
 8003f72:	429a      	cmp	r2, r3
 8003f74:	bf0c      	ite	eq
 8003f76:	2301      	moveq	r3, #1
 8003f78:	2300      	movne	r3, #0
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	79fb      	ldrb	r3, [r7, #7]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d09f      	beq.n	8003ec4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3740      	adds	r7, #64	; 0x40
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f8e:	b480      	push	{r7}
 8003f90:	b085      	sub	sp, #20
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	60f8      	str	r0, [r7, #12]
 8003f96:	60b9      	str	r1, [r7, #8]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	68ba      	ldr	r2, [r7, #8]
 8003fa0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	88fa      	ldrh	r2, [r7, #6]
 8003fa6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	88fa      	ldrh	r2, [r7, #6]
 8003fac:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2222      	movs	r2, #34	; 0x22
 8003fb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	691b      	ldr	r3, [r3, #16]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d007      	beq.n	8003fd4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68da      	ldr	r2, [r3, #12]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fd2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	695a      	ldr	r2, [r3, #20]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f042 0201 	orr.w	r2, r2, #1
 8003fe2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68da      	ldr	r2, [r3, #12]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f042 0220 	orr.w	r2, r2, #32
 8003ff2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3714      	adds	r7, #20
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bc80      	pop	{r7}
 8003ffe:	4770      	bx	lr

08004000 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004000:	b480      	push	{r7}
 8004002:	b095      	sub	sp, #84	; 0x54
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	330c      	adds	r3, #12
 800400e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004010:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004012:	e853 3f00 	ldrex	r3, [r3]
 8004016:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800401a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800401e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	330c      	adds	r3, #12
 8004026:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004028:	643a      	str	r2, [r7, #64]	; 0x40
 800402a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800402c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800402e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004030:	e841 2300 	strex	r3, r2, [r1]
 8004034:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004038:	2b00      	cmp	r3, #0
 800403a:	d1e5      	bne.n	8004008 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	3314      	adds	r3, #20
 8004042:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004044:	6a3b      	ldr	r3, [r7, #32]
 8004046:	e853 3f00 	ldrex	r3, [r3]
 800404a:	61fb      	str	r3, [r7, #28]
   return(result);
 800404c:	69fb      	ldr	r3, [r7, #28]
 800404e:	f023 0301 	bic.w	r3, r3, #1
 8004052:	64bb      	str	r3, [r7, #72]	; 0x48
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	3314      	adds	r3, #20
 800405a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800405c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800405e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004060:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004062:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004064:	e841 2300 	strex	r3, r2, [r1]
 8004068:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800406a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1e5      	bne.n	800403c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004074:	2b01      	cmp	r3, #1
 8004076:	d119      	bne.n	80040ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	330c      	adds	r3, #12
 800407e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	e853 3f00 	ldrex	r3, [r3]
 8004086:	60bb      	str	r3, [r7, #8]
   return(result);
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	f023 0310 	bic.w	r3, r3, #16
 800408e:	647b      	str	r3, [r7, #68]	; 0x44
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	330c      	adds	r3, #12
 8004096:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004098:	61ba      	str	r2, [r7, #24]
 800409a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800409c:	6979      	ldr	r1, [r7, #20]
 800409e:	69ba      	ldr	r2, [r7, #24]
 80040a0:	e841 2300 	strex	r3, r2, [r1]
 80040a4:	613b      	str	r3, [r7, #16]
   return(result);
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d1e5      	bne.n	8004078 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2220      	movs	r2, #32
 80040b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80040ba:	bf00      	nop
 80040bc:	3754      	adds	r7, #84	; 0x54
 80040be:	46bd      	mov	sp, r7
 80040c0:	bc80      	pop	{r7}
 80040c2:	4770      	bx	lr

080040c4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2200      	movs	r2, #0
 80040d6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2200      	movs	r2, #0
 80040dc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80040de:	68f8      	ldr	r0, [r7, #12]
 80040e0:	f7ff fed3 	bl	8003e8a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040e4:	bf00      	nop
 80040e6:	3710      	adds	r7, #16
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	2b21      	cmp	r3, #33	; 0x21
 80040fe:	d13e      	bne.n	800417e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004108:	d114      	bne.n	8004134 <UART_Transmit_IT+0x48>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d110      	bne.n	8004134 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a1b      	ldr	r3, [r3, #32]
 8004116:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	881b      	ldrh	r3, [r3, #0]
 800411c:	461a      	mov	r2, r3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004126:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a1b      	ldr	r3, [r3, #32]
 800412c:	1c9a      	adds	r2, r3, #2
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	621a      	str	r2, [r3, #32]
 8004132:	e008      	b.n	8004146 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a1b      	ldr	r3, [r3, #32]
 8004138:	1c59      	adds	r1, r3, #1
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	6211      	str	r1, [r2, #32]
 800413e:	781a      	ldrb	r2, [r3, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800414a:	b29b      	uxth	r3, r3
 800414c:	3b01      	subs	r3, #1
 800414e:	b29b      	uxth	r3, r3
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	4619      	mov	r1, r3
 8004154:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004156:	2b00      	cmp	r3, #0
 8004158:	d10f      	bne.n	800417a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	68da      	ldr	r2, [r3, #12]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004168:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	68da      	ldr	r2, [r3, #12]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004178:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800417a:	2300      	movs	r3, #0
 800417c:	e000      	b.n	8004180 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800417e:	2302      	movs	r3, #2
  }
}
 8004180:	4618      	mov	r0, r3
 8004182:	3714      	adds	r7, #20
 8004184:	46bd      	mov	sp, r7
 8004186:	bc80      	pop	{r7}
 8004188:	4770      	bx	lr

0800418a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800418a:	b580      	push	{r7, lr}
 800418c:	b082      	sub	sp, #8
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	68da      	ldr	r2, [r3, #12]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041a0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2220      	movs	r2, #32
 80041a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f7ff fe64 	bl	8003e78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3708      	adds	r7, #8
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}

080041ba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b08c      	sub	sp, #48	; 0x30
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b22      	cmp	r3, #34	; 0x22
 80041cc:	f040 80ae 	bne.w	800432c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041d8:	d117      	bne.n	800420a <UART_Receive_IT+0x50>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d113      	bne.n	800420a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80041e2:	2300      	movs	r3, #0
 80041e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ea:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041f8:	b29a      	uxth	r2, r3
 80041fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041fc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004202:	1c9a      	adds	r2, r3, #2
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	629a      	str	r2, [r3, #40]	; 0x28
 8004208:	e026      	b.n	8004258 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800420e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004210:	2300      	movs	r3, #0
 8004212:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800421c:	d007      	beq.n	800422e <UART_Receive_IT+0x74>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d10a      	bne.n	800423c <UART_Receive_IT+0x82>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	691b      	ldr	r3, [r3, #16]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d106      	bne.n	800423c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	b2da      	uxtb	r2, r3
 8004236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004238:	701a      	strb	r2, [r3, #0]
 800423a:	e008      	b.n	800424e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	b2db      	uxtb	r3, r3
 8004244:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004248:	b2da      	uxtb	r2, r3
 800424a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800424c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004252:	1c5a      	adds	r2, r3, #1
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800425c:	b29b      	uxth	r3, r3
 800425e:	3b01      	subs	r3, #1
 8004260:	b29b      	uxth	r3, r3
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	4619      	mov	r1, r3
 8004266:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004268:	2b00      	cmp	r3, #0
 800426a:	d15d      	bne.n	8004328 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	68da      	ldr	r2, [r3, #12]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f022 0220 	bic.w	r2, r2, #32
 800427a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68da      	ldr	r2, [r3, #12]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800428a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	695a      	ldr	r2, [r3, #20]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f022 0201 	bic.w	r2, r2, #1
 800429a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2220      	movs	r2, #32
 80042a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d135      	bne.n	800431e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	330c      	adds	r3, #12
 80042be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	e853 3f00 	ldrex	r3, [r3]
 80042c6:	613b      	str	r3, [r7, #16]
   return(result);
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	f023 0310 	bic.w	r3, r3, #16
 80042ce:	627b      	str	r3, [r7, #36]	; 0x24
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	330c      	adds	r3, #12
 80042d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042d8:	623a      	str	r2, [r7, #32]
 80042da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042dc:	69f9      	ldr	r1, [r7, #28]
 80042de:	6a3a      	ldr	r2, [r7, #32]
 80042e0:	e841 2300 	strex	r3, r2, [r1]
 80042e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d1e5      	bne.n	80042b8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 0310 	and.w	r3, r3, #16
 80042f6:	2b10      	cmp	r3, #16
 80042f8:	d10a      	bne.n	8004310 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042fa:	2300      	movs	r3, #0
 80042fc:	60fb      	str	r3, [r7, #12]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	60fb      	str	r3, [r7, #12]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	60fb      	str	r3, [r7, #12]
 800430e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004314:	4619      	mov	r1, r3
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f7ff fdc0 	bl	8003e9c <HAL_UARTEx_RxEventCallback>
 800431c:	e002      	b.n	8004324 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f7fc fcc2 	bl	8000ca8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004324:	2300      	movs	r3, #0
 8004326:	e002      	b.n	800432e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004328:	2300      	movs	r3, #0
 800432a:	e000      	b.n	800432e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800432c:	2302      	movs	r3, #2
  }
}
 800432e:	4618      	mov	r0, r3
 8004330:	3730      	adds	r7, #48	; 0x30
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
	...

08004338 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	68da      	ldr	r2, [r3, #12]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	430a      	orrs	r2, r1
 8004354:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	689a      	ldr	r2, [r3, #8]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	431a      	orrs	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	695b      	ldr	r3, [r3, #20]
 8004364:	4313      	orrs	r3, r2
 8004366:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004372:	f023 030c 	bic.w	r3, r3, #12
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	6812      	ldr	r2, [r2, #0]
 800437a:	68b9      	ldr	r1, [r7, #8]
 800437c:	430b      	orrs	r3, r1
 800437e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	695b      	ldr	r3, [r3, #20]
 8004386:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	699a      	ldr	r2, [r3, #24]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	430a      	orrs	r2, r1
 8004394:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a2c      	ldr	r2, [pc, #176]	; (800444c <UART_SetConfig+0x114>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d103      	bne.n	80043a8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80043a0:	f7fe fa48 	bl	8002834 <HAL_RCC_GetPCLK2Freq>
 80043a4:	60f8      	str	r0, [r7, #12]
 80043a6:	e002      	b.n	80043ae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80043a8:	f7fe fa30 	bl	800280c <HAL_RCC_GetPCLK1Freq>
 80043ac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	4613      	mov	r3, r2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	4413      	add	r3, r2
 80043b6:	009a      	lsls	r2, r3, #2
 80043b8:	441a      	add	r2, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c4:	4a22      	ldr	r2, [pc, #136]	; (8004450 <UART_SetConfig+0x118>)
 80043c6:	fba2 2303 	umull	r2, r3, r2, r3
 80043ca:	095b      	lsrs	r3, r3, #5
 80043cc:	0119      	lsls	r1, r3, #4
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	4613      	mov	r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	4413      	add	r3, r2
 80043d6:	009a      	lsls	r2, r3, #2
 80043d8:	441a      	add	r2, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80043e4:	4b1a      	ldr	r3, [pc, #104]	; (8004450 <UART_SetConfig+0x118>)
 80043e6:	fba3 0302 	umull	r0, r3, r3, r2
 80043ea:	095b      	lsrs	r3, r3, #5
 80043ec:	2064      	movs	r0, #100	; 0x64
 80043ee:	fb00 f303 	mul.w	r3, r0, r3
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	011b      	lsls	r3, r3, #4
 80043f6:	3332      	adds	r3, #50	; 0x32
 80043f8:	4a15      	ldr	r2, [pc, #84]	; (8004450 <UART_SetConfig+0x118>)
 80043fa:	fba2 2303 	umull	r2, r3, r2, r3
 80043fe:	095b      	lsrs	r3, r3, #5
 8004400:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004404:	4419      	add	r1, r3
 8004406:	68fa      	ldr	r2, [r7, #12]
 8004408:	4613      	mov	r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	4413      	add	r3, r2
 800440e:	009a      	lsls	r2, r3, #2
 8004410:	441a      	add	r2, r3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	fbb2 f2f3 	udiv	r2, r2, r3
 800441c:	4b0c      	ldr	r3, [pc, #48]	; (8004450 <UART_SetConfig+0x118>)
 800441e:	fba3 0302 	umull	r0, r3, r3, r2
 8004422:	095b      	lsrs	r3, r3, #5
 8004424:	2064      	movs	r0, #100	; 0x64
 8004426:	fb00 f303 	mul.w	r3, r0, r3
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	011b      	lsls	r3, r3, #4
 800442e:	3332      	adds	r3, #50	; 0x32
 8004430:	4a07      	ldr	r2, [pc, #28]	; (8004450 <UART_SetConfig+0x118>)
 8004432:	fba2 2303 	umull	r2, r3, r2, r3
 8004436:	095b      	lsrs	r3, r3, #5
 8004438:	f003 020f 	and.w	r2, r3, #15
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	440a      	add	r2, r1
 8004442:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004444:	bf00      	nop
 8004446:	3710      	adds	r7, #16
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	40013800 	.word	0x40013800
 8004450:	51eb851f 	.word	0x51eb851f

08004454 <__errno>:
 8004454:	4b01      	ldr	r3, [pc, #4]	; (800445c <__errno+0x8>)
 8004456:	6818      	ldr	r0, [r3, #0]
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	20000060 	.word	0x20000060

08004460 <__libc_init_array>:
 8004460:	b570      	push	{r4, r5, r6, lr}
 8004462:	2600      	movs	r6, #0
 8004464:	4d0c      	ldr	r5, [pc, #48]	; (8004498 <__libc_init_array+0x38>)
 8004466:	4c0d      	ldr	r4, [pc, #52]	; (800449c <__libc_init_array+0x3c>)
 8004468:	1b64      	subs	r4, r4, r5
 800446a:	10a4      	asrs	r4, r4, #2
 800446c:	42a6      	cmp	r6, r4
 800446e:	d109      	bne.n	8004484 <__libc_init_array+0x24>
 8004470:	f000 fc5c 	bl	8004d2c <_init>
 8004474:	2600      	movs	r6, #0
 8004476:	4d0a      	ldr	r5, [pc, #40]	; (80044a0 <__libc_init_array+0x40>)
 8004478:	4c0a      	ldr	r4, [pc, #40]	; (80044a4 <__libc_init_array+0x44>)
 800447a:	1b64      	subs	r4, r4, r5
 800447c:	10a4      	asrs	r4, r4, #2
 800447e:	42a6      	cmp	r6, r4
 8004480:	d105      	bne.n	800448e <__libc_init_array+0x2e>
 8004482:	bd70      	pop	{r4, r5, r6, pc}
 8004484:	f855 3b04 	ldr.w	r3, [r5], #4
 8004488:	4798      	blx	r3
 800448a:	3601      	adds	r6, #1
 800448c:	e7ee      	b.n	800446c <__libc_init_array+0xc>
 800448e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004492:	4798      	blx	r3
 8004494:	3601      	adds	r6, #1
 8004496:	e7f2      	b.n	800447e <__libc_init_array+0x1e>
 8004498:	08004de4 	.word	0x08004de4
 800449c:	08004de4 	.word	0x08004de4
 80044a0:	08004de4 	.word	0x08004de4
 80044a4:	08004de8 	.word	0x08004de8

080044a8 <memset>:
 80044a8:	4603      	mov	r3, r0
 80044aa:	4402      	add	r2, r0
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d100      	bne.n	80044b2 <memset+0xa>
 80044b0:	4770      	bx	lr
 80044b2:	f803 1b01 	strb.w	r1, [r3], #1
 80044b6:	e7f9      	b.n	80044ac <memset+0x4>

080044b8 <siprintf>:
 80044b8:	b40e      	push	{r1, r2, r3}
 80044ba:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80044be:	b500      	push	{lr}
 80044c0:	b09c      	sub	sp, #112	; 0x70
 80044c2:	ab1d      	add	r3, sp, #116	; 0x74
 80044c4:	9002      	str	r0, [sp, #8]
 80044c6:	9006      	str	r0, [sp, #24]
 80044c8:	9107      	str	r1, [sp, #28]
 80044ca:	9104      	str	r1, [sp, #16]
 80044cc:	4808      	ldr	r0, [pc, #32]	; (80044f0 <siprintf+0x38>)
 80044ce:	4909      	ldr	r1, [pc, #36]	; (80044f4 <siprintf+0x3c>)
 80044d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80044d4:	9105      	str	r1, [sp, #20]
 80044d6:	6800      	ldr	r0, [r0, #0]
 80044d8:	a902      	add	r1, sp, #8
 80044da:	9301      	str	r3, [sp, #4]
 80044dc:	f000 f868 	bl	80045b0 <_svfiprintf_r>
 80044e0:	2200      	movs	r2, #0
 80044e2:	9b02      	ldr	r3, [sp, #8]
 80044e4:	701a      	strb	r2, [r3, #0]
 80044e6:	b01c      	add	sp, #112	; 0x70
 80044e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80044ec:	b003      	add	sp, #12
 80044ee:	4770      	bx	lr
 80044f0:	20000060 	.word	0x20000060
 80044f4:	ffff0208 	.word	0xffff0208

080044f8 <__ssputs_r>:
 80044f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044fc:	688e      	ldr	r6, [r1, #8]
 80044fe:	4682      	mov	sl, r0
 8004500:	429e      	cmp	r6, r3
 8004502:	460c      	mov	r4, r1
 8004504:	4690      	mov	r8, r2
 8004506:	461f      	mov	r7, r3
 8004508:	d838      	bhi.n	800457c <__ssputs_r+0x84>
 800450a:	898a      	ldrh	r2, [r1, #12]
 800450c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004510:	d032      	beq.n	8004578 <__ssputs_r+0x80>
 8004512:	6825      	ldr	r5, [r4, #0]
 8004514:	6909      	ldr	r1, [r1, #16]
 8004516:	3301      	adds	r3, #1
 8004518:	eba5 0901 	sub.w	r9, r5, r1
 800451c:	6965      	ldr	r5, [r4, #20]
 800451e:	444b      	add	r3, r9
 8004520:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004524:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004528:	106d      	asrs	r5, r5, #1
 800452a:	429d      	cmp	r5, r3
 800452c:	bf38      	it	cc
 800452e:	461d      	movcc	r5, r3
 8004530:	0553      	lsls	r3, r2, #21
 8004532:	d531      	bpl.n	8004598 <__ssputs_r+0xa0>
 8004534:	4629      	mov	r1, r5
 8004536:	f000 fb53 	bl	8004be0 <_malloc_r>
 800453a:	4606      	mov	r6, r0
 800453c:	b950      	cbnz	r0, 8004554 <__ssputs_r+0x5c>
 800453e:	230c      	movs	r3, #12
 8004540:	f04f 30ff 	mov.w	r0, #4294967295
 8004544:	f8ca 3000 	str.w	r3, [sl]
 8004548:	89a3      	ldrh	r3, [r4, #12]
 800454a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800454e:	81a3      	strh	r3, [r4, #12]
 8004550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004554:	464a      	mov	r2, r9
 8004556:	6921      	ldr	r1, [r4, #16]
 8004558:	f000 face 	bl	8004af8 <memcpy>
 800455c:	89a3      	ldrh	r3, [r4, #12]
 800455e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004562:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004566:	81a3      	strh	r3, [r4, #12]
 8004568:	6126      	str	r6, [r4, #16]
 800456a:	444e      	add	r6, r9
 800456c:	6026      	str	r6, [r4, #0]
 800456e:	463e      	mov	r6, r7
 8004570:	6165      	str	r5, [r4, #20]
 8004572:	eba5 0509 	sub.w	r5, r5, r9
 8004576:	60a5      	str	r5, [r4, #8]
 8004578:	42be      	cmp	r6, r7
 800457a:	d900      	bls.n	800457e <__ssputs_r+0x86>
 800457c:	463e      	mov	r6, r7
 800457e:	4632      	mov	r2, r6
 8004580:	4641      	mov	r1, r8
 8004582:	6820      	ldr	r0, [r4, #0]
 8004584:	f000 fac6 	bl	8004b14 <memmove>
 8004588:	68a3      	ldr	r3, [r4, #8]
 800458a:	6822      	ldr	r2, [r4, #0]
 800458c:	1b9b      	subs	r3, r3, r6
 800458e:	4432      	add	r2, r6
 8004590:	2000      	movs	r0, #0
 8004592:	60a3      	str	r3, [r4, #8]
 8004594:	6022      	str	r2, [r4, #0]
 8004596:	e7db      	b.n	8004550 <__ssputs_r+0x58>
 8004598:	462a      	mov	r2, r5
 800459a:	f000 fb7b 	bl	8004c94 <_realloc_r>
 800459e:	4606      	mov	r6, r0
 80045a0:	2800      	cmp	r0, #0
 80045a2:	d1e1      	bne.n	8004568 <__ssputs_r+0x70>
 80045a4:	4650      	mov	r0, sl
 80045a6:	6921      	ldr	r1, [r4, #16]
 80045a8:	f000 face 	bl	8004b48 <_free_r>
 80045ac:	e7c7      	b.n	800453e <__ssputs_r+0x46>
	...

080045b0 <_svfiprintf_r>:
 80045b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045b4:	4698      	mov	r8, r3
 80045b6:	898b      	ldrh	r3, [r1, #12]
 80045b8:	4607      	mov	r7, r0
 80045ba:	061b      	lsls	r3, r3, #24
 80045bc:	460d      	mov	r5, r1
 80045be:	4614      	mov	r4, r2
 80045c0:	b09d      	sub	sp, #116	; 0x74
 80045c2:	d50e      	bpl.n	80045e2 <_svfiprintf_r+0x32>
 80045c4:	690b      	ldr	r3, [r1, #16]
 80045c6:	b963      	cbnz	r3, 80045e2 <_svfiprintf_r+0x32>
 80045c8:	2140      	movs	r1, #64	; 0x40
 80045ca:	f000 fb09 	bl	8004be0 <_malloc_r>
 80045ce:	6028      	str	r0, [r5, #0]
 80045d0:	6128      	str	r0, [r5, #16]
 80045d2:	b920      	cbnz	r0, 80045de <_svfiprintf_r+0x2e>
 80045d4:	230c      	movs	r3, #12
 80045d6:	603b      	str	r3, [r7, #0]
 80045d8:	f04f 30ff 	mov.w	r0, #4294967295
 80045dc:	e0d1      	b.n	8004782 <_svfiprintf_r+0x1d2>
 80045de:	2340      	movs	r3, #64	; 0x40
 80045e0:	616b      	str	r3, [r5, #20]
 80045e2:	2300      	movs	r3, #0
 80045e4:	9309      	str	r3, [sp, #36]	; 0x24
 80045e6:	2320      	movs	r3, #32
 80045e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80045ec:	2330      	movs	r3, #48	; 0x30
 80045ee:	f04f 0901 	mov.w	r9, #1
 80045f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80045f6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800479c <_svfiprintf_r+0x1ec>
 80045fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80045fe:	4623      	mov	r3, r4
 8004600:	469a      	mov	sl, r3
 8004602:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004606:	b10a      	cbz	r2, 800460c <_svfiprintf_r+0x5c>
 8004608:	2a25      	cmp	r2, #37	; 0x25
 800460a:	d1f9      	bne.n	8004600 <_svfiprintf_r+0x50>
 800460c:	ebba 0b04 	subs.w	fp, sl, r4
 8004610:	d00b      	beq.n	800462a <_svfiprintf_r+0x7a>
 8004612:	465b      	mov	r3, fp
 8004614:	4622      	mov	r2, r4
 8004616:	4629      	mov	r1, r5
 8004618:	4638      	mov	r0, r7
 800461a:	f7ff ff6d 	bl	80044f8 <__ssputs_r>
 800461e:	3001      	adds	r0, #1
 8004620:	f000 80aa 	beq.w	8004778 <_svfiprintf_r+0x1c8>
 8004624:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004626:	445a      	add	r2, fp
 8004628:	9209      	str	r2, [sp, #36]	; 0x24
 800462a:	f89a 3000 	ldrb.w	r3, [sl]
 800462e:	2b00      	cmp	r3, #0
 8004630:	f000 80a2 	beq.w	8004778 <_svfiprintf_r+0x1c8>
 8004634:	2300      	movs	r3, #0
 8004636:	f04f 32ff 	mov.w	r2, #4294967295
 800463a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800463e:	f10a 0a01 	add.w	sl, sl, #1
 8004642:	9304      	str	r3, [sp, #16]
 8004644:	9307      	str	r3, [sp, #28]
 8004646:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800464a:	931a      	str	r3, [sp, #104]	; 0x68
 800464c:	4654      	mov	r4, sl
 800464e:	2205      	movs	r2, #5
 8004650:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004654:	4851      	ldr	r0, [pc, #324]	; (800479c <_svfiprintf_r+0x1ec>)
 8004656:	f000 fa41 	bl	8004adc <memchr>
 800465a:	9a04      	ldr	r2, [sp, #16]
 800465c:	b9d8      	cbnz	r0, 8004696 <_svfiprintf_r+0xe6>
 800465e:	06d0      	lsls	r0, r2, #27
 8004660:	bf44      	itt	mi
 8004662:	2320      	movmi	r3, #32
 8004664:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004668:	0711      	lsls	r1, r2, #28
 800466a:	bf44      	itt	mi
 800466c:	232b      	movmi	r3, #43	; 0x2b
 800466e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004672:	f89a 3000 	ldrb.w	r3, [sl]
 8004676:	2b2a      	cmp	r3, #42	; 0x2a
 8004678:	d015      	beq.n	80046a6 <_svfiprintf_r+0xf6>
 800467a:	4654      	mov	r4, sl
 800467c:	2000      	movs	r0, #0
 800467e:	f04f 0c0a 	mov.w	ip, #10
 8004682:	9a07      	ldr	r2, [sp, #28]
 8004684:	4621      	mov	r1, r4
 8004686:	f811 3b01 	ldrb.w	r3, [r1], #1
 800468a:	3b30      	subs	r3, #48	; 0x30
 800468c:	2b09      	cmp	r3, #9
 800468e:	d94e      	bls.n	800472e <_svfiprintf_r+0x17e>
 8004690:	b1b0      	cbz	r0, 80046c0 <_svfiprintf_r+0x110>
 8004692:	9207      	str	r2, [sp, #28]
 8004694:	e014      	b.n	80046c0 <_svfiprintf_r+0x110>
 8004696:	eba0 0308 	sub.w	r3, r0, r8
 800469a:	fa09 f303 	lsl.w	r3, r9, r3
 800469e:	4313      	orrs	r3, r2
 80046a0:	46a2      	mov	sl, r4
 80046a2:	9304      	str	r3, [sp, #16]
 80046a4:	e7d2      	b.n	800464c <_svfiprintf_r+0x9c>
 80046a6:	9b03      	ldr	r3, [sp, #12]
 80046a8:	1d19      	adds	r1, r3, #4
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	9103      	str	r1, [sp, #12]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	bfbb      	ittet	lt
 80046b2:	425b      	neglt	r3, r3
 80046b4:	f042 0202 	orrlt.w	r2, r2, #2
 80046b8:	9307      	strge	r3, [sp, #28]
 80046ba:	9307      	strlt	r3, [sp, #28]
 80046bc:	bfb8      	it	lt
 80046be:	9204      	strlt	r2, [sp, #16]
 80046c0:	7823      	ldrb	r3, [r4, #0]
 80046c2:	2b2e      	cmp	r3, #46	; 0x2e
 80046c4:	d10c      	bne.n	80046e0 <_svfiprintf_r+0x130>
 80046c6:	7863      	ldrb	r3, [r4, #1]
 80046c8:	2b2a      	cmp	r3, #42	; 0x2a
 80046ca:	d135      	bne.n	8004738 <_svfiprintf_r+0x188>
 80046cc:	9b03      	ldr	r3, [sp, #12]
 80046ce:	3402      	adds	r4, #2
 80046d0:	1d1a      	adds	r2, r3, #4
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	9203      	str	r2, [sp, #12]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	bfb8      	it	lt
 80046da:	f04f 33ff 	movlt.w	r3, #4294967295
 80046de:	9305      	str	r3, [sp, #20]
 80046e0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80047ac <_svfiprintf_r+0x1fc>
 80046e4:	2203      	movs	r2, #3
 80046e6:	4650      	mov	r0, sl
 80046e8:	7821      	ldrb	r1, [r4, #0]
 80046ea:	f000 f9f7 	bl	8004adc <memchr>
 80046ee:	b140      	cbz	r0, 8004702 <_svfiprintf_r+0x152>
 80046f0:	2340      	movs	r3, #64	; 0x40
 80046f2:	eba0 000a 	sub.w	r0, r0, sl
 80046f6:	fa03 f000 	lsl.w	r0, r3, r0
 80046fa:	9b04      	ldr	r3, [sp, #16]
 80046fc:	3401      	adds	r4, #1
 80046fe:	4303      	orrs	r3, r0
 8004700:	9304      	str	r3, [sp, #16]
 8004702:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004706:	2206      	movs	r2, #6
 8004708:	4825      	ldr	r0, [pc, #148]	; (80047a0 <_svfiprintf_r+0x1f0>)
 800470a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800470e:	f000 f9e5 	bl	8004adc <memchr>
 8004712:	2800      	cmp	r0, #0
 8004714:	d038      	beq.n	8004788 <_svfiprintf_r+0x1d8>
 8004716:	4b23      	ldr	r3, [pc, #140]	; (80047a4 <_svfiprintf_r+0x1f4>)
 8004718:	bb1b      	cbnz	r3, 8004762 <_svfiprintf_r+0x1b2>
 800471a:	9b03      	ldr	r3, [sp, #12]
 800471c:	3307      	adds	r3, #7
 800471e:	f023 0307 	bic.w	r3, r3, #7
 8004722:	3308      	adds	r3, #8
 8004724:	9303      	str	r3, [sp, #12]
 8004726:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004728:	4433      	add	r3, r6
 800472a:	9309      	str	r3, [sp, #36]	; 0x24
 800472c:	e767      	b.n	80045fe <_svfiprintf_r+0x4e>
 800472e:	460c      	mov	r4, r1
 8004730:	2001      	movs	r0, #1
 8004732:	fb0c 3202 	mla	r2, ip, r2, r3
 8004736:	e7a5      	b.n	8004684 <_svfiprintf_r+0xd4>
 8004738:	2300      	movs	r3, #0
 800473a:	f04f 0c0a 	mov.w	ip, #10
 800473e:	4619      	mov	r1, r3
 8004740:	3401      	adds	r4, #1
 8004742:	9305      	str	r3, [sp, #20]
 8004744:	4620      	mov	r0, r4
 8004746:	f810 2b01 	ldrb.w	r2, [r0], #1
 800474a:	3a30      	subs	r2, #48	; 0x30
 800474c:	2a09      	cmp	r2, #9
 800474e:	d903      	bls.n	8004758 <_svfiprintf_r+0x1a8>
 8004750:	2b00      	cmp	r3, #0
 8004752:	d0c5      	beq.n	80046e0 <_svfiprintf_r+0x130>
 8004754:	9105      	str	r1, [sp, #20]
 8004756:	e7c3      	b.n	80046e0 <_svfiprintf_r+0x130>
 8004758:	4604      	mov	r4, r0
 800475a:	2301      	movs	r3, #1
 800475c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004760:	e7f0      	b.n	8004744 <_svfiprintf_r+0x194>
 8004762:	ab03      	add	r3, sp, #12
 8004764:	9300      	str	r3, [sp, #0]
 8004766:	462a      	mov	r2, r5
 8004768:	4638      	mov	r0, r7
 800476a:	4b0f      	ldr	r3, [pc, #60]	; (80047a8 <_svfiprintf_r+0x1f8>)
 800476c:	a904      	add	r1, sp, #16
 800476e:	f3af 8000 	nop.w
 8004772:	1c42      	adds	r2, r0, #1
 8004774:	4606      	mov	r6, r0
 8004776:	d1d6      	bne.n	8004726 <_svfiprintf_r+0x176>
 8004778:	89ab      	ldrh	r3, [r5, #12]
 800477a:	065b      	lsls	r3, r3, #25
 800477c:	f53f af2c 	bmi.w	80045d8 <_svfiprintf_r+0x28>
 8004780:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004782:	b01d      	add	sp, #116	; 0x74
 8004784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004788:	ab03      	add	r3, sp, #12
 800478a:	9300      	str	r3, [sp, #0]
 800478c:	462a      	mov	r2, r5
 800478e:	4638      	mov	r0, r7
 8004790:	4b05      	ldr	r3, [pc, #20]	; (80047a8 <_svfiprintf_r+0x1f8>)
 8004792:	a904      	add	r1, sp, #16
 8004794:	f000 f87c 	bl	8004890 <_printf_i>
 8004798:	e7eb      	b.n	8004772 <_svfiprintf_r+0x1c2>
 800479a:	bf00      	nop
 800479c:	08004dae 	.word	0x08004dae
 80047a0:	08004db8 	.word	0x08004db8
 80047a4:	00000000 	.word	0x00000000
 80047a8:	080044f9 	.word	0x080044f9
 80047ac:	08004db4 	.word	0x08004db4

080047b0 <_printf_common>:
 80047b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047b4:	4616      	mov	r6, r2
 80047b6:	4699      	mov	r9, r3
 80047b8:	688a      	ldr	r2, [r1, #8]
 80047ba:	690b      	ldr	r3, [r1, #16]
 80047bc:	4607      	mov	r7, r0
 80047be:	4293      	cmp	r3, r2
 80047c0:	bfb8      	it	lt
 80047c2:	4613      	movlt	r3, r2
 80047c4:	6033      	str	r3, [r6, #0]
 80047c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80047ca:	460c      	mov	r4, r1
 80047cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80047d0:	b10a      	cbz	r2, 80047d6 <_printf_common+0x26>
 80047d2:	3301      	adds	r3, #1
 80047d4:	6033      	str	r3, [r6, #0]
 80047d6:	6823      	ldr	r3, [r4, #0]
 80047d8:	0699      	lsls	r1, r3, #26
 80047da:	bf42      	ittt	mi
 80047dc:	6833      	ldrmi	r3, [r6, #0]
 80047de:	3302      	addmi	r3, #2
 80047e0:	6033      	strmi	r3, [r6, #0]
 80047e2:	6825      	ldr	r5, [r4, #0]
 80047e4:	f015 0506 	ands.w	r5, r5, #6
 80047e8:	d106      	bne.n	80047f8 <_printf_common+0x48>
 80047ea:	f104 0a19 	add.w	sl, r4, #25
 80047ee:	68e3      	ldr	r3, [r4, #12]
 80047f0:	6832      	ldr	r2, [r6, #0]
 80047f2:	1a9b      	subs	r3, r3, r2
 80047f4:	42ab      	cmp	r3, r5
 80047f6:	dc28      	bgt.n	800484a <_printf_common+0x9a>
 80047f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80047fc:	1e13      	subs	r3, r2, #0
 80047fe:	6822      	ldr	r2, [r4, #0]
 8004800:	bf18      	it	ne
 8004802:	2301      	movne	r3, #1
 8004804:	0692      	lsls	r2, r2, #26
 8004806:	d42d      	bmi.n	8004864 <_printf_common+0xb4>
 8004808:	4649      	mov	r1, r9
 800480a:	4638      	mov	r0, r7
 800480c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004810:	47c0      	blx	r8
 8004812:	3001      	adds	r0, #1
 8004814:	d020      	beq.n	8004858 <_printf_common+0xa8>
 8004816:	6823      	ldr	r3, [r4, #0]
 8004818:	68e5      	ldr	r5, [r4, #12]
 800481a:	f003 0306 	and.w	r3, r3, #6
 800481e:	2b04      	cmp	r3, #4
 8004820:	bf18      	it	ne
 8004822:	2500      	movne	r5, #0
 8004824:	6832      	ldr	r2, [r6, #0]
 8004826:	f04f 0600 	mov.w	r6, #0
 800482a:	68a3      	ldr	r3, [r4, #8]
 800482c:	bf08      	it	eq
 800482e:	1aad      	subeq	r5, r5, r2
 8004830:	6922      	ldr	r2, [r4, #16]
 8004832:	bf08      	it	eq
 8004834:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004838:	4293      	cmp	r3, r2
 800483a:	bfc4      	itt	gt
 800483c:	1a9b      	subgt	r3, r3, r2
 800483e:	18ed      	addgt	r5, r5, r3
 8004840:	341a      	adds	r4, #26
 8004842:	42b5      	cmp	r5, r6
 8004844:	d11a      	bne.n	800487c <_printf_common+0xcc>
 8004846:	2000      	movs	r0, #0
 8004848:	e008      	b.n	800485c <_printf_common+0xac>
 800484a:	2301      	movs	r3, #1
 800484c:	4652      	mov	r2, sl
 800484e:	4649      	mov	r1, r9
 8004850:	4638      	mov	r0, r7
 8004852:	47c0      	blx	r8
 8004854:	3001      	adds	r0, #1
 8004856:	d103      	bne.n	8004860 <_printf_common+0xb0>
 8004858:	f04f 30ff 	mov.w	r0, #4294967295
 800485c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004860:	3501      	adds	r5, #1
 8004862:	e7c4      	b.n	80047ee <_printf_common+0x3e>
 8004864:	2030      	movs	r0, #48	; 0x30
 8004866:	18e1      	adds	r1, r4, r3
 8004868:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800486c:	1c5a      	adds	r2, r3, #1
 800486e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004872:	4422      	add	r2, r4
 8004874:	3302      	adds	r3, #2
 8004876:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800487a:	e7c5      	b.n	8004808 <_printf_common+0x58>
 800487c:	2301      	movs	r3, #1
 800487e:	4622      	mov	r2, r4
 8004880:	4649      	mov	r1, r9
 8004882:	4638      	mov	r0, r7
 8004884:	47c0      	blx	r8
 8004886:	3001      	adds	r0, #1
 8004888:	d0e6      	beq.n	8004858 <_printf_common+0xa8>
 800488a:	3601      	adds	r6, #1
 800488c:	e7d9      	b.n	8004842 <_printf_common+0x92>
	...

08004890 <_printf_i>:
 8004890:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004894:	460c      	mov	r4, r1
 8004896:	7e27      	ldrb	r7, [r4, #24]
 8004898:	4691      	mov	r9, r2
 800489a:	2f78      	cmp	r7, #120	; 0x78
 800489c:	4680      	mov	r8, r0
 800489e:	469a      	mov	sl, r3
 80048a0:	990c      	ldr	r1, [sp, #48]	; 0x30
 80048a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80048a6:	d807      	bhi.n	80048b8 <_printf_i+0x28>
 80048a8:	2f62      	cmp	r7, #98	; 0x62
 80048aa:	d80a      	bhi.n	80048c2 <_printf_i+0x32>
 80048ac:	2f00      	cmp	r7, #0
 80048ae:	f000 80d9 	beq.w	8004a64 <_printf_i+0x1d4>
 80048b2:	2f58      	cmp	r7, #88	; 0x58
 80048b4:	f000 80a4 	beq.w	8004a00 <_printf_i+0x170>
 80048b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80048bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80048c0:	e03a      	b.n	8004938 <_printf_i+0xa8>
 80048c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80048c6:	2b15      	cmp	r3, #21
 80048c8:	d8f6      	bhi.n	80048b8 <_printf_i+0x28>
 80048ca:	a001      	add	r0, pc, #4	; (adr r0, 80048d0 <_printf_i+0x40>)
 80048cc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80048d0:	08004929 	.word	0x08004929
 80048d4:	0800493d 	.word	0x0800493d
 80048d8:	080048b9 	.word	0x080048b9
 80048dc:	080048b9 	.word	0x080048b9
 80048e0:	080048b9 	.word	0x080048b9
 80048e4:	080048b9 	.word	0x080048b9
 80048e8:	0800493d 	.word	0x0800493d
 80048ec:	080048b9 	.word	0x080048b9
 80048f0:	080048b9 	.word	0x080048b9
 80048f4:	080048b9 	.word	0x080048b9
 80048f8:	080048b9 	.word	0x080048b9
 80048fc:	08004a4b 	.word	0x08004a4b
 8004900:	0800496d 	.word	0x0800496d
 8004904:	08004a2d 	.word	0x08004a2d
 8004908:	080048b9 	.word	0x080048b9
 800490c:	080048b9 	.word	0x080048b9
 8004910:	08004a6d 	.word	0x08004a6d
 8004914:	080048b9 	.word	0x080048b9
 8004918:	0800496d 	.word	0x0800496d
 800491c:	080048b9 	.word	0x080048b9
 8004920:	080048b9 	.word	0x080048b9
 8004924:	08004a35 	.word	0x08004a35
 8004928:	680b      	ldr	r3, [r1, #0]
 800492a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800492e:	1d1a      	adds	r2, r3, #4
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	600a      	str	r2, [r1, #0]
 8004934:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004938:	2301      	movs	r3, #1
 800493a:	e0a4      	b.n	8004a86 <_printf_i+0x1f6>
 800493c:	6825      	ldr	r5, [r4, #0]
 800493e:	6808      	ldr	r0, [r1, #0]
 8004940:	062e      	lsls	r6, r5, #24
 8004942:	f100 0304 	add.w	r3, r0, #4
 8004946:	d50a      	bpl.n	800495e <_printf_i+0xce>
 8004948:	6805      	ldr	r5, [r0, #0]
 800494a:	600b      	str	r3, [r1, #0]
 800494c:	2d00      	cmp	r5, #0
 800494e:	da03      	bge.n	8004958 <_printf_i+0xc8>
 8004950:	232d      	movs	r3, #45	; 0x2d
 8004952:	426d      	negs	r5, r5
 8004954:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004958:	230a      	movs	r3, #10
 800495a:	485e      	ldr	r0, [pc, #376]	; (8004ad4 <_printf_i+0x244>)
 800495c:	e019      	b.n	8004992 <_printf_i+0x102>
 800495e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004962:	6805      	ldr	r5, [r0, #0]
 8004964:	600b      	str	r3, [r1, #0]
 8004966:	bf18      	it	ne
 8004968:	b22d      	sxthne	r5, r5
 800496a:	e7ef      	b.n	800494c <_printf_i+0xbc>
 800496c:	680b      	ldr	r3, [r1, #0]
 800496e:	6825      	ldr	r5, [r4, #0]
 8004970:	1d18      	adds	r0, r3, #4
 8004972:	6008      	str	r0, [r1, #0]
 8004974:	0628      	lsls	r0, r5, #24
 8004976:	d501      	bpl.n	800497c <_printf_i+0xec>
 8004978:	681d      	ldr	r5, [r3, #0]
 800497a:	e002      	b.n	8004982 <_printf_i+0xf2>
 800497c:	0669      	lsls	r1, r5, #25
 800497e:	d5fb      	bpl.n	8004978 <_printf_i+0xe8>
 8004980:	881d      	ldrh	r5, [r3, #0]
 8004982:	2f6f      	cmp	r7, #111	; 0x6f
 8004984:	bf0c      	ite	eq
 8004986:	2308      	moveq	r3, #8
 8004988:	230a      	movne	r3, #10
 800498a:	4852      	ldr	r0, [pc, #328]	; (8004ad4 <_printf_i+0x244>)
 800498c:	2100      	movs	r1, #0
 800498e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004992:	6866      	ldr	r6, [r4, #4]
 8004994:	2e00      	cmp	r6, #0
 8004996:	bfa8      	it	ge
 8004998:	6821      	ldrge	r1, [r4, #0]
 800499a:	60a6      	str	r6, [r4, #8]
 800499c:	bfa4      	itt	ge
 800499e:	f021 0104 	bicge.w	r1, r1, #4
 80049a2:	6021      	strge	r1, [r4, #0]
 80049a4:	b90d      	cbnz	r5, 80049aa <_printf_i+0x11a>
 80049a6:	2e00      	cmp	r6, #0
 80049a8:	d04d      	beq.n	8004a46 <_printf_i+0x1b6>
 80049aa:	4616      	mov	r6, r2
 80049ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80049b0:	fb03 5711 	mls	r7, r3, r1, r5
 80049b4:	5dc7      	ldrb	r7, [r0, r7]
 80049b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80049ba:	462f      	mov	r7, r5
 80049bc:	42bb      	cmp	r3, r7
 80049be:	460d      	mov	r5, r1
 80049c0:	d9f4      	bls.n	80049ac <_printf_i+0x11c>
 80049c2:	2b08      	cmp	r3, #8
 80049c4:	d10b      	bne.n	80049de <_printf_i+0x14e>
 80049c6:	6823      	ldr	r3, [r4, #0]
 80049c8:	07df      	lsls	r7, r3, #31
 80049ca:	d508      	bpl.n	80049de <_printf_i+0x14e>
 80049cc:	6923      	ldr	r3, [r4, #16]
 80049ce:	6861      	ldr	r1, [r4, #4]
 80049d0:	4299      	cmp	r1, r3
 80049d2:	bfde      	ittt	le
 80049d4:	2330      	movle	r3, #48	; 0x30
 80049d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80049da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80049de:	1b92      	subs	r2, r2, r6
 80049e0:	6122      	str	r2, [r4, #16]
 80049e2:	464b      	mov	r3, r9
 80049e4:	4621      	mov	r1, r4
 80049e6:	4640      	mov	r0, r8
 80049e8:	f8cd a000 	str.w	sl, [sp]
 80049ec:	aa03      	add	r2, sp, #12
 80049ee:	f7ff fedf 	bl	80047b0 <_printf_common>
 80049f2:	3001      	adds	r0, #1
 80049f4:	d14c      	bne.n	8004a90 <_printf_i+0x200>
 80049f6:	f04f 30ff 	mov.w	r0, #4294967295
 80049fa:	b004      	add	sp, #16
 80049fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a00:	4834      	ldr	r0, [pc, #208]	; (8004ad4 <_printf_i+0x244>)
 8004a02:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004a06:	680e      	ldr	r6, [r1, #0]
 8004a08:	6823      	ldr	r3, [r4, #0]
 8004a0a:	f856 5b04 	ldr.w	r5, [r6], #4
 8004a0e:	061f      	lsls	r7, r3, #24
 8004a10:	600e      	str	r6, [r1, #0]
 8004a12:	d514      	bpl.n	8004a3e <_printf_i+0x1ae>
 8004a14:	07d9      	lsls	r1, r3, #31
 8004a16:	bf44      	itt	mi
 8004a18:	f043 0320 	orrmi.w	r3, r3, #32
 8004a1c:	6023      	strmi	r3, [r4, #0]
 8004a1e:	b91d      	cbnz	r5, 8004a28 <_printf_i+0x198>
 8004a20:	6823      	ldr	r3, [r4, #0]
 8004a22:	f023 0320 	bic.w	r3, r3, #32
 8004a26:	6023      	str	r3, [r4, #0]
 8004a28:	2310      	movs	r3, #16
 8004a2a:	e7af      	b.n	800498c <_printf_i+0xfc>
 8004a2c:	6823      	ldr	r3, [r4, #0]
 8004a2e:	f043 0320 	orr.w	r3, r3, #32
 8004a32:	6023      	str	r3, [r4, #0]
 8004a34:	2378      	movs	r3, #120	; 0x78
 8004a36:	4828      	ldr	r0, [pc, #160]	; (8004ad8 <_printf_i+0x248>)
 8004a38:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a3c:	e7e3      	b.n	8004a06 <_printf_i+0x176>
 8004a3e:	065e      	lsls	r6, r3, #25
 8004a40:	bf48      	it	mi
 8004a42:	b2ad      	uxthmi	r5, r5
 8004a44:	e7e6      	b.n	8004a14 <_printf_i+0x184>
 8004a46:	4616      	mov	r6, r2
 8004a48:	e7bb      	b.n	80049c2 <_printf_i+0x132>
 8004a4a:	680b      	ldr	r3, [r1, #0]
 8004a4c:	6826      	ldr	r6, [r4, #0]
 8004a4e:	1d1d      	adds	r5, r3, #4
 8004a50:	6960      	ldr	r0, [r4, #20]
 8004a52:	600d      	str	r5, [r1, #0]
 8004a54:	0635      	lsls	r5, r6, #24
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	d501      	bpl.n	8004a5e <_printf_i+0x1ce>
 8004a5a:	6018      	str	r0, [r3, #0]
 8004a5c:	e002      	b.n	8004a64 <_printf_i+0x1d4>
 8004a5e:	0671      	lsls	r1, r6, #25
 8004a60:	d5fb      	bpl.n	8004a5a <_printf_i+0x1ca>
 8004a62:	8018      	strh	r0, [r3, #0]
 8004a64:	2300      	movs	r3, #0
 8004a66:	4616      	mov	r6, r2
 8004a68:	6123      	str	r3, [r4, #16]
 8004a6a:	e7ba      	b.n	80049e2 <_printf_i+0x152>
 8004a6c:	680b      	ldr	r3, [r1, #0]
 8004a6e:	1d1a      	adds	r2, r3, #4
 8004a70:	600a      	str	r2, [r1, #0]
 8004a72:	681e      	ldr	r6, [r3, #0]
 8004a74:	2100      	movs	r1, #0
 8004a76:	4630      	mov	r0, r6
 8004a78:	6862      	ldr	r2, [r4, #4]
 8004a7a:	f000 f82f 	bl	8004adc <memchr>
 8004a7e:	b108      	cbz	r0, 8004a84 <_printf_i+0x1f4>
 8004a80:	1b80      	subs	r0, r0, r6
 8004a82:	6060      	str	r0, [r4, #4]
 8004a84:	6863      	ldr	r3, [r4, #4]
 8004a86:	6123      	str	r3, [r4, #16]
 8004a88:	2300      	movs	r3, #0
 8004a8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a8e:	e7a8      	b.n	80049e2 <_printf_i+0x152>
 8004a90:	4632      	mov	r2, r6
 8004a92:	4649      	mov	r1, r9
 8004a94:	4640      	mov	r0, r8
 8004a96:	6923      	ldr	r3, [r4, #16]
 8004a98:	47d0      	blx	sl
 8004a9a:	3001      	adds	r0, #1
 8004a9c:	d0ab      	beq.n	80049f6 <_printf_i+0x166>
 8004a9e:	6823      	ldr	r3, [r4, #0]
 8004aa0:	079b      	lsls	r3, r3, #30
 8004aa2:	d413      	bmi.n	8004acc <_printf_i+0x23c>
 8004aa4:	68e0      	ldr	r0, [r4, #12]
 8004aa6:	9b03      	ldr	r3, [sp, #12]
 8004aa8:	4298      	cmp	r0, r3
 8004aaa:	bfb8      	it	lt
 8004aac:	4618      	movlt	r0, r3
 8004aae:	e7a4      	b.n	80049fa <_printf_i+0x16a>
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	4632      	mov	r2, r6
 8004ab4:	4649      	mov	r1, r9
 8004ab6:	4640      	mov	r0, r8
 8004ab8:	47d0      	blx	sl
 8004aba:	3001      	adds	r0, #1
 8004abc:	d09b      	beq.n	80049f6 <_printf_i+0x166>
 8004abe:	3501      	adds	r5, #1
 8004ac0:	68e3      	ldr	r3, [r4, #12]
 8004ac2:	9903      	ldr	r1, [sp, #12]
 8004ac4:	1a5b      	subs	r3, r3, r1
 8004ac6:	42ab      	cmp	r3, r5
 8004ac8:	dcf2      	bgt.n	8004ab0 <_printf_i+0x220>
 8004aca:	e7eb      	b.n	8004aa4 <_printf_i+0x214>
 8004acc:	2500      	movs	r5, #0
 8004ace:	f104 0619 	add.w	r6, r4, #25
 8004ad2:	e7f5      	b.n	8004ac0 <_printf_i+0x230>
 8004ad4:	08004dbf 	.word	0x08004dbf
 8004ad8:	08004dd0 	.word	0x08004dd0

08004adc <memchr>:
 8004adc:	4603      	mov	r3, r0
 8004ade:	b510      	push	{r4, lr}
 8004ae0:	b2c9      	uxtb	r1, r1
 8004ae2:	4402      	add	r2, r0
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	d101      	bne.n	8004aee <memchr+0x12>
 8004aea:	2000      	movs	r0, #0
 8004aec:	e003      	b.n	8004af6 <memchr+0x1a>
 8004aee:	7804      	ldrb	r4, [r0, #0]
 8004af0:	3301      	adds	r3, #1
 8004af2:	428c      	cmp	r4, r1
 8004af4:	d1f6      	bne.n	8004ae4 <memchr+0x8>
 8004af6:	bd10      	pop	{r4, pc}

08004af8 <memcpy>:
 8004af8:	440a      	add	r2, r1
 8004afa:	4291      	cmp	r1, r2
 8004afc:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b00:	d100      	bne.n	8004b04 <memcpy+0xc>
 8004b02:	4770      	bx	lr
 8004b04:	b510      	push	{r4, lr}
 8004b06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b0a:	4291      	cmp	r1, r2
 8004b0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b10:	d1f9      	bne.n	8004b06 <memcpy+0xe>
 8004b12:	bd10      	pop	{r4, pc}

08004b14 <memmove>:
 8004b14:	4288      	cmp	r0, r1
 8004b16:	b510      	push	{r4, lr}
 8004b18:	eb01 0402 	add.w	r4, r1, r2
 8004b1c:	d902      	bls.n	8004b24 <memmove+0x10>
 8004b1e:	4284      	cmp	r4, r0
 8004b20:	4623      	mov	r3, r4
 8004b22:	d807      	bhi.n	8004b34 <memmove+0x20>
 8004b24:	1e43      	subs	r3, r0, #1
 8004b26:	42a1      	cmp	r1, r4
 8004b28:	d008      	beq.n	8004b3c <memmove+0x28>
 8004b2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004b32:	e7f8      	b.n	8004b26 <memmove+0x12>
 8004b34:	4601      	mov	r1, r0
 8004b36:	4402      	add	r2, r0
 8004b38:	428a      	cmp	r2, r1
 8004b3a:	d100      	bne.n	8004b3e <memmove+0x2a>
 8004b3c:	bd10      	pop	{r4, pc}
 8004b3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004b42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004b46:	e7f7      	b.n	8004b38 <memmove+0x24>

08004b48 <_free_r>:
 8004b48:	b538      	push	{r3, r4, r5, lr}
 8004b4a:	4605      	mov	r5, r0
 8004b4c:	2900      	cmp	r1, #0
 8004b4e:	d043      	beq.n	8004bd8 <_free_r+0x90>
 8004b50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b54:	1f0c      	subs	r4, r1, #4
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	bfb8      	it	lt
 8004b5a:	18e4      	addlt	r4, r4, r3
 8004b5c:	f000 f8d0 	bl	8004d00 <__malloc_lock>
 8004b60:	4a1e      	ldr	r2, [pc, #120]	; (8004bdc <_free_r+0x94>)
 8004b62:	6813      	ldr	r3, [r2, #0]
 8004b64:	4610      	mov	r0, r2
 8004b66:	b933      	cbnz	r3, 8004b76 <_free_r+0x2e>
 8004b68:	6063      	str	r3, [r4, #4]
 8004b6a:	6014      	str	r4, [r2, #0]
 8004b6c:	4628      	mov	r0, r5
 8004b6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b72:	f000 b8cb 	b.w	8004d0c <__malloc_unlock>
 8004b76:	42a3      	cmp	r3, r4
 8004b78:	d90a      	bls.n	8004b90 <_free_r+0x48>
 8004b7a:	6821      	ldr	r1, [r4, #0]
 8004b7c:	1862      	adds	r2, r4, r1
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	bf01      	itttt	eq
 8004b82:	681a      	ldreq	r2, [r3, #0]
 8004b84:	685b      	ldreq	r3, [r3, #4]
 8004b86:	1852      	addeq	r2, r2, r1
 8004b88:	6022      	streq	r2, [r4, #0]
 8004b8a:	6063      	str	r3, [r4, #4]
 8004b8c:	6004      	str	r4, [r0, #0]
 8004b8e:	e7ed      	b.n	8004b6c <_free_r+0x24>
 8004b90:	461a      	mov	r2, r3
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	b10b      	cbz	r3, 8004b9a <_free_r+0x52>
 8004b96:	42a3      	cmp	r3, r4
 8004b98:	d9fa      	bls.n	8004b90 <_free_r+0x48>
 8004b9a:	6811      	ldr	r1, [r2, #0]
 8004b9c:	1850      	adds	r0, r2, r1
 8004b9e:	42a0      	cmp	r0, r4
 8004ba0:	d10b      	bne.n	8004bba <_free_r+0x72>
 8004ba2:	6820      	ldr	r0, [r4, #0]
 8004ba4:	4401      	add	r1, r0
 8004ba6:	1850      	adds	r0, r2, r1
 8004ba8:	4283      	cmp	r3, r0
 8004baa:	6011      	str	r1, [r2, #0]
 8004bac:	d1de      	bne.n	8004b6c <_free_r+0x24>
 8004bae:	6818      	ldr	r0, [r3, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	4401      	add	r1, r0
 8004bb4:	6011      	str	r1, [r2, #0]
 8004bb6:	6053      	str	r3, [r2, #4]
 8004bb8:	e7d8      	b.n	8004b6c <_free_r+0x24>
 8004bba:	d902      	bls.n	8004bc2 <_free_r+0x7a>
 8004bbc:	230c      	movs	r3, #12
 8004bbe:	602b      	str	r3, [r5, #0]
 8004bc0:	e7d4      	b.n	8004b6c <_free_r+0x24>
 8004bc2:	6820      	ldr	r0, [r4, #0]
 8004bc4:	1821      	adds	r1, r4, r0
 8004bc6:	428b      	cmp	r3, r1
 8004bc8:	bf01      	itttt	eq
 8004bca:	6819      	ldreq	r1, [r3, #0]
 8004bcc:	685b      	ldreq	r3, [r3, #4]
 8004bce:	1809      	addeq	r1, r1, r0
 8004bd0:	6021      	streq	r1, [r4, #0]
 8004bd2:	6063      	str	r3, [r4, #4]
 8004bd4:	6054      	str	r4, [r2, #4]
 8004bd6:	e7c9      	b.n	8004b6c <_free_r+0x24>
 8004bd8:	bd38      	pop	{r3, r4, r5, pc}
 8004bda:	bf00      	nop
 8004bdc:	200000ec 	.word	0x200000ec

08004be0 <_malloc_r>:
 8004be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004be2:	1ccd      	adds	r5, r1, #3
 8004be4:	f025 0503 	bic.w	r5, r5, #3
 8004be8:	3508      	adds	r5, #8
 8004bea:	2d0c      	cmp	r5, #12
 8004bec:	bf38      	it	cc
 8004bee:	250c      	movcc	r5, #12
 8004bf0:	2d00      	cmp	r5, #0
 8004bf2:	4606      	mov	r6, r0
 8004bf4:	db01      	blt.n	8004bfa <_malloc_r+0x1a>
 8004bf6:	42a9      	cmp	r1, r5
 8004bf8:	d903      	bls.n	8004c02 <_malloc_r+0x22>
 8004bfa:	230c      	movs	r3, #12
 8004bfc:	6033      	str	r3, [r6, #0]
 8004bfe:	2000      	movs	r0, #0
 8004c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c02:	f000 f87d 	bl	8004d00 <__malloc_lock>
 8004c06:	4921      	ldr	r1, [pc, #132]	; (8004c8c <_malloc_r+0xac>)
 8004c08:	680a      	ldr	r2, [r1, #0]
 8004c0a:	4614      	mov	r4, r2
 8004c0c:	b99c      	cbnz	r4, 8004c36 <_malloc_r+0x56>
 8004c0e:	4f20      	ldr	r7, [pc, #128]	; (8004c90 <_malloc_r+0xb0>)
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	b923      	cbnz	r3, 8004c1e <_malloc_r+0x3e>
 8004c14:	4621      	mov	r1, r4
 8004c16:	4630      	mov	r0, r6
 8004c18:	f000 f862 	bl	8004ce0 <_sbrk_r>
 8004c1c:	6038      	str	r0, [r7, #0]
 8004c1e:	4629      	mov	r1, r5
 8004c20:	4630      	mov	r0, r6
 8004c22:	f000 f85d 	bl	8004ce0 <_sbrk_r>
 8004c26:	1c43      	adds	r3, r0, #1
 8004c28:	d123      	bne.n	8004c72 <_malloc_r+0x92>
 8004c2a:	230c      	movs	r3, #12
 8004c2c:	4630      	mov	r0, r6
 8004c2e:	6033      	str	r3, [r6, #0]
 8004c30:	f000 f86c 	bl	8004d0c <__malloc_unlock>
 8004c34:	e7e3      	b.n	8004bfe <_malloc_r+0x1e>
 8004c36:	6823      	ldr	r3, [r4, #0]
 8004c38:	1b5b      	subs	r3, r3, r5
 8004c3a:	d417      	bmi.n	8004c6c <_malloc_r+0x8c>
 8004c3c:	2b0b      	cmp	r3, #11
 8004c3e:	d903      	bls.n	8004c48 <_malloc_r+0x68>
 8004c40:	6023      	str	r3, [r4, #0]
 8004c42:	441c      	add	r4, r3
 8004c44:	6025      	str	r5, [r4, #0]
 8004c46:	e004      	b.n	8004c52 <_malloc_r+0x72>
 8004c48:	6863      	ldr	r3, [r4, #4]
 8004c4a:	42a2      	cmp	r2, r4
 8004c4c:	bf0c      	ite	eq
 8004c4e:	600b      	streq	r3, [r1, #0]
 8004c50:	6053      	strne	r3, [r2, #4]
 8004c52:	4630      	mov	r0, r6
 8004c54:	f000 f85a 	bl	8004d0c <__malloc_unlock>
 8004c58:	f104 000b 	add.w	r0, r4, #11
 8004c5c:	1d23      	adds	r3, r4, #4
 8004c5e:	f020 0007 	bic.w	r0, r0, #7
 8004c62:	1ac2      	subs	r2, r0, r3
 8004c64:	d0cc      	beq.n	8004c00 <_malloc_r+0x20>
 8004c66:	1a1b      	subs	r3, r3, r0
 8004c68:	50a3      	str	r3, [r4, r2]
 8004c6a:	e7c9      	b.n	8004c00 <_malloc_r+0x20>
 8004c6c:	4622      	mov	r2, r4
 8004c6e:	6864      	ldr	r4, [r4, #4]
 8004c70:	e7cc      	b.n	8004c0c <_malloc_r+0x2c>
 8004c72:	1cc4      	adds	r4, r0, #3
 8004c74:	f024 0403 	bic.w	r4, r4, #3
 8004c78:	42a0      	cmp	r0, r4
 8004c7a:	d0e3      	beq.n	8004c44 <_malloc_r+0x64>
 8004c7c:	1a21      	subs	r1, r4, r0
 8004c7e:	4630      	mov	r0, r6
 8004c80:	f000 f82e 	bl	8004ce0 <_sbrk_r>
 8004c84:	3001      	adds	r0, #1
 8004c86:	d1dd      	bne.n	8004c44 <_malloc_r+0x64>
 8004c88:	e7cf      	b.n	8004c2a <_malloc_r+0x4a>
 8004c8a:	bf00      	nop
 8004c8c:	200000ec 	.word	0x200000ec
 8004c90:	200000f0 	.word	0x200000f0

08004c94 <_realloc_r>:
 8004c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c96:	4607      	mov	r7, r0
 8004c98:	4614      	mov	r4, r2
 8004c9a:	460e      	mov	r6, r1
 8004c9c:	b921      	cbnz	r1, 8004ca8 <_realloc_r+0x14>
 8004c9e:	4611      	mov	r1, r2
 8004ca0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004ca4:	f7ff bf9c 	b.w	8004be0 <_malloc_r>
 8004ca8:	b922      	cbnz	r2, 8004cb4 <_realloc_r+0x20>
 8004caa:	f7ff ff4d 	bl	8004b48 <_free_r>
 8004cae:	4625      	mov	r5, r4
 8004cb0:	4628      	mov	r0, r5
 8004cb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004cb4:	f000 f830 	bl	8004d18 <_malloc_usable_size_r>
 8004cb8:	42a0      	cmp	r0, r4
 8004cba:	d20f      	bcs.n	8004cdc <_realloc_r+0x48>
 8004cbc:	4621      	mov	r1, r4
 8004cbe:	4638      	mov	r0, r7
 8004cc0:	f7ff ff8e 	bl	8004be0 <_malloc_r>
 8004cc4:	4605      	mov	r5, r0
 8004cc6:	2800      	cmp	r0, #0
 8004cc8:	d0f2      	beq.n	8004cb0 <_realloc_r+0x1c>
 8004cca:	4631      	mov	r1, r6
 8004ccc:	4622      	mov	r2, r4
 8004cce:	f7ff ff13 	bl	8004af8 <memcpy>
 8004cd2:	4631      	mov	r1, r6
 8004cd4:	4638      	mov	r0, r7
 8004cd6:	f7ff ff37 	bl	8004b48 <_free_r>
 8004cda:	e7e9      	b.n	8004cb0 <_realloc_r+0x1c>
 8004cdc:	4635      	mov	r5, r6
 8004cde:	e7e7      	b.n	8004cb0 <_realloc_r+0x1c>

08004ce0 <_sbrk_r>:
 8004ce0:	b538      	push	{r3, r4, r5, lr}
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	4d05      	ldr	r5, [pc, #20]	; (8004cfc <_sbrk_r+0x1c>)
 8004ce6:	4604      	mov	r4, r0
 8004ce8:	4608      	mov	r0, r1
 8004cea:	602b      	str	r3, [r5, #0]
 8004cec:	f7fc fb52 	bl	8001394 <_sbrk>
 8004cf0:	1c43      	adds	r3, r0, #1
 8004cf2:	d102      	bne.n	8004cfa <_sbrk_r+0x1a>
 8004cf4:	682b      	ldr	r3, [r5, #0]
 8004cf6:	b103      	cbz	r3, 8004cfa <_sbrk_r+0x1a>
 8004cf8:	6023      	str	r3, [r4, #0]
 8004cfa:	bd38      	pop	{r3, r4, r5, pc}
 8004cfc:	200002e8 	.word	0x200002e8

08004d00 <__malloc_lock>:
 8004d00:	4801      	ldr	r0, [pc, #4]	; (8004d08 <__malloc_lock+0x8>)
 8004d02:	f000 b811 	b.w	8004d28 <__retarget_lock_acquire_recursive>
 8004d06:	bf00      	nop
 8004d08:	200002f0 	.word	0x200002f0

08004d0c <__malloc_unlock>:
 8004d0c:	4801      	ldr	r0, [pc, #4]	; (8004d14 <__malloc_unlock+0x8>)
 8004d0e:	f000 b80c 	b.w	8004d2a <__retarget_lock_release_recursive>
 8004d12:	bf00      	nop
 8004d14:	200002f0 	.word	0x200002f0

08004d18 <_malloc_usable_size_r>:
 8004d18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d1c:	1f18      	subs	r0, r3, #4
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	bfbc      	itt	lt
 8004d22:	580b      	ldrlt	r3, [r1, r0]
 8004d24:	18c0      	addlt	r0, r0, r3
 8004d26:	4770      	bx	lr

08004d28 <__retarget_lock_acquire_recursive>:
 8004d28:	4770      	bx	lr

08004d2a <__retarget_lock_release_recursive>:
 8004d2a:	4770      	bx	lr

08004d2c <_init>:
 8004d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d2e:	bf00      	nop
 8004d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d32:	bc08      	pop	{r3}
 8004d34:	469e      	mov	lr, r3
 8004d36:	4770      	bx	lr

08004d38 <_fini>:
 8004d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d3a:	bf00      	nop
 8004d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d3e:	bc08      	pop	{r3}
 8004d40:	469e      	mov	lr, r3
 8004d42:	4770      	bx	lr
