

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-a513576454652bb9ff570b490c6e5cd62c467387_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                         22.4MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        4 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             3 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
c65e6548654418f77e29b813d099aa62  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp "
Parsing file _cuobjdump_complete_output_bOykp0
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PKiS0_PKfPbPfS4_i : hostFun 0x0x401f7d, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z16initializeArraysPbPfS0_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16initializeArraysPbPfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:40) @%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x088 (_1.ptx:46) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x090 (_1.ptx:47) bra.uni BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (_1.ptx:61) mov.u16 %rs1, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0d8 (_1.ptx:58) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16initializeArraysPbPfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x190 (_1.ptx:106) @%p1 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c0 (_1.ptx:113) @%p2 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x208 (_1.ptx:123) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (_1.ptx:128) setp.ge.s32%p4, %r19, %r18;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x220 (_1.ptx:129) @%p4 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_1.ptx:156) @%p5 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:158) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (_1.ptx:160) @%p6 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PKiS0_PKfPbPfS4_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x340 (_1.ptx:193) @%p1 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:218) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x398 (_1.ptx:205) @%p2 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d0 (_1.ptx:215) st.global.f32 [%rd3], %f4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_SL3LnI"
Running: cat _ptx_SL3LnI | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_dfEemq
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_dfEemq --output-file  /dev/null 2> _ptx_SL3LnIinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' : regs=14, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z16initializeArraysPbPfS0_ii' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' : regs=12, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_SL3LnI _ptx2_dfEemq _ptx_SL3LnIinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel1PKiS0_PKfPbPfS4_ii : hostFun 0x0x401da9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16initializeArraysPbPfS0_ii : hostFun 0x0x401bc3, fat_cubin_handle = 1

GPGPU-Sim PTX: cudaLaunch for 0x0x401bc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z16initializeArraysPbPfS0_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16initializeArraysPbPfS0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1111402
gpu_sim_insn = 27262977
gpu_ipc =      24.5303
gpu_tot_sim_cycle = 1333552
gpu_tot_sim_insn = 27262977
gpu_tot_ipc =      20.4439
gpu_tot_issued_cta = 65536
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 453
partiton_reqs_in_parallel = 24107533
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.6911
partiton_level_parallism_total  =      18.0777
partiton_reqs_in_parallel_util = 24107533
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1110683
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.7051
partiton_level_parallism_util_total  =      21.7051
partiton_replys_in_parallel = 196723
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.7772 GB/Sec
L2_BW_total  =      13.9824 GB/Sec
gpu_total_sim_rate=29473

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 983046
	L1I_total_cache_misses = 2688
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 327680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 325888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 980358
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 327680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 983046
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2520, 2392, 2358, 2358, 2423, 2392, 2488, 2361, 2421, 2355, 2393, 2328, 2425, 2300, 2361, 2262, 2456, 2267, 2325, 2229, 2361, 2327, 2325, 2234, 2263, 2267, 2359, 2235, 2357, 2201, 2326, 2167, 
gpgpu_n_tot_thrd_icount = 58720544
gpgpu_n_tot_w_icount = 1835017
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 196611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5242880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:223324	W0_Idle:59214129	W0_Scoreboard:1217177	W1:9	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:1834999	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058744 {40:65539,72:131072,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572888 {8:196611,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 2075 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1333551 
mrq_lat_table:20695 	2424 	3686 	9232 	16037 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4861 	42815 	130898 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35313 	8886 	7605 	4853 	74643 	42239 	16109 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73340 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	137 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 47.848484 40.410255 30.529411 33.847828 38.174999 40.131580 37.365852 34.022221 38.250000 40.394737 52.275864 52.103447 42.764706 40.333332 35.659092 39.150002 
dram[1]: 44.885715 46.470589 31.755102 36.255814 40.342106 41.432434 35.511627 33.955555 36.452381 38.349998 50.233334 50.166668 42.794117 50.068966 37.261906 35.568180 
dram[2]: 42.621620 40.179485 31.795918 33.847828 38.275002 38.099998 34.066666 36.380951 39.384617 39.256409 45.636364 47.093750 40.416668 41.514286 34.666668 37.309525 
dram[3]: 42.675674 36.627907 31.755102 34.488888 40.210526 41.270271 34.772728 36.428570 39.230770 40.315788 53.571430 50.200001 40.388889 41.485714 38.170731 35.590908 
dram[4]: 46.441177 43.694443 34.511112 31.755102 38.349998 37.365852 38.150002 32.595745 43.799999 40.368420 48.354839 53.678570 41.457142 42.794117 35.727272 33.446808 
dram[5]: 39.325001 39.400002 28.685184 32.416668 41.324326 35.604652 31.265306 34.840908 41.378380 40.289474 50.166668 47.062500 42.735294 41.428570 36.511627 35.636364 
dram[6]: 40.256409 38.512196 29.903847 33.695652 40.157894 38.200001 33.108696 35.674419 42.611111 41.297298 48.451614 53.642857 40.277779 40.333332 35.681820 35.681820 
dram[7]: 41.578949 41.526318 34.599998 33.021278 39.051281 41.351353 31.812500 31.204082 40.263157 40.342106 51.758621 45.606060 45.406250 38.289474 37.380951 34.844444 
dram[8]: 40.487179 36.627907 36.162792 33.782608 38.075001 42.555557 28.203703 36.261906 41.162163 41.351353 53.321430 49.799999 39.594593 38.447369 36.534885 37.285713 
dram[9]: 41.605263 41.421051 29.339622 33.804348 39.256409 41.459461 33.326088 31.163265 42.666668 41.513512 53.571430 50.000000 39.567566 37.512821 37.404762 33.340427 
dram[10]: 36.534885 46.558823 34.599998 35.295456 40.184212 37.317074 32.510639 31.224489 38.325001 38.299999 50.200001 50.133335 41.771427 43.029411 35.681820 38.292683 
average row locality = 269464/6960 = 38.716091
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       433       432       424       424       416       416       416       416       416       416       414       414       407       407       427       427 
dram[1]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[2]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[3]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       427       427 
dram[4]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       429 
dram[5]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       428 
dram[6]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[7]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[8]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[9]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[10]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
total reads: 73732
bank skew: 433/407 = 1.06
chip skew: 6705/6700 = 1.00
number of total write accesses:
dram[0]:      1146      1144      1133      1133      1111      1109      1116      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1139      1148      1132      1135      1117      1117      1111      1112      1115      1118      1094      1092      1048      1045      1138      1138 
dram[2]:      1145      1135      1134      1133      1115      1108      1117      1112      1120      1115      1093      1094      1048      1046      1133      1140 
dram[3]:      1147      1143      1133      1129      1112      1111      1114      1114      1114      1116      1087      1093      1047      1045      1138      1139 
dram[4]:      1147      1141      1130      1133      1118      1116      1110      1116      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1141      1144      1126      1133      1113      1115      1116      1117      1115      1115      1092      1093      1046      1043      1141      1140 
dram[6]:      1138      1147      1132      1127      1110      1112      1107      1118      1118      1112      1089      1089      1043      1045      1142      1142 
dram[7]:      1148      1146      1134      1129      1107      1114      1111      1113      1114      1117      1088      1092      1046      1048      1142      1140 
dram[8]:      1147      1143      1132      1131      1107      1116      1107      1107      1107      1114      1080      1081      1057      1053      1143      1138 
dram[9]:      1149      1142      1132      1132      1115      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1139 
dram[10]:      1139      1151      1134      1130      1111      1114      1112      1114      1117      1116      1093      1091      1054      1055      1142      1142 
total reads: 195732
bank skew: 1151/1043 = 1.10
chip skew: 17823/17763 = 1.00
average mf latency per bank:
dram[0]:       1720      1728       739       757      2426      2440      1963      1991       880       898      1750      1751      1611      1619       868       886
dram[1]:       1774      1776       751       758      2432      2400      1981      1985       892       866      1812      1809      1596      1599       881       885
dram[2]:       1764      1781       742       745      2342      2353      2136      2142       863       866      1767      1777      1831      1842       881       876
dram[3]:       1767      1771       738       771      2321      2318      2143      2053       888       886      1784      1785      1823      1830       884       882
dram[4]:       1774      1767       763       750      2541      2534      2067      2062       891       872      1794      1771      1747      1486       919       903
dram[5]:       1768      1769       746       753      2544      2533      2056      2058       883       888      1616      1613      1489      1489       905       924
dram[6]:       1761      1759       747       750      2564      2554      2066      2055       877       876      1606      1613      1480      1481       910       900
dram[7]:       1811      1811       745       744      2571      2554      2266      2259       886       873      1625      1582      1480      1492       912       896
dram[8]:       1786      1624       803       802      2551      2538      2208      2219       863       860      1569      1559      1556      1555       834       833
dram[9]:       1633      1639       799       819      2546      2552      2066      1920       913       914      1574      1567      1569      1561       889       881
dram[10]:       1635      1627       805       724      2444      2440      1906      1909       905       897      1763      1768      1556      1560       878       884
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005745 n_act=624 n_pre=608 n_req=24517 n_rd=26820 n_write=29912 bw_util=0.05498
n_activity=140156 dram_eff=0.8096
bk0: 1732a 2008861i bk1: 1728a 2007917i bk2: 1696a 2010549i bk3: 1696a 2010195i bk4: 1664a 2011077i bk5: 1664a 2011287i bk6: 1664a 2010202i bk7: 1664a 2009814i bk8: 1664a 2011186i bk9: 1664a 2010295i bk10: 1656a 2010267i bk11: 1656a 2010522i bk12: 1628a 2012678i bk13: 1628a 2012121i bk14: 1708a 2009187i bk15: 1708a 2009450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005842 n_act=615 n_pre=599 n_req=24501 n_rd=26808 n_write=29845 bw_util=0.0549
n_activity=139932 dram_eff=0.8097
bk0: 1728a 2009152i bk1: 1728a 2007848i bk2: 1696a 2010773i bk3: 1696a 2010181i bk4: 1664a 2011416i bk5: 1664a 2010732i bk6: 1664a 2009819i bk7: 1664a 2009537i bk8: 1664a 2012005i bk9: 1664a 2010805i bk10: 1652a 2011448i bk11: 1652a 2010977i bk12: 1628a 2012478i bk13: 1628a 2012401i bk14: 1708a 2009469i bk15: 1708a 2008446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92203
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005749 n_act=639 n_pre=623 n_req=24490 n_rd=26808 n_write=29890 bw_util=0.05495
n_activity=139918 dram_eff=0.8104
bk0: 1728a 2007647i bk1: 1728a 2007420i bk2: 1696a 2010189i bk3: 1696a 2010053i bk4: 1664a 2011092i bk5: 1664a 2010749i bk6: 1664a 2009982i bk7: 1664a 2009614i bk8: 1664a 2010465i bk9: 1664a 2010815i bk10: 1652a 2011510i bk11: 1652a 2010961i bk12: 1628a 2013106i bk13: 1628a 2012378i bk14: 1708a 2009422i bk15: 1708a 2009151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91147
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005817 n_act=626 n_pre=610 n_req=24482 n_rd=26800 n_write=29856 bw_util=0.05491
n_activity=139937 dram_eff=0.8097
bk0: 1728a 2008271i bk1: 1728a 2007966i bk2: 1692a 2010772i bk3: 1692a 2010370i bk4: 1664a 2011376i bk5: 1664a 2011007i bk6: 1664a 2009817i bk7: 1664a 2009992i bk8: 1664a 2011837i bk9: 1664a 2011010i bk10: 1652a 2010476i bk11: 1652a 2010268i bk12: 1628a 2012886i bk13: 1628a 2012139i bk14: 1708a 2009081i bk15: 1708a 2008264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005753 n_act=624 n_pre=608 n_req=24504 n_rd=26816 n_write=29908 bw_util=0.05497
n_activity=140150 dram_eff=0.8095
bk0: 1728a 2008360i bk1: 1728a 2008552i bk2: 1692a 2010664i bk3: 1692a 2010020i bk4: 1664a 2012204i bk5: 1664a 2010576i bk6: 1664a 2010184i bk7: 1664a 2008970i bk8: 1664a 2011582i bk9: 1664a 2010840i bk10: 1652a 2010484i bk11: 1652a 2010889i bk12: 1628a 2012985i bk13: 1628a 2012188i bk14: 1716a 2009241i bk15: 1716a 2008464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9244
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005735 n_act=648 n_pre=632 n_req=24493 n_rd=26812 n_write=29882 bw_util=0.05494
n_activity=140002 dram_eff=0.8099
bk0: 1728a 2007892i bk1: 1728a 2007270i bk2: 1692a 2010642i bk3: 1692a 2010021i bk4: 1664a 2011306i bk5: 1664a 2010513i bk6: 1664a 2009714i bk7: 1664a 2009193i bk8: 1664a 2011231i bk9: 1664a 2010350i bk10: 1652a 2011464i bk11: 1652a 2010433i bk12: 1628a 2012026i bk13: 1628a 2011595i bk14: 1716a 2008909i bk15: 1712a 2008566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91912
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005786 n_act=637 n_pre=621 n_req=24473 n_rd=26808 n_write=29857 bw_util=0.05492
n_activity=139673 dram_eff=0.8114
bk0: 1728a 2008291i bk1: 1728a 2007187i bk2: 1692a 2009737i bk3: 1692a 2010365i bk4: 1664a 2011450i bk5: 1664a 2010619i bk6: 1664a 2009942i bk7: 1664a 2009202i bk8: 1664a 2010809i bk9: 1664a 2010350i bk10: 1652a 2010921i bk11: 1652a 2011122i bk12: 1628a 2012321i bk13: 1628a 2011491i bk14: 1712a 2008804i bk15: 1712a 2008724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91326
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005730 n_act=636 n_pre=620 n_req=24491 n_rd=26808 n_write=29915 bw_util=0.05497
n_activity=139864 dram_eff=0.8111
bk0: 1728a 2007859i bk1: 1728a 2007538i bk2: 1692a 2010616i bk3: 1692a 2009344i bk4: 1664a 2011172i bk5: 1664a 2010913i bk6: 1664a 2008639i bk7: 1664a 2009587i bk8: 1664a 2010689i bk9: 1664a 2010150i bk10: 1652a 2010891i bk11: 1652a 2010257i bk12: 1628a 2012167i bk13: 1628a 2011367i bk14: 1712a 2009085i bk15: 1712a 2008271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91993
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005811 n_act=635 n_pre=619 n_req=24467 n_rd=26816 n_write=29828 bw_util=0.0549
n_activity=139385 dram_eff=0.8128
bk0: 1728a 2007545i bk1: 1728a 2007442i bk2: 1692a 2010865i bk3: 1692a 2009859i bk4: 1664a 2010888i bk5: 1664a 2010274i bk6: 1664a 2009912i bk7: 1664a 2009308i bk8: 1664a 2011096i bk9: 1664a 2010466i bk10: 1652a 2010024i bk11: 1652a 2010193i bk12: 1632a 2011545i bk13: 1632a 2011779i bk14: 1712a 2009479i bk15: 1712a 2008404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89682
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005696 n_act=642 n_pre=626 n_req=24527 n_rd=26816 n_write=29929 bw_util=0.05499
n_activity=139886 dram_eff=0.8113
bk0: 1728a 2007627i bk1: 1728a 2007261i bk2: 1692a 2009805i bk3: 1692a 2009874i bk4: 1664a 2011555i bk5: 1664a 2010836i bk6: 1664a 2009056i bk7: 1664a 2009090i bk8: 1664a 2010714i bk9: 1664a 2010042i bk10: 1652a 2010724i bk11: 1652a 2010514i bk12: 1632a 2011745i bk13: 1632a 2011542i bk14: 1712a 2009280i bk15: 1712a 2008843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91095
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005743 n_act=635 n_pre=619 n_req=24519 n_rd=26816 n_write=29896 bw_util=0.05496
n_activity=139576 dram_eff=0.8126
bk0: 1728a 2007962i bk1: 1728a 2008215i bk2: 1692a 2010721i bk3: 1692a 2010236i bk4: 1664a 2011758i bk5: 1664a 2011150i bk6: 1664a 2008819i bk7: 1664a 2008005i bk8: 1664a 2010639i bk9: 1664a 2010072i bk10: 1652a 2010376i bk11: 1652a 2009541i bk12: 1632a 2011864i bk13: 1632a 2011234i bk14: 1712a 2009354i bk15: 1712a 2008540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8970, Miss = 3353, Miss_rate = 0.374, Pending_hits = 5545, Reservation_fails = 136
L2_cache_bank[1]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 214
L2_cache_bank[2]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 190
L2_cache_bank[3]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5521, Reservation_fails = 196
L2_cache_bank[4]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5513, Reservation_fails = 164
L2_cache_bank[5]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5489, Reservation_fails = 181
L2_cache_bank[6]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5505, Reservation_fails = 190
L2_cache_bank[7]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5500, Reservation_fails = 156
L2_cache_bank[8]: Access = 8963, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5529, Reservation_fails = 211
L2_cache_bank[9]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5537, Reservation_fails = 134
L2_cache_bank[10]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5523, Reservation_fails = 176
L2_cache_bank[11]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5508, Reservation_fails = 173
L2_cache_bank[12]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5487, Reservation_fails = 189
L2_cache_bank[13]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5499, Reservation_fails = 194
L2_cache_bank[14]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5497, Reservation_fails = 227
L2_cache_bank[15]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5494, Reservation_fails = 166
L2_cache_bank[16]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5483, Reservation_fails = 153
L2_cache_bank[17]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5495, Reservation_fails = 136
L2_cache_bank[18]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5532, Reservation_fails = 144
L2_cache_bank[19]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 150
L2_cache_bank[20]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 160
L2_cache_bank[21]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5523, Reservation_fails = 137
L2_total_cache_accesses = 196723
L2_total_cache_misses = 73732
L2_total_cache_miss_rate = 0.3748
L2_total_cache_pending_hits = 121204
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196611
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 84
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=197115
icnt_total_pkts_simt_to_mem=524406
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.2613
	minimum = 6
	maximum = 844
Network latency average = 20.3072
	minimum = 6
	maximum = 818
Slowest packet = 86514
Flit latency average = 24.1222
	minimum = 6
	maximum = 816
Slowest flit = 687281
Fragmentation average = 0.525526
	minimum = 0
	maximum = 611
Injected packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Accepted packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Injected flit rate average = 0.006492
	minimum = 0.00401835 (at node 34)
	maximum = 0.00856037 (at node 4)
Accepted flit rate average= 0.006492
	minimum = 0.00312443 (at node 18)
	maximum = 0.0107387 (at node 28)
Injected packet length average = 1.83385
Accepted packet length average = 1.83385
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.2613 (1 samples)
	minimum = 6 (1 samples)
	maximum = 844 (1 samples)
Network latency average = 20.3072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 818 (1 samples)
Flit latency average = 24.1222 (1 samples)
	minimum = 6 (1 samples)
	maximum = 816 (1 samples)
Fragmentation average = 0.525526 (1 samples)
	minimum = 0 (1 samples)
	maximum = 611 (1 samples)
Injected packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Accepted packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Injected flit rate average = 0.006492 (1 samples)
	minimum = 0.00401835 (1 samples)
	maximum = 0.00856037 (1 samples)
Accepted flit rate average = 0.006492 (1 samples)
	minimum = 0.00312443 (1 samples)
	maximum = 0.0107387 (1 samples)
Injected packet size average = 1.83385 (1 samples)
Accepted packet size average = 1.83385 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 25 sec (925 sec)
gpgpu_simulation_rate = 29473 (inst/sec)
gpgpu_simulation_rate = 1441 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 61344
gpu_sim_insn = 20971571
gpu_ipc =     341.8683
gpu_tot_sim_cycle = 1738607
gpu_tot_sim_insn = 48234548
gpu_tot_ipc =      27.7432
gpu_tot_issued_cta = 131072
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 2486
partiton_reqs_in_parallel = 1349568
partiton_reqs_in_parallel_total    = 24107533
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.6422
partiton_reqs_in_parallel_util = 1349568
partiton_reqs_in_parallel_util_total    = 24107533
gpu_sim_cycle_parition_util = 61344
gpu_tot_sim_cycle_parition_util    = 1110683
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7206
partiton_replys_in_parallel = 65606
partiton_replys_in_parallel_total    = 196723
L2_BW  =     101.3693 GB/Sec
L2_BW_total  =      14.3014 GB/Sec
gpu_total_sim_rate=47058

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1769506
	L1I_total_cache_misses = 4480
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 851968
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 850176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1765026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 851968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1769506
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4245, 4048, 4060, 4037, 4148, 4071, 4190, 4017, 4123, 4011, 4095, 3984, 4127, 3956, 4063, 3918, 4158, 3923, 4027, 3885, 4063, 3983, 4027, 3890, 3965, 3923, 4061, 3891, 4059, 3857, 4028, 3823, 
gpgpu_n_tot_thrd_icount = 102762560
gpgpu_n_tot_w_icount = 3211330
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65548
gpgpu_n_mem_write_global = 196612
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1048588
gpgpu_n_store_insn = 3145729
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13631488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:362319	W0_Idle:61023553	W0_Scoreboard:1457774	W1:66	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:3211255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524368 {8:65546,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058784 {40:65540,72:131072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2621840 {40:65546,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572896 {8:196612,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1609 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1678116 
mrq_lat_table:27103 	2469 	3701 	9250 	16068 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68543 	44678 	130898 	11479 	770 	0 	1756 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	100500 	9279 	7621 	4853 	74643 	42239 	16109 	489 	0 	770 	0 	1756 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	54162 	11005 	386 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73341 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	59 	10 	138 	0 	17 	2 	16 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 40.599998 32.459999 29.981133 33.104168 35.454544 38.000000 35.568180 33.255318 37.190475 39.174999 49.935482 49.774193 40.351353 38.230770 34.404255 37.534885 
dram[1]: 36.727272 39.634148 31.137255 35.355556 39.125000 39.150002 34.644444 33.191490 35.522728 37.285713 46.666668 48.031250 40.378380 46.593750 33.645832 32.938774 
dram[2]: 35.282608 29.925926 31.176470 33.104168 35.568180 34.622223 33.297871 34.688889 38.243904 38.121952 43.942856 45.264706 38.307693 39.263157 31.588236 34.382980 
dram[3]: 36.909092 31.784313 31.137255 33.702129 35.500000 39.000000 33.255318 34.733334 38.097561 39.099998 47.906250 48.062500 38.282051 39.236843 35.086956 34.340427 
dram[4]: 41.615383 39.439026 33.723404 31.137255 37.285713 34.822224 34.666668 31.299999 42.297298 39.150002 46.393940 51.166668 39.210526 40.378380 33.770832 32.400002 
dram[5]: 31.764706 34.489361 27.754387 31.760000 37.261906 34.733334 30.666666 34.021740 40.076923 39.075001 46.606060 45.235294 40.324326 39.184212 33.729168 31.134615 
dram[6]: 35.086956 33.812500 29.388889 32.958332 36.302326 34.733334 32.395832 34.799999 41.210526 40.000000 41.513512 51.133335 38.179485 38.230770 33.729168 33.061226 
dram[7]: 35.347828 34.553192 33.808510 32.326530 37.095238 39.075001 29.452829 30.607843 39.049999 39.125000 46.484848 43.914288 42.628571 36.439026 34.446808 33.666668 
dram[8]: 33.854168 32.380001 35.266666 33.041668 34.644444 41.157894 27.298246 34.577778 39.871796 40.051281 49.225807 46.272728 37.625000 36.609756 35.195652 33.666668 
dram[9]: 36.111111 33.061226 28.854546 33.062500 37.238094 40.153847 32.604168 30.568628 41.263157 40.205128 51.066666 47.875000 37.599998 35.785713 35.977779 29.944445 
dram[10]: 29.944445 43.918919 33.808510 34.456520 38.073170 35.522728 31.219999 30.627451 37.261906 37.238094 48.062500 46.575756 39.526318 40.621620 32.400002 35.195652 
average row locality = 275981/7590 = 36.361134
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       476       475       456       456       448       448       448       448       448       448       446       446       446       446       475       475 
dram[1]:       474       475       456       456       448       448       448       448       448       448       446       445       446       446       475       475 
dram[2]:       475       475       456       456       448       448       448       448       448       448       445       445       446       446       475       475 
dram[3]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       475       475 
dram[4]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       478       477 
dram[5]:       475       475       456       455       448       448       448       448       448       448       446       445       446       446       477       477 
dram[6]:       474       474       455       455       449       448       448       448       448       448       445       445       446       446       477       477 
dram[7]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       476       476 
dram[8]:       475       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[9]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[10]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
total reads: 80118
bank skew: 478/445 = 1.07
chip skew: 7286/7280 = 1.00
number of total write accesses:
dram[0]:      1148      1148      1133      1133      1112      1110      1117      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1142      1150      1132      1135      1117      1118      1111      1112      1115      1118      1094      1092      1048      1045      1140      1139 
dram[2]:      1148      1141      1134      1133      1117      1110      1117      1113      1120      1115      1093      1094      1048      1046      1136      1141 
dram[3]:      1149      1146      1133      1129      1114      1112      1115      1115      1114      1116      1088      1093      1047      1045      1139      1139 
dram[4]:      1148      1142      1130      1133      1118      1119      1112      1117      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1145      1146      1126      1133      1117      1115      1116      1117      1115      1115      1092      1093      1046      1043      1142      1142 
dram[6]:      1140      1149      1132      1127      1112      1115      1107      1118      1118      1112      1091      1089      1043      1045      1142      1143 
dram[7]:      1151      1149      1134      1129      1110      1115      1113      1113      1114      1117      1089      1092      1046      1048      1143      1140 
dram[8]:      1150      1145      1132      1131      1111      1116      1108      1108      1107      1114      1081      1082      1057      1053      1143      1140 
dram[9]:      1151      1146      1132      1132      1116      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1141 
dram[10]:      1143      1151      1134      1130      1113      1115      1113      1114      1117      1116      1093      1092      1054      1055      1144      1143 
total reads: 195863
bank skew: 1151/1043 = 1.10
chip skew: 17832/17778 = 1.00
average mf latency per bank:
dram[0]:       1724      1730       772       789      2423      2437      1970      1999       911       929      1762      1763      1618      1626       897       915
dram[1]:       1777      1779       784       790      2431      2399      1989      1993       922       897      1824      1819      1603      1606       908       914
dram[2]:       1766      1780       775       778      2340      2351      2141      2145       894       898      1777      1788      1833      1844       908       905
dram[3]:       1770      1773       771       803      2319      2319      2146      2058       919       917      1793      1796      1825      1832       913       912
dram[4]:       1778      1771       795       783      2537      2526      2071      2067       921       903      1804      1781      1751      1496       947       931
dram[5]:       1770      1772       778       786      2534      2530      2062      2065       913       918      1636      1627      1499      1500       932       950
dram[6]:       1765      1763       779       783      2562      2546      2072      2062       908       907      1618      1628      1490      1491       938       927
dram[7]:       1812      1813       777       777      2562      2549      2265      2261       917       904      1637      1597      1491      1503       939       925
dram[8]:       1787      1631       835       834      2541      2535      2209      2221       894       891      1582      1573      1565      1564       863       862
dram[9]:       1640      1645       831       850      2541      2549      2072      1929       943       944      1589      1582      1577      1570       918       910
dram[10]:       1640      1637       836       757      2439      2437      1914      1919       935       927      1773      1777      1565      1569       906       912
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117186 n_act=678 n_pre=662 n_req=25106 n_rd=29140 n_write=29948 bw_util=0.05427
n_activity=149862 dram_eff=0.7886
bk0: 1904a 2122282i bk1: 1900a 2121148i bk2: 1824a 2124165i bk3: 1824a 2123758i bk4: 1792a 2124656i bk5: 1792a 2124822i bk6: 1792a 2123760i bk7: 1792a 2123354i bk8: 1792a 2124801i bk9: 1792a 2123878i bk10: 1784a 2123893i bk11: 1784a 2124098i bk12: 1784a 2126225i bk13: 1784a 2125637i bk14: 1900a 2122681i bk15: 1900a 2122835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.72007
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117281 n_act=670 n_pre=654 n_req=25090 n_rd=29128 n_write=29881 bw_util=0.0542
n_activity=149702 dram_eff=0.7884
bk0: 1896a 2122513i bk1: 1900a 2121182i bk2: 1824a 2124389i bk3: 1824a 2123736i bk4: 1792a 2125038i bk5: 1792a 2124261i bk6: 1792a 2123433i bk7: 1792a 2123115i bk8: 1792a 2125633i bk9: 1792a 2124380i bk10: 1784a 2125045i bk11: 1780a 2124513i bk12: 1784a 2126033i bk13: 1784a 2125825i bk14: 1900a 2122851i bk15: 1900a 2121824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71694
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117128 n_act=706 n_pre=690 n_req=25088 n_rd=29128 n_write=29962 bw_util=0.05427
n_activity=150041 dram_eff=0.7877
bk0: 1900a 2120994i bk1: 1900a 2120501i bk2: 1824a 2123795i bk3: 1824a 2123602i bk4: 1792a 2124638i bk5: 1792a 2124260i bk6: 1792a 2123601i bk7: 1792a 2123144i bk8: 1792a 2124090i bk9: 1792a 2124380i bk10: 1780a 2125140i bk11: 1780a 2124550i bk12: 1784a 2126655i bk13: 1784a 2125846i bk14: 1900a 2122825i bk15: 1900a 2122484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70697
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117238 n_act=684 n_pre=668 n_req=25074 n_rd=29120 n_write=29904 bw_util=0.05421
n_activity=149959 dram_eff=0.7872
bk0: 1900a 2121683i bk1: 1900a 2121283i bk2: 1820a 2124381i bk3: 1820a 2123962i bk4: 1792a 2124894i bk5: 1792a 2124524i bk6: 1792a 2123377i bk7: 1792a 2123532i bk8: 1792a 2125460i bk9: 1792a 2124557i bk10: 1780a 2124056i bk11: 1780a 2123844i bk12: 1784a 2126436i bk13: 1784a 2125616i bk14: 1900a 2122508i bk15: 1900a 2121693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71603
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117204 n_act=673 n_pre=657 n_req=25093 n_rd=29140 n_write=29940 bw_util=0.05426
n_activity=149889 dram_eff=0.7883
bk0: 1900a 2121826i bk1: 1900a 2121989i bk2: 1820a 2124288i bk3: 1820a 2123609i bk4: 1792a 2125817i bk5: 1792a 2124070i bk6: 1792a 2123709i bk7: 1792a 2122490i bk8: 1792a 2125205i bk9: 1792a 2124438i bk10: 1780a 2124112i bk11: 1780a 2124451i bk12: 1784a 2126538i bk13: 1784a 2125637i bk14: 1912a 2122678i bk15: 1908a 2121871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117132 n_act=710 n_pre=694 n_req=25089 n_rd=29144 n_write=29934 bw_util=0.05426
n_activity=150035 dram_eff=0.7875
bk0: 1900a 2121190i bk1: 1900a 2120550i bk2: 1824a 2124223i bk3: 1820a 2123596i bk4: 1792a 2124772i bk5: 1792a 2124051i bk6: 1792a 2123338i bk7: 1792a 2122768i bk8: 1792a 2124850i bk9: 1792a 2123919i bk10: 1784a 2125054i bk11: 1780a 2123979i bk12: 1784a 2125565i bk13: 1784a 2125065i bk14: 1908a 2122349i bk15: 1908a 2121864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71419
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117201 n_act=696 n_pre=680 n_req=25066 n_rd=29132 n_write=29905 bw_util=0.05422
n_activity=149657 dram_eff=0.789
bk0: 1896a 2121709i bk1: 1896a 2120493i bk2: 1820a 2123352i bk3: 1820a 2123933i bk4: 1796a 2124984i bk5: 1792a 2124044i bk6: 1792a 2123566i bk7: 1792a 2122797i bk8: 1792a 2124425i bk9: 1792a 2123953i bk10: 1780a 2124437i bk11: 1780a 2124684i bk12: 1784a 2125870i bk13: 1784a 2124951i bk14: 1908a 2122259i bk15: 1908a 2122050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70864
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117143 n_act=694 n_pre=678 n_req=25085 n_rd=29128 n_write=29971 bw_util=0.05428
n_activity=149841 dram_eff=0.7888
bk0: 1900a 2121228i bk1: 1900a 2120813i bk2: 1820a 2124224i bk3: 1820a 2122914i bk4: 1792a 2124710i bk5: 1792a 2124453i bk6: 1792a 2122176i bk7: 1792a 2123131i bk8: 1792a 2124319i bk9: 1792a 2123726i bk10: 1780a 2124459i bk11: 1780a 2123841i bk12: 1784a 2125722i bk13: 1784a 2124848i bk14: 1904a 2122525i bk15: 1904a 2121705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71497
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117216 n_act=693 n_pre=677 n_req=25063 n_rd=29140 n_write=29888 bw_util=0.05421
n_activity=149277 dram_eff=0.7909
bk0: 1900a 2120892i bk1: 1896a 2120774i bk2: 1820a 2124478i bk3: 1820a 2123438i bk4: 1792a 2124361i bk5: 1792a 2123827i bk6: 1792a 2123509i bk7: 1792a 2122839i bk8: 1792a 2124721i bk9: 1792a 2124052i bk10: 1780a 2123616i bk11: 1780a 2123710i bk12: 1792a 2125074i bk13: 1792a 2125226i bk14: 1904a 2122968i bk15: 1904a 2121728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69305
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117135 n_act=697 n_pre=681 n_req=25116 n_rd=29136 n_write=29965 bw_util=0.05428
n_activity=149708 dram_eff=0.7896
bk0: 1896a 2121044i bk1: 1896a 2120492i bk2: 1820a 2123411i bk3: 1820a 2123438i bk4: 1792a 2125148i bk5: 1792a 2124426i bk6: 1792a 2122678i bk7: 1792a 2122649i bk8: 1792a 2124333i bk9: 1792a 2123622i bk10: 1780a 2124353i bk11: 1780a 2124064i bk12: 1792a 2125292i bk13: 1792a 2125005i bk14: 1904a 2122773i bk15: 1904a 2122144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70646
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2177614 n_nop=2117170 n_act=690 n_pre=674 n_req=25111 n_rd=29136 n_write=29944 bw_util=0.05426
n_activity=149356 dram_eff=0.7911
bk0: 1896a 2121254i bk1: 1896a 2121639i bk2: 1820a 2124341i bk3: 1820a 2123820i bk4: 1792a 2125329i bk5: 1792a 2124719i bk6: 1792a 2122409i bk7: 1792a 2121565i bk8: 1792a 2124267i bk9: 1792a 2123626i bk10: 1780a 2124004i bk11: 1780a 2123097i bk12: 1792a 2125406i bk13: 1792a 2124675i bk14: 1904a 2122754i bk15: 1904a 2121900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70517

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11954, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7575, Reservation_fails = 136
L2_cache_bank[1]: Access = 11928, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7532, Reservation_fails = 214
L2_cache_bank[2]: Access = 11912, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7531, Reservation_fails = 190
L2_cache_bank[3]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7551, Reservation_fails = 196
L2_cache_bank[4]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7541, Reservation_fails = 164
L2_cache_bank[5]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7518, Reservation_fails = 181
L2_cache_bank[6]: Access = 11908, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7534, Reservation_fails = 190
L2_cache_bank[7]: Access = 11910, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7530, Reservation_fails = 156
L2_cache_bank[8]: Access = 11941, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7559, Reservation_fails = 211
L2_cache_bank[9]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7567, Reservation_fails = 134
L2_cache_bank[10]: Access = 11940, Miss = 3644, Miss_rate = 0.305, Pending_hits = 7559, Reservation_fails = 176
L2_cache_bank[11]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7565, Reservation_fails = 173
L2_cache_bank[12]: Access = 11913, Miss = 3642, Miss_rate = 0.306, Pending_hits = 7510, Reservation_fails = 189
L2_cache_bank[13]: Access = 11938, Miss = 3641, Miss_rate = 0.305, Pending_hits = 7549, Reservation_fails = 194
L2_cache_bank[14]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7527, Reservation_fails = 227
L2_cache_bank[15]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7522, Reservation_fails = 166
L2_cache_bank[16]: Access = 11928, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7518, Reservation_fails = 153
L2_cache_bank[17]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7525, Reservation_fails = 136
L2_cache_bank[18]: Access = 11927, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7562, Reservation_fails = 144
L2_cache_bank[19]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7532, Reservation_fails = 150
L2_cache_bank[20]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7540, Reservation_fails = 160
L2_cache_bank[21]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7551, Reservation_fails = 137
L2_total_cache_accesses = 262329
L2_total_cache_misses = 80118
L2_total_cache_miss_rate = 0.3054
L2_total_cache_pending_hits = 165898
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14525
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 135
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65548
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196612
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=328497
icnt_total_pkts_simt_to_mem=590015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.44014
	minimum = 6
	maximum = 67
Network latency average = 8.3172
	minimum = 6
	maximum = 60
Slowest packet = 393447
Flit latency average = 8.32001
	minimum = 6
	maximum = 60
Slowest flit = 721522
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0213897
	minimum = 0.0190811 (at node 21)
	maximum = 0.0244851 (at node 39)
Accepted packet rate average = 0.0213897
	minimum = 0.0190811 (at node 21)
	maximum = 0.0244851 (at node 39)
Injected flit rate average = 0.0321128
	minimum = 0.0190811 (at node 21)
	maximum = 0.0496548 (at node 39)
Accepted flit rate average= 0.0321128
	minimum = 0.0242568 (at node 31)
	maximum = 0.0384882 (at node 7)
Injected packet length average = 1.50132
Accepted packet length average = 1.50132
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.3507 (2 samples)
	minimum = 6 (2 samples)
	maximum = 455.5 (2 samples)
Network latency average = 14.3122 (2 samples)
	minimum = 6 (2 samples)
	maximum = 439 (2 samples)
Flit latency average = 16.2211 (2 samples)
	minimum = 6 (2 samples)
	maximum = 438 (2 samples)
Fragmentation average = 0.262763 (2 samples)
	minimum = 0 (2 samples)
	maximum = 305.5 (2 samples)
Injected packet rate average = 0.0124649 (2 samples)
	minimum = 0.0110996 (2 samples)
	maximum = 0.0142603 (2 samples)
Accepted packet rate average = 0.0124649 (2 samples)
	minimum = 0.0110996 (2 samples)
	maximum = 0.0142603 (2 samples)
Injected flit rate average = 0.0193024 (2 samples)
	minimum = 0.0115497 (2 samples)
	maximum = 0.0291076 (2 samples)
Accepted flit rate average = 0.0193024 (2 samples)
	minimum = 0.0136906 (2 samples)
	maximum = 0.0246134 (2 samples)
Injected packet size average = 1.54854 (2 samples)
Accepted packet size average = 1.54854 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 5 sec (1025 sec)
gpgpu_simulation_rate = 47058 (inst/sec)
gpgpu_simulation_rate = 1696 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 41128
gpu_sim_insn = 23068682
gpu_ipc =     560.8997
gpu_tot_sim_cycle = 2001885
gpu_tot_sim_insn = 71303230
gpu_tot_ipc =      35.6180
gpu_tot_issued_cta = 196608
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 15516
partiton_reqs_in_parallel = 904816
partiton_reqs_in_parallel_total    = 25457101
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.1685
partiton_reqs_in_parallel_util = 904816
partiton_reqs_in_parallel_util_total    = 25457101
gpu_sim_cycle_parition_util = 41128
gpu_tot_sim_cycle_parition_util    = 1172027
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7300
partiton_replys_in_parallel = 196668
partiton_replys_in_parallel_total    = 262329
L2_BW  =     453.2430 GB/Sec
L2_BW_total  =      21.7323 GB/Sec
gpu_total_sim_rate=58637

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2555944
	L1I_total_cache_misses = 6272
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1114112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1112320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2549672
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6272
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1114112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2555944
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6243, 6019, 6031, 6008, 6146, 6042, 6161, 5988, 6067, 5982, 6066, 5955, 6098, 5927, 6034, 5916, 6129, 5894, 5998, 5829, 6061, 5981, 6025, 5861, 5936, 5867, 6032, 5835, 6030, 5828, 5999, 5794, 
gpgpu_n_tot_thrd_icount = 150997440
gpgpu_n_tot_w_icount = 4718670
gpgpu_n_stall_shd_mem = 434087
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 196620
gpgpu_n_mem_write_global = 262152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3145740
gpgpu_n_store_insn = 4194309
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17825792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:414755	W0_Idle:61065703	W0_Scoreboard:2419168	W1:78	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:4718583	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1572944 {8:196618,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777536 {40:65544,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1576 {8:197,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12059024 {40:65546,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097216 {8:262152,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 26792 {136:197,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1017 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2001884 
mrq_lat_table:62226 	4259 	6443 	13984 	24036 	41412 	60138 	74752 	68077 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	187682 	122122 	130927 	11479 	770 	0 	1756 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	12 	263096 	29661 	9134 	4898 	86759 	42249 	16109 	489 	0 	770 	0 	1756 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	137724 	55212 	3678 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	139 	12 	138 	0 	17 	2 	16 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 19.071428 17.799999 16.967480 18.156521 17.470085 19.074766 17.808695 18.258928 17.406780 18.700001 18.600000 18.600000 17.628319 18.090910 17.848740 18.469564 
dram[1]: 18.042374 19.605505 17.114754 18.981817 18.944445 20.078432 18.545454 17.629311 17.715517 19.037037 18.870371 19.380953 17.927927 18.425926 17.129032 17.129032 
dram[2]: 17.644629 16.771654 17.256199 17.694916 18.761467 18.545454 17.637932 18.241072 19.055555 18.681818 18.500000 18.688074 17.767857 18.256880 17.227642 18.469564 
dram[3]: 18.413794 17.775000 17.803419 17.644068 17.929825 18.916666 17.773912 18.258928 17.715517 19.018518 18.814816 19.400000 17.304348 18.090910 17.848740 18.145300 
dram[4]: 19.062500 19.180180 17.627119 17.644068 19.864079 19.130840 16.491936 17.495726 18.531532 18.700001 18.787037 18.509090 17.927927 18.952381 18.050848 18.042374 
dram[5]: 16.795275 18.387932 16.124031 17.948277 19.121496 19.457144 17.041666 18.441441 18.663637 18.212389 18.678900 19.207546 18.090910 17.927927 17.450819 17.586777 
dram[6]: 17.716667 17.941177 16.531746 17.939655 18.572727 19.112150 16.983334 18.779816 18.203539 18.672728 17.868422 18.688074 17.155172 17.767857 17.032000 17.595041 
dram[7]: 17.669422 17.799999 17.803419 18.236841 19.056074 20.039215 17.016666 18.070797 17.268908 18.348215 18.481817 18.861111 18.256880 18.256880 17.890757 18.016949 
dram[8]: 16.695312 16.960318 18.598215 18.756756 18.223215 20.068628 15.813953 17.444445 17.663794 18.681818 17.350428 17.964602 17.716814 17.857143 17.442623 17.024000 
dram[9]: 16.976191 17.483606 16.273438 18.433628 18.935184 20.068628 18.423424 18.205357 17.904348 19.242990 18.833334 18.500000 18.181818 18.018019 17.733334 17.007999 
dram[10]: 15.902985 19.089285 18.271931 18.415930 18.733946 18.925926 16.884298 17.470085 17.572649 17.732759 18.678900 18.026548 17.699116 19.047619 17.300814 18.344828 
average row locality = 363359/20105 = 18.073067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       860       859       832       832       816       816       816       816       816       816       814       814       815       814       854       854 
dram[1]:       858       859       832       832       816       816       816       816       816       816       814       813       814       814       854       854 
dram[2]:       859       859       832       832       816       816       816       816       816       816       813       813       814       814       854       854 
dram[3]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       854       854 
dram[4]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[5]:       859       859       831       830       816       816       816       816       816       816       814       813       814       814       857       857 
dram[6]:       858       858       830       830       817       816       816       816       816       816       813       813       814       814       857       857 
dram[7]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[8]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[9]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[10]:       858       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
total reads: 145657
bank skew: 860/813 = 1.06
chip skew: 13244/13236 = 1.00
number of total write accesses:
dram[0]:      1276      1277      1255      1256      1228      1225      1232      1229      1238      1241      1232      1232      1177      1176      1270      1270 
dram[1]:      1271      1278      1256      1256      1230      1232      1224      1229      1239      1240      1224      1222      1176      1176      1270      1270 
dram[2]:      1276      1271      1256      1256      1229      1224      1230      1227      1242      1239      1222      1224      1176      1176      1265      1270 
dram[3]:      1277      1274      1253      1252      1228      1227      1228      1229      1239      1238      1219      1224      1176      1176      1270      1269 
dram[4]:      1276      1270      1250      1252      1230      1231      1229      1231      1241      1241      1216      1223      1176      1176      1273      1272 
dram[5]:      1274      1274      1249      1252      1230      1227      1229      1231      1237      1242      1222      1223      1176      1176      1272      1271 
dram[6]:      1268      1277      1253      1251      1226      1229      1222      1231      1241      1238      1224      1224      1176      1176      1272      1272 
dram[7]:      1279      1277      1253      1249      1223      1228      1226      1226      1239      1239      1220      1224      1176      1176      1272      1269 
dram[8]:      1278      1279      1253      1252      1225      1231      1224      1225      1233      1239      1217      1217      1186      1184      1272      1272 
dram[9]:      1280      1275      1253      1253      1229      1231      1229      1223      1243      1243      1221      1222      1184      1184      1272      1270 
dram[10]:      1273      1280      1253      1251      1226      1228      1227      1228      1240      1241      1223      1224      1184      1184      1272      1272 
total reads: 217702
bank skew: 1280/1176 = 1.09
chip skew: 19814/19776 = 1.00
average mf latency per bank:
dram[0]:       1437      1442       712       726      1972      1984      1628      1651       817       834      1460      1458      1342      1348       807       821
dram[1]:       1474      1479       718       726      1983      1960      1643      1645       826       809      1506      1503      1333      1335       815       823
dram[2]:       1468      1478       713       718      1914      1920      1760      1763       806       809      1472      1480      1505      1512       815       815
dram[3]:       1471      1475       711       737      1896      1896      1763      1697       823       824      1480      1485      1497      1502       818       820
dram[4]:       1477      1472       729       721      2065      2057      1702      1704       826       812      1489      1473      1441      1255       846       837
dram[5]:       1470      1474       716       724      2061      2061      1699      1702       820       823      1364      1358      1252      1252       835       851
dram[6]:       1467      1466       717       720      2081      2070      1703      1701       815       816      1348      1354      1242      1246       838       833
dram[7]:       1504      1504       715       716      2081      2073      1855      1852       821       813      1362      1333      1246      1257       838       830
dram[8]:       1484      1363       759       759      2064      2061      1808      1819       802       802      1317      1313      1305      1303       780       781
dram[9]:       1372      1377       757       772      2066      2075      1707      1597       843       845      1325      1319      1315      1309       824       819
dram[10]:       1370      1370       760       702      1988      1987      1586      1588       835       830      1467      1470      1304      1309       814       820
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159450 n_act=1827 n_pre=1811 n_req=33058 n_rd=52976 n_write=37917 bw_util=0.08065
n_activity=222529 dram_eff=0.8169
bk0: 3440a 2184918i bk1: 3436a 2182920i bk2: 3328a 2186991i bk3: 3328a 2185699i bk4: 3264a 2187449i bk5: 3264a 2187404i bk6: 3264a 2187115i bk7: 3264a 2186473i bk8: 3264a 2187259i bk9: 3264a 2185895i bk10: 3256a 2186584i bk11: 3256a 2185842i bk12: 3260a 2188692i bk13: 3256a 2187949i bk14: 3416a 2185620i bk15: 3416a 2184129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81919
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159618 n_act=1799 n_pre=1783 n_req=33033 n_rd=52960 n_write=37821 bw_util=0.08055
n_activity=222523 dram_eff=0.8159
bk0: 3432a 2185140i bk1: 3436a 2183412i bk2: 3328a 2187872i bk3: 3328a 2186287i bk4: 3264a 2188244i bk5: 3264a 2186519i bk6: 3264a 2187289i bk7: 3264a 2185564i bk8: 3264a 2189005i bk9: 3264a 2186943i bk10: 3256a 2187826i bk11: 3252a 2186338i bk12: 3256a 2189092i bk13: 3256a 2187535i bk14: 3416a 2184939i bk15: 3416a 2183329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81983
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159507 n_act=1830 n_pre=1814 n_req=33023 n_rd=52960 n_write=37870 bw_util=0.0806
n_activity=222785 dram_eff=0.8154
bk0: 3436a 2183172i bk1: 3436a 2181462i bk2: 3328a 2187181i bk3: 3328a 2186081i bk4: 3264a 2188098i bk5: 3264a 2187018i bk6: 3264a 2187723i bk7: 3264a 2186121i bk8: 3264a 2187325i bk9: 3264a 2186636i bk10: 3252a 2187899i bk11: 3252a 2186217i bk12: 3256a 2189596i bk13: 3256a 2188285i bk14: 3416a 2185192i bk15: 3416a 2184996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81089
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159573 n_act=1818 n_pre=1802 n_req=33015 n_rd=52944 n_write=37844 bw_util=0.08056
n_activity=222695 dram_eff=0.8154
bk0: 3436a 2184444i bk1: 3436a 2183220i bk2: 3320a 2188275i bk3: 3320a 2186328i bk4: 3264a 2187794i bk5: 3264a 2186752i bk6: 3264a 2186987i bk7: 3264a 2186328i bk8: 3264a 2188679i bk9: 3264a 2187540i bk10: 3252a 2187075i bk11: 3252a 2185828i bk12: 3256a 2189537i bk13: 3256a 2188031i bk14: 3416a 2185186i bk15: 3416a 2183702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81264
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159571 n_act=1801 n_pre=1785 n_req=33029 n_rd=52968 n_write=37856 bw_util=0.08059
n_activity=222546 dram_eff=0.8162
bk0: 3436a 2184037i bk1: 3436a 2183202i bk2: 3320a 2186932i bk3: 3320a 2186327i bk4: 3264a 2189299i bk5: 3264a 2186633i bk6: 3264a 2187358i bk7: 3264a 2185371i bk8: 3264a 2188241i bk9: 3264a 2187257i bk10: 3252a 2186983i bk11: 3252a 2186164i bk12: 3256a 2189418i bk13: 3256a 2187867i bk14: 3428a 2185295i bk15: 3428a 2183514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82117
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159493 n_act=1833 n_pre=1817 n_req=33029 n_rd=52976 n_write=37862 bw_util=0.0806
n_activity=222716 dram_eff=0.8157
bk0: 3436a 2183348i bk1: 3436a 2182064i bk2: 3324a 2187563i bk3: 3320a 2186243i bk4: 3264a 2187855i bk5: 3264a 2186858i bk6: 3264a 2187249i bk7: 3264a 2185825i bk8: 3264a 2188368i bk9: 3264a 2186061i bk10: 3256a 2188156i bk11: 3252a 2186242i bk12: 3256a 2188566i bk13: 3256a 2186757i bk14: 3428a 2184639i bk15: 3428a 2183909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81762
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159446 n_act=1847 n_pre=1831 n_req=33021 n_rd=52964 n_write=37893 bw_util=0.08062
n_activity=222416 dram_eff=0.817
bk0: 3432a 2184286i bk1: 3432a 2182646i bk2: 3320a 2186649i bk3: 3320a 2186288i bk4: 3268a 2188323i bk5: 3264a 2186641i bk6: 3264a 2187281i bk7: 3264a 2185923i bk8: 3264a 2187536i bk9: 3264a 2185824i bk10: 3252a 2187247i bk11: 3252a 2186355i bk12: 3256a 2188858i bk13: 3256a 2187028i bk14: 3428a 2183879i bk15: 3428a 2183429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80535
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159530 n_act=1818 n_pre=1802 n_req=33018 n_rd=52968 n_write=37863 bw_util=0.0806
n_activity=222519 dram_eff=0.8164
bk0: 3436a 2183440i bk1: 3436a 2182424i bk2: 3320a 2187744i bk3: 3320a 2186122i bk4: 3264a 2188492i bk5: 3264a 2187490i bk6: 3264a 2185738i bk7: 3264a 2186075i bk8: 3264a 2187378i bk9: 3264a 2186441i bk10: 3252a 2186948i bk11: 3252a 2185836i bk12: 3256a 2188760i bk13: 3256a 2187714i bk14: 3428a 2185190i bk15: 3428a 2183436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80849
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159371 n_act=1865 n_pre=1849 n_req=33030 n_rd=52972 n_write=37924 bw_util=0.08065
n_activity=222222 dram_eff=0.8181
bk0: 3436a 2182326i bk1: 3432a 2181969i bk2: 3320a 2188076i bk3: 3320a 2186188i bk4: 3264a 2187716i bk5: 3264a 2186391i bk6: 3264a 2186821i bk7: 3264a 2184983i bk8: 3264a 2188012i bk9: 3264a 2186312i bk10: 3252a 2186727i bk11: 3252a 2185515i bk12: 3264a 2188434i bk13: 3264a 2187603i bk14: 3424a 2185646i bk15: 3424a 2183184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79018
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159487 n_act=1828 n_pre=1812 n_req=33055 n_rd=52972 n_write=37882 bw_util=0.08062
n_activity=222352 dram_eff=0.8172
bk0: 3436a 2182526i bk1: 3432a 2182177i bk2: 3320a 2186592i bk3: 3320a 2186011i bk4: 3264a 2188811i bk5: 3264a 2187221i bk6: 3264a 2186562i bk7: 3264a 2186270i bk8: 3264a 2187455i bk9: 3264a 2186610i bk10: 3252a 2186755i bk11: 3252a 2185345i bk12: 3264a 2188371i bk13: 3264a 2187731i bk14: 3424a 2185414i bk15: 3424a 2184334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80591
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2253981 n_nop=2159489 n_act=1840 n_pre=1824 n_req=33048 n_rd=52968 n_write=37860 bw_util=0.08059
n_activity=221964 dram_eff=0.8184
bk0: 3432a 2183429i bk1: 3432a 2183303i bk2: 3320a 2188362i bk3: 3320a 2186507i bk4: 3264a 2189608i bk5: 3264a 2188209i bk6: 3264a 2186055i bk7: 3264a 2184776i bk8: 3264a 2187708i bk9: 3264a 2186450i bk10: 3252a 2187016i bk11: 3252a 2184708i bk12: 3264a 2188133i bk13: 3264a 2187427i bk14: 3424a 2185427i bk15: 3424a 2183997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.7973

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20893, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10504, Reservation_fails = 136
L2_cache_bank[1]: Access = 20866, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10468, Reservation_fails = 214
L2_cache_bank[2]: Access = 20850, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10463, Reservation_fails = 190
L2_cache_bank[3]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10483, Reservation_fails = 196
L2_cache_bank[4]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10471, Reservation_fails = 164
L2_cache_bank[5]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10474, Reservation_fails = 181
L2_cache_bank[6]: Access = 20842, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10474, Reservation_fails = 190
L2_cache_bank[7]: Access = 20844, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10466, Reservation_fails = 156
L2_cache_bank[8]: Access = 20877, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10486, Reservation_fails = 211
L2_cache_bank[9]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10513, Reservation_fails = 134
L2_cache_bank[10]: Access = 20876, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10489, Reservation_fails = 176
L2_cache_bank[11]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10498, Reservation_fails = 173
L2_cache_bank[12]: Access = 20849, Miss = 6621, Miss_rate = 0.318, Pending_hits = 10439, Reservation_fails = 189
L2_cache_bank[13]: Access = 20875, Miss = 6620, Miss_rate = 0.317, Pending_hits = 10496, Reservation_fails = 194
L2_cache_bank[14]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10488, Reservation_fails = 227
L2_cache_bank[15]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10495, Reservation_fails = 166
L2_cache_bank[16]: Access = 20864, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10460, Reservation_fails = 153
L2_cache_bank[17]: Access = 20862, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10470, Reservation_fails = 136
L2_cache_bank[18]: Access = 20866, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10491, Reservation_fails = 144
L2_cache_bank[19]: Access = 20865, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10469, Reservation_fails = 150
L2_cache_bank[20]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10482, Reservation_fails = 160
L2_cache_bank[21]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10480, Reservation_fails = 137
L2_total_cache_accesses = 458997
L2_total_cache_misses = 145657
L2_total_cache_miss_rate = 0.3173
L2_total_cache_pending_hits = 230559
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 71918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 196620
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262152
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 197
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=787533
icnt_total_pkts_simt_to_mem=917759
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8018
	minimum = 6
	maximum = 84
Network latency average = 10.0027
	minimum = 6
	maximum = 68
Slowest packet = 524664
Flit latency average = 9.08091
	minimum = 6
	maximum = 66
Slowest flit = 961715
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0956394
	minimum = 0.0847497 (at node 3)
	maximum = 0.10898 (at node 42)
Accepted packet rate average = 0.0956394
	minimum = 0.0847497 (at node 3)
	maximum = 0.10898 (at node 42)
Injected flit rate average = 0.191305
	minimum = 0.141233 (at node 3)
	maximum = 0.255209 (at node 42)
Accepted flit rate average= 0.191305
	minimum = 0.181025 (at node 34)
	maximum = 0.200306 (at node 11)
Injected packet length average = 2.00027
Accepted packet length average = 2.00027
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8344 (3 samples)
	minimum = 6 (3 samples)
	maximum = 331.667 (3 samples)
Network latency average = 12.8757 (3 samples)
	minimum = 6 (3 samples)
	maximum = 315.333 (3 samples)
Flit latency average = 13.8411 (3 samples)
	minimum = 6 (3 samples)
	maximum = 314 (3 samples)
Fragmentation average = 0.175175 (3 samples)
	minimum = 0 (3 samples)
	maximum = 203.667 (3 samples)
Injected packet rate average = 0.0401897 (3 samples)
	minimum = 0.0356496 (3 samples)
	maximum = 0.0458333 (3 samples)
Accepted packet rate average = 0.0401897 (3 samples)
	minimum = 0.0356496 (3 samples)
	maximum = 0.0458333 (3 samples)
Injected flit rate average = 0.0766366 (3 samples)
	minimum = 0.0547776 (3 samples)
	maximum = 0.104475 (3 samples)
Accepted flit rate average = 0.0766366 (3 samples)
	minimum = 0.0694686 (3 samples)
	maximum = 0.0831778 (3 samples)
Injected packet size average = 1.90687 (3 samples)
Accepted packet size average = 1.90687 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 16 sec (1216 sec)
gpgpu_simulation_rate = 58637 (inst/sec)
gpgpu_simulation_rate = 1646 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 90829
gpu_sim_insn = 20971622
gpu_ipc =     230.8913
gpu_tot_sim_cycle = 2314864
gpu_tot_sim_insn = 92274852
gpu_tot_ipc =      39.8619
gpu_tot_issued_cta = 262144
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 15557
partiton_reqs_in_parallel = 1998238
partiton_reqs_in_parallel_total    = 26361917
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.2513
partiton_reqs_in_parallel_util = 1998238
partiton_reqs_in_parallel_util_total    = 26361917
gpu_sim_cycle_parition_util = 90829
gpu_tot_sim_cycle_parition_util    = 1213155
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7489
partiton_replys_in_parallel = 65564
partiton_replys_in_parallel_total    = 458997
L2_BW  =      68.4189 GB/Sec
L2_BW_total  =      21.4786 GB/Sec
gpu_total_sim_rate=68913

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3342432
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1638400
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1636608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3336158
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1638400
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3342432
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7968, 7721, 7756, 7710, 7871, 7744, 7863, 7667, 7769, 7661, 7768, 7611, 7800, 7583, 7736, 7572, 7831, 7550, 7700, 7462, 7763, 7614, 7727, 7494, 7638, 7500, 7734, 7468, 7709, 7461, 7678, 7427, 
gpgpu_n_tot_thrd_icount = 195041280
gpgpu_n_tot_w_icount = 6095040
gpgpu_n_stall_shd_mem = 434087
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 262180
gpgpu_n_mem_write_global = 262154
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4194340
gpgpu_n_store_insn = 4194311
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26214400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:554253	W0_Idle:64469618	W0_Scoreboard:2716242	W1:192	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:6094839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2097392 {8:262174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777616 {40:65546,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14681264 {40:131102,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097232 {8:262154,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 920 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2277956 
mrq_lat_table:72436 	4357 	6469 	14046 	26070 	41412 	60138 	74752 	68077 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247014 	128344 	130927 	11479 	772 	2 	1760 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	328030 	30278 	9137 	4898 	86759 	42249 	16109 	489 	0 	772 	2 	1760 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	189258 	69234 	3682 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	2 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	202 	13 	138 	0 	19 	5 	17 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 17.187500 16.176470 13.751593 14.496644 13.696774 14.331081 17.733334 18.162394 13.254659 13.967320 14.493151 14.493151 15.753846 16.230158 14.300653 14.684564 
dram[1]: 16.365671 17.608000 13.846154 15.000000 14.268456 14.881119 18.434782 17.561983 13.427673 14.145696 14.631945 14.921986 16.102362 16.491936 13.848102 13.848102 
dram[2]: 16.051094 15.342657 13.935484 14.210526 14.351352 14.039735 17.570248 18.145300 14.158940 13.954248 14.410959 14.524137 15.976562 16.360001 13.904459 14.884354 
dram[3]: 16.666666 16.154411 13.909678 13.814102 13.703226 14.248322 17.700001 17.857143 13.427673 14.132450 15.000000 15.364964 15.610687 16.230158 14.300653 14.214286 
dram[4]: 16.915384 17.267717 13.801282 13.814102 14.763889 14.371622 16.472868 17.434425 13.876623 13.967320 14.978572 14.816901 16.102362 16.900826 14.167742 14.427631 
dram[5]: 15.363636 16.643940 12.892216 13.993506 14.364865 14.541096 17.000000 18.336206 13.941176 13.705129 14.921986 15.246377 16.230158 16.102362 13.892406 14.141935 
dram[6]: 16.102942 15.949275 13.146341 13.987013 14.059603 14.358109 16.944000 18.657894 13.698718 14.132450 14.140940 15.136691 15.492424 15.976562 13.549383 14.161290 
dram[7]: 16.072992 16.176470 13.909678 14.157895 14.513699 14.853147 16.976000 17.983051 13.179012 13.774194 14.795774 15.035714 16.238094 16.102362 14.333333 14.407895 
dram[8]: 15.284722 15.500000 14.373333 14.463087 14.234900 15.525547 15.820895 17.385246 13.389937 13.954248 14.080537 14.468966 15.709924 15.815385 14.051282 13.786163 
dram[9]: 15.507042 16.154411 12.987952 14.278146 14.655172 15.302158 18.318966 18.111111 13.368750 13.889610 15.014286 14.809859 16.062500 15.937984 14.233767 13.773585 
dram[10]: 14.646667 17.476191 14.184211 14.264900 14.534246 14.648276 16.841270 17.409836 13.024390 13.110430 14.921986 14.517241 15.694656 16.715446 13.879746 14.613334 
average row locality = 375789/25064 = 14.993177
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       908       907       880       880       864       864       864       864       864       864       860       860       855       853       902       902 
dram[1]:       906       907       880       880       864       864       864       864       864       864       859       858       853       853       902       902 
dram[2]:       907       907       880       880       864       864       864       864       864       864       858       858       853       853       902       902 
dram[3]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       902       903 
dram[4]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       906       905 
dram[5]:       907       907       879       878       864       864       864       864       864       864       859       858       853       853       906       905 
dram[6]:       906       907       878       878       865       864       864       864       864       864       859       858       853       853       906       906 
dram[7]:       907       907       878       878       864       864       864       864       864       864       858       858       854       853       905       905 
dram[8]:       907       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[9]:       906       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[10]:       907       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
total reads: 153858
bank skew: 908/853 = 1.06
chip skew: 13991/13981 = 1.00
number of total write accesses:
dram[0]:      1292      1293      1279      1280      1259      1257      1264      1261      1270      1273      1256      1256      1193      1192      1286      1286 
dram[1]:      1287      1294      1280      1280      1262      1264      1256      1261      1271      1272      1248      1246      1192      1192      1286      1286 
dram[2]:      1292      1287      1280      1280      1260      1256      1262      1259      1274      1271      1246      1248      1192      1192      1281      1286 
dram[3]:      1293      1290      1278      1277      1260      1259      1260      1261      1271      1270      1242      1247      1192      1192      1286      1286 
dram[4]:      1292      1286      1275      1277      1262      1263      1261      1263      1273      1273      1239      1246      1192      1192      1290      1288 
dram[5]:      1290      1290      1274      1277      1262      1259      1261      1263      1269      1274      1245      1246      1192      1192      1289      1287 
dram[6]:      1284      1294      1278      1276      1258      1261      1254      1263      1273      1270      1248      1246      1192      1192      1289      1289 
dram[7]:      1295      1293      1278      1274      1255      1260      1258      1258      1271      1271      1243      1247      1192      1192      1288      1285 
dram[8]:      1294      1295      1278      1277      1257      1263      1256      1257      1265      1271      1240      1240      1202      1200      1288      1288 
dram[9]:      1296      1291      1278      1278      1261      1263      1261      1255      1275      1275      1244      1245      1200      1200      1288      1286 
dram[10]:      1290      1296      1278      1276      1258      1260      1258      1260      1272      1273      1246      1247      1200      1200      1289      1288 
total reads: 221931
bank skew: 1296/1192 = 1.09
chip skew: 20197/20160 = 1.00
average mf latency per bank:
dram[0]:       1436      1440       731       744      1941      1952      1608      1630       829       845      1452      1450      1346      1348       825       839
dram[1]:       1471      1476       737       744      1951      1929      1623      1625       838       821      1497      1494      1333      1336       833       841
dram[2]:       1466      1476       731       736      1885      1890      1735      1738       818       821      1464      1472      1500      1508       833       833
dram[3]:       1468      1473       729       754      1867      1867      1738      1675       835       835      1472      1477      1493      1498       835       839
dram[4]:       1475      1470       747       739      2030      2022      1679      1682       838       825      1481      1466      1438      1257       863       855
dram[5]:       1467      1471       734       742      2026      2026      1676      1680       832       834      1360      1355      1255      1254       856       868
dram[6]:       1464      1463       734       738      2045      2035      1681      1679       827       828      1350      1351      1245      1249       854       854
dram[7]:       1501      1501       733       734      2045      2037      1826      1825       833       825      1359      1330      1249      1259       854       847
dram[8]:       1482      1364       776       776      2028      2026      1782      1792       814       814      1315      1311      1305      1304       799       800
dram[9]:       1373      1377       773       789      2031      2039      1685      1579       853       856      1323      1317      1316      1310       841       838
dram[10]:       1374      1370       777       721      1955      1955      1569      1570       846       841      1459      1463      1305      1310       831       838
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322689 n_act=2275 n_pre=2259 n_req=34188 n_rd=55964 n_write=39449 bw_util=0.07877
n_activity=244196 dram_eff=0.7814
bk0: 3632a 2352413i bk1: 3628a 2350520i bk2: 3520a 2354027i bk3: 3520a 2352703i bk4: 3456a 2354223i bk5: 3456a 2354063i bk6: 3456a 2354325i bk7: 3456a 2353741i bk8: 3456a 2353945i bk9: 3456a 2352451i bk10: 3440a 2353503i bk11: 3440a 2352828i bk12: 3420a 2356234i bk13: 3412a 2355472i bk14: 3608a 2352798i bk15: 3608a 2351163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55567
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322861 n_act=2249 n_pre=2233 n_req=34161 n_rd=55936 n_write=39357 bw_util=0.07867
n_activity=244144 dram_eff=0.7806
bk0: 3624a 2352629i bk1: 3628a 2350880i bk2: 3520a 2354907i bk3: 3520a 2353296i bk4: 3456a 2354878i bk5: 3456a 2353054i bk6: 3456a 2354563i bk7: 3456a 2352823i bk8: 3456a 2355661i bk9: 3456a 2353591i bk10: 3436a 2354823i bk11: 3432a 2353321i bk12: 3412a 2356703i bk13: 3412a 2355090i bk14: 3608a 2352121i bk15: 3608a 2350407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55634
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322762 n_act=2276 n_pre=2260 n_req=34150 n_rd=55936 n_write=39402 bw_util=0.07871
n_activity=244288 dram_eff=0.7805
bk0: 3628a 2350707i bk1: 3628a 2348931i bk2: 3520a 2354265i bk3: 3520a 2353030i bk4: 3456a 2354849i bk5: 3456a 2353631i bk6: 3456a 2354914i bk7: 3456a 2353292i bk8: 3456a 2354000i bk9: 3456a 2353255i bk10: 3432a 2354864i bk11: 3432a 2353261i bk12: 3412a 2357155i bk13: 3412a 2355896i bk14: 3608a 2352434i bk15: 3608a 2352077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54794
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322798 n_act=2273 n_pre=2257 n_req=34145 n_rd=55924 n_write=39384 bw_util=0.07868
n_activity=244210 dram_eff=0.7805
bk0: 3628a 2351959i bk1: 3628a 2350678i bk2: 3512a 2355184i bk3: 3512a 2353185i bk4: 3456a 2354492i bk5: 3456a 2353370i bk6: 3456a 2354173i bk7: 3456a 2353499i bk8: 3456a 2355356i bk9: 3456a 2354165i bk10: 3432a 2354158i bk11: 3432a 2352899i bk12: 3412a 2357029i bk13: 3412a 2355581i bk14: 3608a 2352398i bk15: 3612a 2350758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54961
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322796 n_act=2256 n_pre=2240 n_req=34159 n_rd=55948 n_write=39396 bw_util=0.07871
n_activity=244379 dram_eff=0.7803
bk0: 3628a 2351550i bk1: 3628a 2350674i bk2: 3512a 2353844i bk3: 3512a 2353231i bk4: 3456a 2355938i bk5: 3456a 2353238i bk6: 3456a 2354641i bk7: 3456a 2352599i bk8: 3456a 2354936i bk9: 3456a 2353811i bk10: 3432a 2354028i bk11: 3432a 2353227i bk12: 3412a 2357030i bk13: 3412a 2355483i bk14: 3624a 2352393i bk15: 3620a 2350602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55757
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322724 n_act=2285 n_pre=2269 n_req=34159 n_rd=55956 n_write=39402 bw_util=0.07872
n_activity=244395 dram_eff=0.7804
bk0: 3628a 2350867i bk1: 3628a 2349495i bk2: 3516a 2354508i bk3: 3512a 2353151i bk4: 3456a 2354502i bk5: 3456a 2353392i bk6: 3456a 2354438i bk7: 3456a 2353060i bk8: 3456a 2354972i bk9: 3456a 2352681i bk10: 3436a 2355223i bk11: 3432a 2353211i bk12: 3412a 2356113i bk13: 3412a 2354402i bk14: 3624a 2351798i bk15: 3620a 2351020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55425
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322651 n_act=2302 n_pre=2286 n_req=34156 n_rd=55956 n_write=39441 bw_util=0.07875
n_activity=244303 dram_eff=0.781
bk0: 3624a 2351805i bk1: 3628a 2350014i bk2: 3512a 2353560i bk3: 3512a 2353220i bk4: 3460a 2354992i bk5: 3456a 2353240i bk6: 3456a 2354498i bk7: 3456a 2353027i bk8: 3456a 2354146i bk9: 3456a 2352428i bk10: 3436a 2354182i bk11: 3432a 2353438i bk12: 3412a 2356443i bk13: 3412a 2354598i bk14: 3624a 2351023i bk15: 3624a 2350563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54278
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322767 n_act=2269 n_pre=2253 n_req=34147 n_rd=55948 n_write=39399 bw_util=0.07871
n_activity=244186 dram_eff=0.7809
bk0: 3628a 2350938i bk1: 3628a 2349921i bk2: 3512a 2354669i bk3: 3512a 2353007i bk4: 3456a 2355325i bk5: 3456a 2354099i bk6: 3456a 2352960i bk7: 3456a 2353353i bk8: 3456a 2354064i bk9: 3456a 2353044i bk10: 3432a 2354038i bk11: 3432a 2352933i bk12: 3416a 2356262i bk13: 3412a 2355255i bk14: 3620a 2352403i bk15: 3620a 2350565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54575
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322618 n_act=2309 n_pre=2293 n_req=34160 n_rd=55956 n_write=39460 bw_util=0.07877
n_activity=243794 dram_eff=0.7828
bk0: 3628a 2349854i bk1: 3624a 2349396i bk2: 3512a 2355010i bk3: 3512a 2353116i bk4: 3456a 2354373i bk5: 3456a 2352996i bk6: 3456a 2354078i bk7: 3456a 2352242i bk8: 3456a 2354666i bk9: 3456a 2352929i bk10: 3432a 2353742i bk11: 3432a 2352553i bk12: 3424a 2356004i bk13: 3424a 2355132i bk14: 3616a 2352865i bk15: 3616a 2350314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.52873
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322726 n_act=2278 n_pre=2262 n_req=34184 n_rd=55952 n_write=39418 bw_util=0.07873
n_activity=243872 dram_eff=0.7821
bk0: 3624a 2350061i bk1: 3624a 2349640i bk2: 3512a 2353531i bk3: 3512a 2352879i bk4: 3456a 2355527i bk5: 3456a 2353872i bk6: 3456a 2353859i bk7: 3456a 2353494i bk8: 3456a 2354095i bk9: 3456a 2353246i bk10: 3432a 2353796i bk11: 3432a 2352373i bk12: 3424a 2355968i bk13: 3424a 2355261i bk14: 3616a 2352609i bk15: 3616a 2351382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.54332
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2422636 n_nop=2322710 n_act=2293 n_pre=2277 n_req=34180 n_rd=55956 n_write=39400 bw_util=0.07872
n_activity=243676 dram_eff=0.7826
bk0: 3628a 2350921i bk1: 3624a 2350789i bk2: 3512a 2355268i bk3: 3512a 2353409i bk4: 3456a 2356319i bk5: 3456a 2354870i bk6: 3456a 2353330i bk7: 3456a 2352098i bk8: 3456a 2354312i bk9: 3456a 2353036i bk10: 3432a 2354075i bk11: 3432a 2351745i bk12: 3424a 2355620i bk13: 3424a 2354883i bk14: 3616a 2352655i bk15: 3616a 2351075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53536

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23880, Miss = 6997, Miss_rate = 0.293, Pending_hits = 13111, Reservation_fails = 136
L2_cache_bank[1]: Access = 23850, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13077, Reservation_fails = 214
L2_cache_bank[2]: Access = 23826, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13067, Reservation_fails = 190
L2_cache_bank[3]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13084, Reservation_fails = 196
L2_cache_bank[4]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13074, Reservation_fails = 164
L2_cache_bank[5]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13078, Reservation_fails = 181
L2_cache_bank[6]: Access = 23818, Miss = 6990, Miss_rate = 0.293, Pending_hits = 13076, Reservation_fails = 190
L2_cache_bank[7]: Access = 23822, Miss = 6991, Miss_rate = 0.293, Pending_hits = 13070, Reservation_fails = 156
L2_cache_bank[8]: Access = 23855, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13088, Reservation_fails = 211
L2_cache_bank[9]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13116, Reservation_fails = 134
L2_cache_bank[10]: Access = 23854, Miss = 6996, Miss_rate = 0.293, Pending_hits = 13090, Reservation_fails = 176
L2_cache_bank[11]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13101, Reservation_fails = 173
L2_cache_bank[12]: Access = 23829, Miss = 6995, Miss_rate = 0.294, Pending_hits = 13043, Reservation_fails = 189
L2_cache_bank[13]: Access = 23857, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13100, Reservation_fails = 194
L2_cache_bank[14]: Access = 23852, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13090, Reservation_fails = 227
L2_cache_bank[15]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13098, Reservation_fails = 166
L2_cache_bank[16]: Access = 23848, Miss = 6995, Miss_rate = 0.293, Pending_hits = 13069, Reservation_fails = 153
L2_cache_bank[17]: Access = 23846, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 136
L2_cache_bank[18]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13094, Reservation_fails = 144
L2_cache_bank[19]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 150
L2_cache_bank[20]: Access = 23852, Miss = 6995, Miss_rate = 0.293, Pending_hits = 13092, Reservation_fails = 160
L2_cache_bank[21]: Access = 23848, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13089, Reservation_fails = 137
L2_total_cache_accesses = 524561
L2_total_cache_misses = 153858
L2_total_cache_miss_rate = 0.2933
L2_total_cache_pending_hits = 287865
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 166553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 262180
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262154
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=918665
icnt_total_pkts_simt_to_mem=983329
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.71731
	minimum = 6
	maximum = 32
Network latency average = 8.65742
	minimum = 6
	maximum = 32
Slowest packet = 918154
Flit latency average = 8.76042
	minimum = 6
	maximum = 32
Slowest flit = 1705452
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0144369
	minimum = 0.0128594 (at node 18)
	maximum = 0.0164486 (at node 48)
Accepted packet rate average = 0.0144369
	minimum = 0.0128594 (at node 18)
	maximum = 0.0164486 (at node 48)
Injected flit rate average = 0.0216564
	minimum = 0.0128594 (at node 18)
	maximum = 0.0328972 (at node 48)
Accepted flit rate average= 0.0216564
	minimum = 0.0163825 (at node 30)
	maximum = 0.025939 (at node 25)
Injected packet length average = 1.50008
Accepted packet length average = 1.50008
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0551 (4 samples)
	minimum = 6 (4 samples)
	maximum = 256.75 (4 samples)
Network latency average = 11.8211 (4 samples)
	minimum = 6 (4 samples)
	maximum = 244.5 (4 samples)
Flit latency average = 12.5709 (4 samples)
	minimum = 6 (4 samples)
	maximum = 243.5 (4 samples)
Fragmentation average = 0.131381 (4 samples)
	minimum = 0 (4 samples)
	maximum = 152.75 (4 samples)
Injected packet rate average = 0.0337515 (4 samples)
	minimum = 0.0299521 (4 samples)
	maximum = 0.0384872 (4 samples)
Accepted packet rate average = 0.0337515 (4 samples)
	minimum = 0.0299521 (4 samples)
	maximum = 0.0384872 (4 samples)
Injected flit rate average = 0.0628915 (4 samples)
	minimum = 0.044298 (4 samples)
	maximum = 0.0865805 (4 samples)
Accepted flit rate average = 0.0628915 (4 samples)
	minimum = 0.0561971 (4 samples)
	maximum = 0.0688681 (4 samples)
Injected packet size average = 1.86337 (4 samples)
Accepted packet size average = 1.86337 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 19 sec (1339 sec)
gpgpu_simulation_rate = 68913 (inst/sec)
gpgpu_simulation_rate = 1728 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 42020
gpu_sim_insn = 23068692
gpu_ipc =     548.9932
gpu_tot_sim_cycle = 2579034
gpu_tot_sim_insn = 115343544
gpu_tot_ipc =      44.7235
gpu_tot_issued_cta = 327680
max_total_param_size = 0
gpu_stall_dramfull = 343394
gpu_stall_icnt2sh    = 29385
partiton_reqs_in_parallel = 924357
partiton_reqs_in_parallel_total    = 28360155
partiton_level_parallism =      21.9980
partiton_level_parallism_total  =      11.3548
partiton_reqs_in_parallel_util = 924357
partiton_reqs_in_parallel_util_total    = 28360155
gpu_sim_cycle_parition_util = 42020
gpu_tot_sim_cycle_parition_util    = 1303984
partiton_level_parallism_util =      21.9980
partiton_level_parallism_util_total  =      21.7566
partiton_replys_in_parallel = 196616
partiton_replys_in_parallel_total    = 524561
L2_BW  =     443.5043 GB/Sec
L2_BW_total  =      26.5045 GB/Sec
gpu_total_sim_rate=74947

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4128876
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1900544
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1898752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4122602
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1900544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4128876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9966, 9719, 9727, 9708, 9842, 9769, 9861, 9611, 9713, 9659, 9739, 9582, 9798, 9554, 9707, 9543, 9802, 9521, 9698, 9406, 9761, 9612, 9698, 9465, 9609, 9498, 9705, 9412, 9680, 9459, 9649, 9398, 
gpgpu_n_tot_thrd_icount = 243276544
gpgpu_n_tot_w_icount = 7602392
gpgpu_n_stall_shd_mem = 434119
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 393252
gpgpu_n_mem_write_global = 327698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6291492
gpgpu_n_store_insn = 5242895
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30408704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197141
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:604845	W0_Idle:64478230	W0_Scoreboard:3763434	W1:216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:7602167	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3145968 {8:393246,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496528 {40:65554,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24118448 {40:131102,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621584 {8:327698,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 734 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2579033 
mrq_lat_table:100587 	6208 	9533 	19540 	35553 	56773 	82230 	82432 	68977 	7956 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	353499 	217827 	131575 	11479 	772 	2 	1760 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	499199 	53743 	10290 	4905 	87574 	42250 	16109 	489 	0 	772 	2 	1760 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	271998 	114455 	6789 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65546 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	276 	24 	138 	0 	19 	5 	17 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 12.554545 12.660550 11.090535 11.423729 11.456522 12.022831 12.878049 13.251256 11.020747 11.765487 11.142858 11.530435 11.786364 12.567961 10.928287 11.334711 
dram[1]: 12.686636 13.157143 10.784000 11.620689 11.990909 12.452830 13.094527 13.185000 11.354701 11.657895 11.343348 11.785714 12.212264 12.507246 10.718750 11.016065 
dram[2]: 12.427928 12.185841 11.008163 11.721739 11.932127 12.018265 12.805825 13.241206 11.769912 11.861608 11.428572 11.437229 12.098131 12.753695 10.865079 11.476988 
dram[3]: 12.718894 12.763889 11.204166 11.294118 11.715555 12.255814 12.673077 12.926471 11.306383 12.018100 11.465218 12.119267 11.821918 12.447115 10.928287 10.972000 
dram[4]: 13.133333 13.628713 11.145228 11.341772 12.212963 12.105505 11.986363 12.507109 11.461206 11.662281 11.452174 11.685841 11.930876 12.447115 10.742188 10.865613 
dram[5]: 12.308036 13.191387 10.492188 11.438298 11.990909 12.255814 12.438680 13.261307 11.593886 11.875000 11.583333 11.950226 12.507246 12.507246 10.617761 11.080646 
dram[6]: 12.731482 13.023585 10.799197 11.337553 11.816143 12.096331 12.464455 13.129354 11.363248 11.910314 10.966805 11.847533 11.930876 12.270143 10.377358 10.658915 
dram[7]: 12.607306 13.080568 10.842742 10.967347 11.959091 12.375587 12.424528 13.039604 11.070833 11.602620 11.273504 11.638766 12.221698 12.447115 10.738281 10.984000 
dram[8]: 12.216814 12.550000 11.157677 11.841410 11.968182 12.936275 11.802691 12.843903 11.138656 11.756638 10.979167 11.659292 12.215962 12.380953 10.569231 10.651163 
dram[9]: 12.171806 12.709678 10.545098 11.640693 12.041096 12.748793 13.054456 13.155000 11.184874 11.624454 11.326180 11.629956 12.322275 12.500000 10.776470 10.643411 
dram[10]: 11.777778 13.407767 11.157677 11.434043 11.869370 12.147466 11.869370 12.492891 10.765182 11.083333 11.286325 11.290598 11.818182 12.682927 10.409091 10.948207 
average row locality = 469874/39792 = 11.808253
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1293      1291      1256      1256      1232      1232      1232      1232      1232      1232      1228      1228      1223      1221      1281      1281 
dram[1]:      1290      1292      1256      1256      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1281      1281 
dram[2]:      1291      1291      1256      1256      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1281 
dram[3]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1282 
dram[4]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1285      1285 
dram[5]:      1291      1291      1254      1253      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1285 
dram[6]:      1290      1291      1253      1253      1233      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1286 
dram[7]:      1291      1291      1253      1254      1232      1232      1232      1232      1232      1232      1226      1226      1222      1221      1285      1285 
dram[8]:      1291      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[9]:      1290      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[10]:      1291      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
total reads: 219396
bank skew: 1293/1221 = 1.06
chip skew: 19950/19937 = 1.00
number of total write accesses:
dram[0]:      1469      1469      1439      1440      1403      1401      1408      1405      1424      1427      1424      1424      1370      1368      1462      1462 
dram[1]:      1463      1471      1440      1440      1406      1408      1400      1405      1425      1426      1416      1414      1368      1368      1463      1462 
dram[2]:      1468      1463      1441      1440      1405      1400      1406      1403      1428      1425      1414      1416      1368      1368      1457      1462 
dram[3]:      1469      1466      1436      1435      1404      1403      1404      1405      1425      1424      1411      1416      1368      1368      1462      1461 
dram[4]:      1467      1462      1433      1435      1406      1407      1405      1407      1427      1427      1408      1415      1368      1368      1465      1464 
dram[5]:      1466      1466      1432      1435      1406      1403      1405      1407      1423      1428      1414      1415      1368      1368      1464      1463 
dram[6]:      1460      1470      1436      1434      1402      1405      1398      1407      1427      1424      1416      1416      1368      1368      1464      1464 
dram[7]:      1470      1469      1436      1433      1399      1404      1402      1402      1425      1425      1412      1416      1369      1368      1464      1461 
dram[8]:      1470      1471      1436      1435      1401      1407      1400      1401      1419      1425      1409      1409      1378      1376      1464      1464 
dram[9]:      1473      1468      1436      1436      1405      1407      1405      1399      1430      1430      1413      1414      1376      1376      1464      1462 
dram[10]:      1465      1472      1436      1434      1403      1404      1403      1404      1427      1428      1415      1416      1376      1376      1464      1464 
total reads: 250478
bank skew: 1473/1368 = 1.08
chip skew: 22795/22755 = 1.00
average mf latency per bank:
dram[0]:       1243      1252       683       696      1663      1673      1393      1413       764       781      1261      1259      1166      1168       756       772
dram[1]:       1273      1281       689       698      1671      1656      1405      1408       772       760      1297      1293      1153      1159       765       773
dram[2]:       1268      1280       685       691      1617      1624      1497      1500       756       761      1268      1275      1287      1295       763       767
dram[3]:       1270      1274       684       706      1602      1603      1498      1450       769       772      1274      1279      1281      1288       766       774
dram[4]:       1276      1274       698       692      1734      1731      1451      1455       770       761      1281      1270      1237      1096       790       785
dram[5]:       1270      1272       687       696      1730      1734      1449      1453       766       771      1185      1184      1093      1095       784       792
dram[6]:       1267      1271       688       694      1745      1739      1451      1452       763       765      1176      1180      1085      1091       780       785
dram[7]:       1297      1298       686       689      1745      1741      1569      1569       767       762      1184      1163      1088      1099       784       777
dram[8]:       1283      1189       720       723      1732      1733      1533      1543       751       753      1149      1148      1135      1136       738       739
dram[9]:       1193      1201       719       731      1734      1742      1455      1372       784       786      1155      1152      1141      1138       771       772
dram[10]:       1196      1194       721       677      1672      1674      1360      1364       777       775      1263      1268      1134      1139       762       770
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363788 n_act=3625 n_pre=3609 n_req=42745 n_rd=79800 n_write=49838 bw_util=0.1037
n_activity=319987 dram_eff=0.8103
bk0: 5172a 2412609i bk1: 5164a 2410925i bk2: 5024a 2415154i bk3: 5024a 2412301i bk4: 4928a 2416206i bk5: 4928a 2415092i bk6: 4928a 2416901i bk7: 4928a 2415535i bk8: 4928a 2416652i bk9: 4928a 2414788i bk10: 4912a 2413695i bk11: 4912a 2412343i bk12: 4892a 2416012i bk13: 4884a 2415302i bk14: 5124a 2413761i bk15: 5124a 2411643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.75635
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363988 n_act=3585 n_pre=3569 n_req=42718 n_rd=79772 n_write=49746 bw_util=0.1036
n_activity=319978 dram_eff=0.8095
bk0: 5160a 2413265i bk1: 5168a 2410330i bk2: 5024a 2416027i bk3: 5024a 2413723i bk4: 4928a 2416781i bk5: 4928a 2413712i bk6: 4928a 2416935i bk7: 4928a 2414657i bk8: 4928a 2418623i bk9: 4928a 2415206i bk10: 4908a 2414535i bk11: 4904a 2413178i bk12: 4884a 2417120i bk13: 4884a 2414507i bk14: 5124a 2411896i bk15: 5124a 2409721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.76452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363938 n_act=3588 n_pre=3572 n_req=42706 n_rd=79768 n_write=49794 bw_util=0.1036
n_activity=320167 dram_eff=0.8093
bk0: 5164a 2412002i bk1: 5164a 2409338i bk2: 5024a 2415451i bk3: 5024a 2413734i bk4: 4928a 2417283i bk5: 4928a 2414741i bk6: 4928a 2417703i bk7: 4928a 2414639i bk8: 4928a 2416485i bk9: 4928a 2414798i bk10: 4904a 2414594i bk11: 4904a 2413384i bk12: 4884a 2416346i bk13: 4884a 2414914i bk14: 5124a 2413434i bk15: 5124a 2412169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.75075
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363982 n_act=3595 n_pre=3579 n_req=42694 n_rd=79748 n_write=49756 bw_util=0.1036
n_activity=320077 dram_eff=0.8092
bk0: 5164a 2412977i bk1: 5164a 2411038i bk2: 5012a 2415380i bk3: 5012a 2413023i bk4: 4928a 2416498i bk5: 4928a 2414525i bk6: 4928a 2416790i bk7: 4928a 2415073i bk8: 4928a 2418014i bk9: 4928a 2416249i bk10: 4904a 2414963i bk11: 4904a 2412813i bk12: 4884a 2417426i bk13: 4884a 2415439i bk14: 5124a 2412491i bk15: 5128a 2410004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.7468
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363926 n_act=3605 n_pre=3589 n_req=42708 n_rd=79776 n_write=49764 bw_util=0.1036
n_activity=320353 dram_eff=0.8087
bk0: 5164a 2412358i bk1: 5164a 2411035i bk2: 5012a 2414549i bk3: 5012a 2413504i bk4: 4928a 2417282i bk5: 4928a 2413581i bk6: 4928a 2416748i bk7: 4928a 2413882i bk8: 4928a 2417442i bk9: 4928a 2415717i bk10: 4904a 2413779i bk11: 4904a 2413118i bk12: 4884a 2416869i bk13: 4884a 2414723i bk14: 5140a 2413450i bk15: 5140a 2410578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.75686
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363928 n_act=3593 n_pre=3577 n_req=42710 n_rd=79788 n_write=49774 bw_util=0.1036
n_activity=320277 dram_eff=0.8091
bk0: 5164a 2411751i bk1: 5164a 2409673i bk2: 5016a 2415542i bk3: 5012a 2413569i bk4: 4928a 2416661i bk5: 4928a 2414462i bk6: 4928a 2416350i bk7: 4928a 2414951i bk8: 4928a 2417747i bk9: 4928a 2414822i bk10: 4908a 2415688i bk11: 4904a 2412380i bk12: 4884a 2415928i bk13: 4884a 2413523i bk14: 5144a 2412011i bk15: 5140a 2411256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.75316
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363801 n_act=3639 n_pre=3623 n_req=42706 n_rd=79788 n_write=49809 bw_util=0.1037
n_activity=320190 dram_eff=0.8095
bk0: 5160a 2412646i bk1: 5164a 2410167i bk2: 5012a 2414715i bk3: 5012a 2413084i bk4: 4932a 2417232i bk5: 4928a 2414414i bk6: 4928a 2417139i bk7: 4928a 2415348i bk8: 4928a 2417275i bk9: 4928a 2414341i bk10: 4908a 2414760i bk11: 4904a 2412438i bk12: 4884a 2416923i bk13: 4884a 2414010i bk14: 5144a 2411865i bk15: 5144a 2409770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.73879
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363864 n_act=3626 n_pre=3610 n_req=42701 n_rd=79784 n_write=49776 bw_util=0.1036
n_activity=320106 dram_eff=0.8095
bk0: 5164a 2411933i bk1: 5164a 2411245i bk2: 5012a 2415625i bk3: 5016a 2412616i bk4: 4928a 2417490i bk5: 4928a 2415270i bk6: 4928a 2415064i bk7: 4928a 2414778i bk8: 4928a 2417009i bk9: 4928a 2415534i bk10: 4904a 2413620i bk11: 4904a 2412344i bk12: 4888a 2415514i bk13: 4884a 2414286i bk14: 5140a 2412291i bk15: 5140a 2410007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.74585
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363778 n_act=3637 n_pre=3621 n_req=42712 n_rd=79788 n_write=49836 bw_util=0.1037
n_activity=319687 dram_eff=0.8109
bk0: 5164a 2410619i bk1: 5160a 2409773i bk2: 5012a 2415997i bk3: 5012a 2413693i bk4: 4928a 2416871i bk5: 4928a 2414079i bk6: 4928a 2416695i bk7: 4928a 2414333i bk8: 4928a 2417620i bk9: 4928a 2415638i bk10: 4904a 2413317i bk11: 4904a 2412706i bk12: 4896a 2415970i bk13: 4896a 2414273i bk14: 5136a 2412677i bk15: 5136a 2410064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.73027
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363848 n_act=3617 n_pre=3601 n_req=42740 n_rd=79784 n_write=49810 bw_util=0.1036
n_activity=319824 dram_eff=0.8104
bk0: 5160a 2410313i bk1: 5160a 2409066i bk2: 5012a 2414173i bk3: 5012a 2413534i bk4: 4928a 2417358i bk5: 4928a 2415057i bk6: 4928a 2416948i bk7: 4928a 2415840i bk8: 4928a 2416554i bk9: 4928a 2415116i bk10: 4904a 2413444i bk11: 4904a 2412094i bk12: 4896a 2416799i bk13: 4896a 2415497i bk14: 5136a 2412941i bk15: 5136a 2410565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.73982
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2500660 n_nop=2363738 n_act=3683 n_pre=3667 n_req=42734 n_rd=79788 n_write=49784 bw_util=0.1036
n_activity=319618 dram_eff=0.8108
bk0: 5164a 2411402i bk1: 5160a 2411106i bk2: 5012a 2416304i bk3: 5012a 2413777i bk4: 4928a 2418525i bk5: 4928a 2416333i bk6: 4928a 2415239i bk7: 4928a 2413660i bk8: 4928a 2416793i bk9: 4928a 2414953i bk10: 4904a 2414719i bk11: 4904a 2411893i bk12: 4896a 2417092i bk13: 4896a 2415191i bk14: 5136a 2413313i bk15: 5136a 2410659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.71833

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32819, Miss = 9977, Miss_rate = 0.304, Pending_hits = 16088, Reservation_fails = 136
L2_cache_bank[1]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16053, Reservation_fails = 214
L2_cache_bank[2]: Access = 32765, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16045, Reservation_fails = 190
L2_cache_bank[3]: Access = 32764, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16062, Reservation_fails = 196
L2_cache_bank[4]: Access = 32763, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16052, Reservation_fails = 164
L2_cache_bank[5]: Access = 32762, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16054, Reservation_fails = 181
L2_cache_bank[6]: Access = 32752, Miss = 9968, Miss_rate = 0.304, Pending_hits = 16050, Reservation_fails = 190
L2_cache_bank[7]: Access = 32756, Miss = 9969, Miss_rate = 0.304, Pending_hits = 16046, Reservation_fails = 156
L2_cache_bank[8]: Access = 32791, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16066, Reservation_fails = 211
L2_cache_bank[9]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16095, Reservation_fails = 134
L2_cache_bank[10]: Access = 32791, Miss = 9975, Miss_rate = 0.304, Pending_hits = 16068, Reservation_fails = 176
L2_cache_bank[11]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16077, Reservation_fails = 173
L2_cache_bank[12]: Access = 32765, Miss = 9974, Miss_rate = 0.304, Pending_hits = 16021, Reservation_fails = 189
L2_cache_bank[13]: Access = 32793, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16077, Reservation_fails = 194
L2_cache_bank[14]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16068, Reservation_fails = 227
L2_cache_bank[15]: Access = 32787, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16076, Reservation_fails = 166
L2_cache_bank[16]: Access = 32784, Miss = 9974, Miss_rate = 0.304, Pending_hits = 16043, Reservation_fails = 153
L2_cache_bank[17]: Access = 32782, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16057, Reservation_fails = 136
L2_cache_bank[18]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16072, Reservation_fails = 144
L2_cache_bank[19]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16055, Reservation_fails = 150
L2_cache_bank[20]: Access = 32791, Miss = 9974, Miss_rate = 0.304, Pending_hits = 16069, Reservation_fails = 160
L2_cache_bank[21]: Access = 32786, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16066, Reservation_fails = 137
L2_total_cache_accesses = 721177
L2_total_cache_misses = 219396
L2_total_cache_miss_rate = 0.3042
L2_total_cache_pending_hits = 353360
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 232048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 145653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132869
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393252
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=1377425
icnt_total_pkts_simt_to_mem=1311025
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7462
	minimum = 6
	maximum = 70
Network latency average = 9.99038
	minimum = 6
	maximum = 62
Slowest packet = 1055226
Flit latency average = 9.13037
	minimum = 6
	maximum = 60
Slowest flit = 2343747
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0935843
	minimum = 0.083141 (at node 12)
	maximum = 0.10638 (at node 31)
Accepted packet rate average = 0.0935843
	minimum = 0.083141 (at node 12)
	maximum = 0.10638 (at node 31)
Injected flit rate average = 0.187167
	minimum = 0.138568 (at node 12)
	maximum = 0.248173 (at node 31)
Accepted flit rate average= 0.187167
	minimum = 0.177182 (at node 34)
	maximum = 0.195435 (at node 9)
Injected packet length average = 1.99998
Accepted packet length average = 1.99998
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.3933 (5 samples)
	minimum = 6 (5 samples)
	maximum = 219.4 (5 samples)
Network latency average = 11.455 (5 samples)
	minimum = 6 (5 samples)
	maximum = 208 (5 samples)
Flit latency average = 11.8828 (5 samples)
	minimum = 6 (5 samples)
	maximum = 206.8 (5 samples)
Fragmentation average = 0.105105 (5 samples)
	minimum = 0 (5 samples)
	maximum = 122.2 (5 samples)
Injected packet rate average = 0.0457181 (5 samples)
	minimum = 0.0405899 (5 samples)
	maximum = 0.0520658 (5 samples)
Accepted packet rate average = 0.0457181 (5 samples)
	minimum = 0.0405899 (5 samples)
	maximum = 0.0520658 (5 samples)
Injected flit rate average = 0.0877466 (5 samples)
	minimum = 0.0631521 (5 samples)
	maximum = 0.118899 (5 samples)
Accepted flit rate average = 0.0877466 (5 samples)
	minimum = 0.080394 (5 samples)
	maximum = 0.0941815 (5 samples)
Injected packet size average = 1.9193 (5 samples)
Accepted packet size average = 1.9193 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 39 sec (1539 sec)
gpgpu_simulation_rate = 74947 (inst/sec)
gpgpu_simulation_rate = 1675 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 6: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 122154
gpu_sim_insn = 20971724
gpu_ipc =     171.6827
gpu_tot_sim_cycle = 2923338
gpu_tot_sim_insn = 136315268
gpu_tot_ipc =      46.6300
gpu_tot_issued_cta = 393216
max_total_param_size = 0
gpu_stall_dramfull = 343394
gpu_stall_icnt2sh    = 29395
partiton_reqs_in_parallel = 2687388
partiton_reqs_in_parallel_total    = 29284512
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.9368
partiton_reqs_in_parallel_util = 2687388
partiton_reqs_in_parallel_util_total    = 29284512
gpu_sim_cycle_parition_util = 122154
gpu_tot_sim_cycle_parition_util    = 1346004
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7769
partiton_replys_in_parallel = 65592
partiton_replys_in_parallel_total    = 721177
L2_BW  =      50.8954 GB/Sec
L2_BW_total  =      25.5096 GB/Sec
gpu_total_sim_rate=80612

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4915420
	L1I_total_cache_misses = 6278
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2424832
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2423040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4909142
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6278
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2424832
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4915420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11714, 11398, 11452, 11410, 11567, 11471, 11586, 11290, 11415, 11338, 11441, 11261, 11500, 11233, 11409, 11199, 11504, 11200, 11400, 11062, 11463, 11268, 11400, 11121, 11288, 11131, 11407, 11045, 11359, 11069, 11305, 11008, 
gpgpu_n_tot_thrd_icount = 287324032
gpgpu_n_tot_w_icount = 8978876
gpgpu_n_stall_shd_mem = 434119
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 458836
gpgpu_n_mem_write_global = 327702
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7340116
gpgpu_n_store_insn = 5242899
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38797312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197141
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:744096	W0_Idle:69593144	W0_Scoreboard:4103819	W1:444	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:8978423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3670576 {8:458822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496688 {40:65558,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1624 {8:203,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26741488 {40:196678,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621616 {8:327702,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27608 {136:203,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 692 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2917237 
mrq_lat_table:110805 	6326 	9566 	19587 	37590 	56774 	82230 	82432 	68977 	7956 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	412713 	224189 	131575 	11479 	775 	5 	1766 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	563952 	54564 	10293 	4905 	87577 	42250 	16109 	489 	0 	776 	4 	1766 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	323572 	128464 	6790 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65550 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	343 	26 	138 	0 	21 	9 	20 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 11.869748 12.068377  9.989170 10.251852 10.018450 10.434615 12.952381 13.318627  9.702127 10.182157  9.934306 10.233083 11.220339 11.812500  9.849123 10.170290 
dram[1]: 12.090129 12.344978  9.648084 10.406015 10.413794 10.750988 13.165049 13.253658  9.880866 10.182157 10.119403 10.419230 11.596491 11.856503  9.682758  9.918728 
dram[2]: 11.861344 11.644629  9.822695 10.484848 10.291667 10.430769 12.881516 13.308824 10.185874 10.250937 10.226415 10.153558 11.356223 12.073059  9.797203 10.282051 
dram[3]: 12.072650 12.159483  9.938848 10.003623 10.210526 10.605469 12.751174 13.000000  9.916667 10.363636 10.250000 10.840000 11.251064 11.803572  9.849123  9.883802 
dram[4]: 12.436123 12.922018  9.888889 10.040000 10.575875 10.498070 12.075556 12.587963  9.960000 10.107011 10.312977 10.500000 11.347639 11.803572  9.703448  9.801394 
dram[5]: 11.754167 12.537778  9.384354 10.080292 10.299242 10.605469 12.520738 13.199029 10.055147 10.262173 10.419230 10.627451 11.865471 11.856503  9.604095  9.908451 
dram[6]: 12.129311 12.390351  9.623693 10.036364 10.284091 10.490348 12.431192 12.952381  9.888086 10.285714  9.930403 10.627451 11.347639 11.647577  9.355482  9.640411 
dram[7]: 11.974576 12.440529  9.560554  9.825623 10.386973 10.692913 12.506912 13.052885  9.671378 10.062500 10.250000 10.307984 11.605263 11.803572  9.700000  9.863158 
dram[8]: 11.673553 11.970339  9.899642 10.422642 10.556420 11.282158 11.894737 12.919047  9.718862 10.174721  9.937500 10.400000 11.506494 11.649123  9.564626  9.630137 
dram[9]: 11.730290 12.216451  9.426621 10.267658 10.613281 11.143442 13.125604 13.224390  9.621053  9.934783 10.215095 10.455599 11.598253 11.615721  9.730103  9.623287 
dram[10]: 11.370968 12.845454  9.899642 10.109890 10.366412 10.692913 11.855895 12.574074  9.316326  9.547038 10.184211 10.187970 11.163865 11.910314  9.380000  9.866667 
average row locality = 482328/44787 = 10.769375
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1340      1339      1304      1304      1280      1280      1280      1280      1280      1280      1274      1274      1262      1261      1329      1329 
dram[1]:      1338      1339      1305      1304      1280      1280      1280      1280      1280      1281      1272      1271      1260      1260      1329      1329 
dram[2]:      1339      1339      1305      1304      1280      1280      1280      1280      1280      1280      1272      1271      1261      1260      1329      1329 
dram[3]:      1340      1339      1302      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1329      1330 
dram[4]:      1339      1339      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1333      1333 
dram[5]:      1339      1339      1302      1302      1281      1280      1280      1280      1280      1280      1272      1271      1260      1260      1334      1334 
dram[6]:      1338      1339      1301      1301      1281      1280      1280      1281      1280      1280      1272      1271      1260      1260      1335      1334 
dram[7]:      1339      1339      1302      1303      1280      1280      1280      1281      1280      1280      1271      1271      1261      1260      1333      1333 
dram[8]:      1339      1338      1301      1302      1280      1280      1280      1280      1280      1280      1271      1271      1264      1264      1332      1332 
dram[9]:      1338      1338      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1264      1266      1332      1332 
dram[10]:      1339      1338      1301      1301      1281      1280      1280      1280      1280      1280      1271      1271      1264      1264      1333      1332 
total reads: 227607
bank skew: 1340/1260 = 1.06
chip skew: 20696/20683 = 1.00
number of total write accesses:
dram[0]:      1485      1485      1463      1464      1435      1433      1440      1437      1456      1459      1448      1448      1386      1385      1478      1478 
dram[1]:      1479      1488      1464      1464      1438      1440      1432      1437      1457      1458      1440      1438      1384      1384      1479      1478 
dram[2]:      1484      1479      1465      1464      1437      1432      1438      1435      1460      1457      1438      1440      1385      1384      1473      1478 
dram[3]:      1485      1482      1461      1460      1436      1435      1436      1437      1457      1456      1435      1439      1384      1384      1478      1477 
dram[4]:      1484      1478      1458      1460      1438      1439      1437      1439      1459      1459      1431      1438      1384      1384      1481      1480 
dram[5]:      1482      1482      1457      1460      1438      1435      1437      1439      1455      1460      1437      1439      1386      1384      1480      1480 
dram[6]:      1476      1486      1461      1459      1434      1437      1430      1439      1459      1456      1439      1439      1384      1384      1481      1481 
dram[7]:      1487      1485      1461      1458      1431      1436      1434      1434      1457      1457      1435      1440      1385      1384      1480      1478 
dram[8]:      1486      1487      1461      1460      1433      1439      1432      1433      1451      1457      1432      1433      1394      1392      1480      1480 
dram[9]:      1489      1484      1461      1461      1437      1439      1437      1431      1462      1462      1436      1437      1392      1394      1480      1478 
dram[10]:      1481      1488      1461      1459      1435      1436      1435      1436      1459      1460      1438      1439      1393      1392      1481      1480 
total reads: 254721
bank skew: 1489/1384 = 1.08
chip skew: 23180/23142 = 1.00
average mf latency per bank:
dram[0]:       1247      1256       698       711      1647      1657      1384      1404       774       791      1260      1258      1169      1171       772       788
dram[1]:       1276      1284       707       712      1655      1641      1397      1399       783       771      1295      1291      1157      1163       780       788
dram[2]:       1271      1283       700       706      1603      1609      1485      1489       767       772      1269      1274      1291      1296       778       783
dram[3]:       1272      1276       698       720      1587      1589      1487      1440       779       783      1273      1279      1282      1289       781       790
dram[4]:       1278      1277       712       706      1716      1714      1441      1445       781       772      1281      1270      1239      1101       805       800
dram[5]:       1273      1275       701       710      1712      1716      1439      1442       777       782      1187      1186      1097      1101       798       807
dram[6]:       1270      1274       703       708      1727      1721      1441      1445       774       776      1178      1182      1091      1096       794       799
dram[7]:       1298      1300       703       708      1726      1723      1555      1559       778       773      1186      1165      1093      1104       799       792
dram[8]:       1285      1194       733       740      1714      1716      1521      1530       763       764      1152      1150      1140      1140       754       755
dram[9]:       1197      1206       733       745      1716      1724      1444      1364       794       796      1157      1155      1146      1141       786       787
dram[10]:       1201      1199       735       692      1655      1658      1353      1357       787       786      1263      1268      1138      1144       783       785
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585181 n_act=4077 n_pre=4061 n_req=43876 n_rd=82784 n_write=51378 bw_util=0.09838
n_activity=341713 dram_eff=0.7852
bk0: 5360a 2638210i bk1: 5356a 2636588i bk2: 5216a 2640335i bk3: 5216a 2637492i bk4: 5120a 2641026i bk5: 5120a 2639859i bk6: 5120a 2642294i bk7: 5120a 2640883i bk8: 5120a 2641577i bk9: 5120a 2639603i bk10: 5096a 2638826i bk11: 5096a 2637414i bk12: 5048a 2641741i bk13: 5044a 2640955i bk14: 5316a 2639160i bk15: 5316a 2636824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.44611
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585383 n_act=4038 n_pre=4022 n_req=43848 n_rd=82752 n_write=51286 bw_util=0.09829
n_activity=341915 dram_eff=0.784
bk0: 5352a 2638931i bk1: 5356a 2636002i bk2: 5220a 2641179i bk3: 5216a 2638903i bk4: 5120a 2641608i bk5: 5120a 2638403i bk6: 5120a 2642358i bk7: 5120a 2639971i bk8: 5120a 2643483i bk9: 5124a 2639965i bk10: 5088a 2639659i bk11: 5084a 2638216i bk12: 5040a 2642923i bk13: 5040a 2640301i bk14: 5316a 2637274i bk15: 5316a 2634945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.4536
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585319 n_act=4044 n_pre=4028 n_req=43838 n_rd=82756 n_write=51334 bw_util=0.09833
n_activity=342021 dram_eff=0.7841
bk0: 5356a 2637653i bk1: 5356a 2634948i bk2: 5220a 2640582i bk3: 5216a 2638963i bk4: 5120a 2642051i bk5: 5120a 2639584i bk6: 5120a 2643138i bk7: 5120a 2639997i bk8: 5120a 2641342i bk9: 5120a 2639546i bk10: 5088a 2639783i bk11: 5084a 2638477i bk12: 5044a 2641995i bk13: 5040a 2640597i bk14: 5316a 2638696i bk15: 5316a 2637408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.44097
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585377 n_act=4046 n_pre=4030 n_req=43825 n_rd=82732 n_write=51296 bw_util=0.09828
n_activity=341872 dram_eff=0.7841
bk0: 5360a 2638624i bk1: 5356a 2636671i bk2: 5208a 2640462i bk3: 5204a 2638046i bk4: 5120a 2641344i bk5: 5120a 2639330i bk6: 5120a 2642177i bk7: 5120a 2640510i bk8: 5120a 2642846i bk9: 5120a 2640943i bk10: 5084a 2640170i bk11: 5084a 2638029i bk12: 5040a 2643136i bk13: 5040a 2641128i bk14: 5316a 2637911i bk15: 5320a 2635212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43735
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585329 n_act=4056 n_pre=4040 n_req=43837 n_rd=82752 n_write=51304 bw_util=0.0983
n_activity=341924 dram_eff=0.7841
bk0: 5356a 2637999i bk1: 5356a 2636747i bk2: 5204a 2639665i bk3: 5204a 2638585i bk4: 5120a 2642000i bk5: 5120a 2638280i bk6: 5120a 2642129i bk7: 5120a 2639347i bk8: 5120a 2642273i bk9: 5120a 2640430i bk10: 5084a 2639034i bk11: 5084a 2638308i bk12: 5040a 2642683i bk13: 5040a 2640495i bk14: 5332a 2638781i bk15: 5332a 2635813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.44655
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585289 n_act=4053 n_pre=4037 n_req=43845 n_rd=82776 n_write=51326 bw_util=0.09833
n_activity=342206 dram_eff=0.7838
bk0: 5356a 2637393i bk1: 5356a 2635267i bk2: 5208a 2640593i bk3: 5208a 2638574i bk4: 5124a 2641365i bk5: 5120a 2639186i bk6: 5120a 2641622i bk7: 5120a 2640264i bk8: 5120a 2642615i bk9: 5120a 2639571i bk10: 5088a 2640932i bk11: 5084a 2637558i bk12: 5040a 2641676i bk13: 5040a 2639285i bk14: 5336a 2637384i bk15: 5336a 2636473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.44315
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585178 n_act=4097 n_pre=4081 n_req=43838 n_rd=82772 n_write=51353 bw_util=0.09835
n_activity=342009 dram_eff=0.7843
bk0: 5352a 2638268i bk1: 5356a 2635750i bk2: 5204a 2639846i bk3: 5204a 2638209i bk4: 5124a 2642061i bk5: 5120a 2639132i bk6: 5120a 2642479i bk7: 5124a 2640616i bk8: 5120a 2642135i bk9: 5120a 2639123i bk10: 5088a 2639972i bk11: 5084a 2637632i bk12: 5040a 2642669i bk13: 5040a 2639799i bk14: 5340a 2637245i bk15: 5336a 2635071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42999
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585237 n_act=4082 n_pre=4066 n_req=43835 n_rd=82772 n_write=51324 bw_util=0.09833
n_activity=342203 dram_eff=0.7837
bk0: 5356a 2637543i bk1: 5356a 2636879i bk2: 5208a 2640647i bk3: 5212a 2637774i bk4: 5120a 2642363i bk5: 5120a 2640055i bk6: 5120a 2640495i bk7: 5124a 2639910i bk8: 5120a 2641866i bk9: 5120a 2640326i bk10: 5084a 2638973i bk11: 5084a 2637468i bk12: 5044a 2641258i bk13: 5040a 2640055i bk14: 5332a 2637650i bk15: 5332a 2635305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43641
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585175 n_act=4085 n_pre=4069 n_req=43844 n_rd=82776 n_write=51376 bw_util=0.09837
n_activity=341461 dram_eff=0.7858
bk0: 5356a 2636260i bk1: 5352a 2635389i bk2: 5204a 2641100i bk3: 5208a 2638757i bk4: 5120a 2641733i bk5: 5120a 2638925i bk6: 5120a 2642137i bk7: 5120a 2639780i bk8: 5120a 2642525i bk9: 5120a 2640430i bk10: 5084a 2638526i bk11: 5084a 2637888i bk12: 5056a 2641643i bk13: 5056a 2639942i bk14: 5328a 2638010i bk15: 5328a 2635294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42217
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585227 n_act=4070 n_pre=4054 n_req=43874 n_rd=82776 n_write=51354 bw_util=0.09835
n_activity=341533 dram_eff=0.7855
bk0: 5352a 2636020i bk1: 5352a 2634743i bk2: 5204a 2639207i bk3: 5204a 2638531i bk4: 5120a 2642198i bk5: 5120a 2639924i bk6: 5120a 2642358i bk7: 5120a 2641155i bk8: 5120a 2641289i bk9: 5120a 2639782i bk10: 5084a 2638707i bk11: 5084a 2637391i bk12: 5056a 2642548i bk13: 5064a 2641078i bk14: 5328a 2638287i bk15: 5328a 2635849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43094
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2727481 n_nop=2585109 n_act=4140 n_pre=4124 n_req=43868 n_rd=82780 n_write=51328 bw_util=0.09834
n_activity=341534 dram_eff=0.7853
bk0: 5356a 2637092i bk1: 5352a 2636836i bk2: 5204a 2641365i bk3: 5204a 2638857i bk4: 5124a 2643419i bk5: 5120a 2641181i bk6: 5120a 2640562i bk7: 5120a 2638924i bk8: 5120a 2641528i bk9: 5120a 2639637i bk10: 5084a 2639972i bk11: 5084a 2637075i bk12: 5056a 2642741i bk13: 5056a 2640910i bk14: 5332a 2638612i bk15: 5328a 2635937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.41123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35804, Miss = 10349, Miss_rate = 0.289, Pending_hits = 18691, Reservation_fails = 136
L2_cache_bank[1]: Access = 35774, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18664, Reservation_fails = 214
L2_cache_bank[2]: Access = 35744, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18646, Reservation_fails = 190
L2_cache_bank[3]: Access = 35745, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18658, Reservation_fails = 196
L2_cache_bank[4]: Access = 35745, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18653, Reservation_fails = 164
L2_cache_bank[5]: Access = 35738, Miss = 10343, Miss_rate = 0.289, Pending_hits = 18656, Reservation_fails = 181
L2_cache_bank[6]: Access = 35732, Miss = 10342, Miss_rate = 0.289, Pending_hits = 18651, Reservation_fails = 190
L2_cache_bank[7]: Access = 35734, Miss = 10341, Miss_rate = 0.289, Pending_hits = 18645, Reservation_fails = 156
L2_cache_bank[8]: Access = 35767, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18670, Reservation_fails = 211
L2_cache_bank[9]: Access = 35762, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18695, Reservation_fails = 134
L2_cache_bank[10]: Access = 35771, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18671, Reservation_fails = 176
L2_cache_bank[11]: Access = 35768, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18679, Reservation_fails = 173
L2_cache_bank[12]: Access = 35745, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18625, Reservation_fails = 189
L2_cache_bank[13]: Access = 35771, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18681, Reservation_fails = 194
L2_cache_bank[14]: Access = 35766, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18671, Reservation_fails = 227
L2_cache_bank[15]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18676, Reservation_fails = 166
L2_cache_bank[16]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18648, Reservation_fails = 153
L2_cache_bank[17]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18665, Reservation_fails = 136
L2_cache_bank[18]: Access = 35773, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18678, Reservation_fails = 144
L2_cache_bank[19]: Access = 35777, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18665, Reservation_fails = 150
L2_cache_bank[20]: Access = 35779, Miss = 10349, Miss_rate = 0.289, Pending_hits = 18680, Reservation_fails = 160
L2_cache_bank[21]: Access = 35770, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18673, Reservation_fails = 137
L2_total_cache_accesses = 786769
L2_total_cache_misses = 227607
L2_total_cache_miss_rate = 0.2893
L2_total_cache_pending_hits = 410641
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 289329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 153863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458836
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327702
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 203
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=1508617
icnt_total_pkts_simt_to_mem=1376629
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.73545
	minimum = 6
	maximum = 32
Network latency average = 8.67492
	minimum = 6
	maximum = 32
Slowest packet = 1442601
Flit latency average = 8.76849
	minimum = 6
	maximum = 32
Slowest flit = 2688697
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0107393
	minimum = 0.00957406 (at node 1)
	maximum = 0.0122306 (at node 47)
Accepted packet rate average = 0.0107393
	minimum = 0.00957406 (at node 1)
	maximum = 0.0122306 (at node 47)
Injected flit rate average = 0.0161106
	minimum = 0.00957406 (at node 1)
	maximum = 0.0244611 (at node 47)
Accepted flit rate average= 0.0161106
	minimum = 0.0121814 (at node 33)
	maximum = 0.0192873 (at node 22)
Injected packet length average = 1.50015
Accepted packet length average = 1.50015
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.617 (6 samples)
	minimum = 6 (6 samples)
	maximum = 188.167 (6 samples)
Network latency average = 10.9916 (6 samples)
	minimum = 6 (6 samples)
	maximum = 178.667 (6 samples)
Flit latency average = 11.3637 (6 samples)
	minimum = 6 (6 samples)
	maximum = 177.667 (6 samples)
Fragmentation average = 0.0875876 (6 samples)
	minimum = 0 (6 samples)
	maximum = 101.833 (6 samples)
Injected packet rate average = 0.0398883 (6 samples)
	minimum = 0.0354206 (6 samples)
	maximum = 0.0454266 (6 samples)
Accepted packet rate average = 0.0398883 (6 samples)
	minimum = 0.0354206 (6 samples)
	maximum = 0.0454266 (6 samples)
Injected flit rate average = 0.0758073 (6 samples)
	minimum = 0.0542224 (6 samples)
	maximum = 0.103159 (6 samples)
Accepted flit rate average = 0.0758073 (6 samples)
	minimum = 0.0690253 (6 samples)
	maximum = 0.0816992 (6 samples)
Injected packet size average = 1.90049 (6 samples)
Accepted packet size average = 1.90049 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 11 sec (1691 sec)
gpgpu_simulation_rate = 80612 (inst/sec)
gpgpu_simulation_rate = 1728 (cycle/sec)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 41941
gpu_sim_insn = 23068712
gpu_ipc =     550.0277
gpu_tot_sim_cycle = 3187429
gpu_tot_sim_insn = 159383980
gpu_tot_ipc =      50.0039
gpu_tot_issued_cta = 458752
max_total_param_size = 0
gpu_stall_dramfull = 343448
gpu_stall_icnt2sh    = 41554
partiton_reqs_in_parallel = 922648
partiton_reqs_in_parallel_total    = 31971900
partiton_level_parallism =      21.9987
partiton_level_parallism_total  =      10.3201
partiton_reqs_in_parallel_util = 922648
partiton_reqs_in_parallel_util_total    = 31971900
gpu_sim_cycle_parition_util = 41941
gpu_tot_sim_cycle_parition_util    = 1468158
partiton_level_parallism_util =      21.9987
partiton_level_parallism_util_total  =      21.7830
partiton_replys_in_parallel = 196624
partiton_replys_in_parallel_total    = 786769
L2_BW  =     444.3578 GB/Sec
L2_BW_total  =      29.2430 GB/Sec
gpu_total_sim_rate=84152

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5701876
	L1I_total_cache_misses = 6278
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2686976
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2685184
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5695598
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6278
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2686976
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5701876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13712, 13369, 13450, 13381, 13592, 13442, 13584, 13261, 13386, 13309, 13439, 13232, 13444, 13231, 13380, 13170, 13475, 13171, 13371, 13033, 13461, 13212, 13398, 13092, 13259, 13075, 13378, 13016, 13303, 13013, 13276, 12979, 
gpgpu_n_tot_thrd_icount = 335560064
gpgpu_n_tot_w_icount = 10486252
gpgpu_n_stall_shd_mem = 434138
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 589908
gpgpu_n_mem_write_global = 393254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9437268
gpgpu_n_store_insn = 6291491
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 42991616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:793953	W0_Idle:69601819	W0_Scoreboard:5147973	W1:492	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:10485751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4719152 {8:589894,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26215920 {40:65574,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1624 {8:203,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36178672 {40:196678,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146032 {8:393254,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27608 {136:203,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 602 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3187428 
mrq_lat_table:139078 	8027 	12534 	24993 	47133 	72427 	105054 	89372 	69755 	7961 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	519514 	313445 	132142 	11479 	775 	5 	1766 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21 	736019 	78240 	11093 	4907 	87655 	42250 	16109 	489 	0 	776 	4 	1766 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	407320 	173022 	9556 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131102 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	415 	38 	138 	0 	21 	9 	20 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.482972 10.777070  9.149585  9.494253  9.463343  9.746223 10.918919 11.290210  9.126050  9.565983  9.027700  9.335243 10.296774 10.701343  8.755208  9.135870 
dram[1]: 10.652997 10.858974  8.813334  9.467049  9.593472 10.037267 10.782609 11.250871  9.232295  9.452174  8.972376  9.433140 10.350649 10.770270  8.457287  8.968000 
dram[2]: 10.605016 10.556250  8.935135  9.632653  9.497059  9.799392 10.875421 10.872054  9.320000  9.473837  9.067039  9.198300  9.903727 10.697987  8.696891  9.037635 
dram[3]: 10.482972 10.801917  8.839142  9.150000  9.578635  9.959877 10.868687 10.835570  9.027700  9.554253  9.132395  9.780121 10.283871 10.734007  8.824147  8.852632 
dram[4]: 10.605016 11.370370  8.849463  9.127424  9.817629  9.820668 10.250793 10.734220  9.111732  9.452174  9.103932  9.436047 10.152866 10.591362  8.641026  8.912699 
dram[5]: 10.467492 11.049020  8.686016  9.201118  9.528024 10.084375 10.727574 11.179931  9.279202  9.538012  9.143661  9.547059 10.421569 10.521452  8.618926  8.845144 
dram[6]: 10.779552 11.062092  8.881402  9.328612  9.632835  9.844512 10.495114 10.845637  9.160112  9.610620  8.874317  9.494152 10.217949 10.626667  8.512627  8.641026 
dram[7]: 10.715190 11.205298  8.650919  8.978202  9.649700  9.993808 10.682119 11.051370  9.027700  9.473837  9.058660  9.172317 10.323625 10.734007  8.638461  8.834645 
dram[8]: 10.226586 10.578125  9.027397  9.606414  9.802432 10.490260 10.075000 10.822147  9.086592  9.501458  9.152542  9.529411 10.262820 10.596026  8.569975  8.725389 
dram[9]: 10.551402 11.125000  8.810161  9.307910  9.755287 10.128527 10.986395 11.348592  8.850948  9.275568  9.163842  9.224432 10.289389 10.266026  8.793734  8.788511 
dram[10]: 10.180723 11.249169  9.002732  9.276056  9.575667  9.841463 10.115988 10.688742  8.721925  8.939726  9.117977  9.198300 10.031348 10.702341  8.486146  8.933687 
average row locality = 576419/59422 = 9.700431
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1724      1723      1680      1680      1648      1648      1648      1648      1648      1648      1642      1642      1630      1629      1708      1708 
dram[1]:      1722      1723      1681      1680      1649      1648      1648      1648      1648      1649      1640      1639      1628      1628      1709      1708 
dram[2]:      1723      1723      1681      1680      1648      1648      1648      1649      1648      1648      1640      1639      1629      1628      1708      1708 
dram[3]:      1724      1723      1677      1676      1648      1648      1648      1648      1648      1648      1639      1639      1628      1628      1708      1710 
dram[4]:      1723      1723      1676      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1713      1713 
dram[5]:      1723      1723      1677      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1714      1714 
dram[6]:      1722      1723      1676      1676      1649      1648      1648      1649      1648      1648      1640      1639      1628      1628      1715      1714 
dram[7]:      1723      1723      1677      1678      1648      1648      1648      1649      1648      1648      1639      1639      1629      1628      1713      1713 
dram[8]:      1723      1722      1676      1677      1648      1648      1648      1648      1648      1648      1639      1639      1632      1632      1712      1712 
dram[9]:      1722      1722      1676      1676      1648      1648      1648      1648      1648      1648      1639      1640      1632      1634      1712      1712 
dram[10]:      1723      1722      1676      1676      1648      1648      1648      1648      1648      1648      1639      1639      1632      1632      1713      1712 
total reads: 293146
bank skew: 1724/1628 = 1.06
chip skew: 26654/26640 = 1.00
number of total write accesses:
dram[0]:      1662      1661      1623      1624      1579      1578      1584      1581      1610      1614      1617      1616      1562      1560      1654      1654 
dram[1]:      1655      1665      1624      1624      1584      1584      1576      1581      1611      1612      1608      1606      1560      1560      1657      1655 
dram[2]:      1660      1655      1625      1624      1581      1576      1582      1580      1614      1611      1606      1608      1560      1560      1649      1654 
dram[3]:      1662      1658      1620      1618      1580      1579      1580      1581      1611      1610      1603      1608      1560      1560      1654      1654 
dram[4]:      1660      1654      1616      1619      1582      1583      1581      1583      1614      1613      1601      1607      1560      1560      1657      1656 
dram[5]:      1658      1658      1615      1618      1582      1579      1581      1583      1609      1614      1606      1607      1561      1560      1656      1656 
dram[6]:      1652      1662      1619      1617      1578      1581      1574      1583      1613      1610      1608      1608      1560      1560      1656      1656 
dram[7]:      1663      1661      1619      1617      1575      1580      1578      1578      1611      1611      1604      1608      1561      1560      1656      1653 
dram[8]:      1662      1663      1619      1618      1577      1583      1576      1577      1605      1611      1601      1601      1570      1568      1656      1656 
dram[9]:      1665      1660      1619      1619      1581      1583      1582      1575      1618      1617      1605      1607      1568      1569      1656      1654 
dram[10]:      1657      1664      1619      1617      1579      1580      1579      1580      1614      1615      1607      1608      1568      1568      1656      1656 
total reads: 283273
bank skew: 1665/1560 = 1.07
chip skew: 25779/25735 = 1.00
average mf latency per bank:
dram[0]:       1121      1132       666       678      1464      1475      1245      1263       731       744      1135      1134      1053      1058       726       740
dram[1]:       1145      1156       674       681      1471      1462      1255      1257       737       728      1164      1160      1041      1048       734       741
dram[2]:       1142      1153       668       674      1427      1435      1328      1332       724       731      1142      1147      1154      1160       733       736
dram[3]:       1144      1146       666       687      1415      1419      1330      1293       734       738      1145      1152      1146      1154       733       743
dram[4]:       1147      1151       678       674      1523      1523      1292      1296       735       728      1150      1143      1110       999       754       750
dram[5]:       1143      1148       668       678      1520      1524      1290      1294       733       737      1073      1074       993       997       749       755
dram[6]:       1141      1146       671       677      1532      1530      1291      1298       729       732      1065      1069       987       994       746       753
dram[7]:       1166      1166       671       676      1531      1531      1388      1393       733       730      1073      1057       990      1001       749       744
dram[8]:       1154      1079       695       704      1520      1523      1359      1369       719       724      1043      1044      1029      1031       713       713
dram[9]:       1080      1089       696       707      1522      1531      1295      1229       747       750      1049      1047      1033      1032       738       740
dram[10]:       1083      1083       697       661      1473      1476      1218      1223       741       742      1136      1141      1027      1033       734       738
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626246 n_act=5369 n_pre=5353 n_req=52433 n_rd=106616 n_write=61774 bw_util=0.12
n_activity=417553 dram_eff=0.8066
bk0: 6896a 2698833i bk1: 6892a 2696546i bk2: 6720a 2701405i bk3: 6720a 2697576i bk4: 6592a 2702607i bk5: 6592a 2699589i bk6: 6592a 2704225i bk7: 6592a 2702397i bk8: 6592a 2704426i bk9: 6592a 2702383i bk10: 6568a 2699394i bk11: 6568a 2697143i bk12: 6520a 2701637i bk13: 6516a 2699919i bk14: 6832a 2699131i bk15: 6832a 2696849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.62528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626336 n_act=5379 n_pre=5363 n_req=52410 n_rd=106592 n_write=61688 bw_util=0.12
n_activity=417648 dram_eff=0.8058
bk0: 6888a 2699480i bk1: 6892a 2695244i bk2: 6724a 2700835i bk3: 6720a 2698644i bk4: 6596a 2703203i bk5: 6592a 2699219i bk6: 6592a 2704426i bk7: 6592a 2701680i bk8: 6592a 2706982i bk9: 6596a 2702111i bk10: 6560a 2698340i bk11: 6556a 2697416i bk12: 6512a 2703381i bk13: 6512a 2699948i bk14: 6836a 2695817i bk15: 6832a 2693911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.63011
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626271 n_act=5398 n_pre=5382 n_req=52393 n_rd=106592 n_write=61715 bw_util=0.12
n_activity=417823 dram_eff=0.8056
bk0: 6892a 2698550i bk1: 6892a 2694735i bk2: 6724a 2700126i bk3: 6720a 2698633i bk4: 6592a 2703650i bk5: 6592a 2700042i bk6: 6592a 2706150i bk7: 6596a 2701567i bk8: 6592a 2703783i bk9: 6592a 2701215i bk10: 6560a 2699412i bk11: 6556a 2698285i bk12: 6516a 2701631i bk13: 6512a 2699983i bk14: 6832a 2698598i bk15: 6832a 2697140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61427
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626373 n_act=5382 n_pre=5366 n_req=52378 n_rd=106560 n_write=61677 bw_util=0.1199
n_activity=417648 dram_eff=0.8056
bk0: 6896a 2699067i bk1: 6892a 2697286i bk2: 6708a 2701611i bk3: 6704a 2698308i bk4: 6592a 2703208i bk5: 6592a 2699976i bk6: 6592a 2704714i bk7: 6592a 2701084i bk8: 6592a 2705390i bk9: 6592a 2703014i bk10: 6556a 2699588i bk11: 6556a 2697708i bk12: 6512a 2703930i bk13: 6512a 2700800i bk14: 6832a 2697977i bk15: 6840a 2693845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61155
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626279 n_act=5409 n_pre=5393 n_req=52393 n_rd=106588 n_write=61689 bw_util=0.12
n_activity=417870 dram_eff=0.8054
bk0: 6892a 2698137i bk1: 6892a 2697297i bk2: 6704a 2700271i bk3: 6704a 2698269i bk4: 6592a 2703499i bk5: 6592a 2698763i bk6: 6592a 2704911i bk7: 6592a 2701418i bk8: 6592a 2704221i bk9: 6592a 2702116i bk10: 6560a 2699389i bk11: 6556a 2698358i bk12: 6512a 2703360i bk13: 6512a 2700060i bk14: 6852a 2698669i bk15: 6852a 2696024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6191
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626312 n_act=5384 n_pre=5368 n_req=52393 n_rd=106600 n_write=61694 bw_util=0.12
n_activity=418050 dram_eff=0.8051
bk0: 6892a 2697790i bk1: 6892a 2695319i bk2: 6708a 2701847i bk3: 6704a 2698692i bk4: 6592a 2703272i bk5: 6592a 2699980i bk6: 6592a 2704294i bk7: 6592a 2701814i bk8: 6592a 2704604i bk9: 6592a 2701658i bk10: 6560a 2700632i bk11: 6556a 2697418i bk12: 6512a 2701867i bk13: 6512a 2698527i bk14: 6856a 2697787i bk15: 6856a 2695794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61197
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626225 n_act=5412 n_pre=5396 n_req=52388 n_rd=106604 n_write=61721 bw_util=0.12
n_activity=417870 dram_eff=0.8056
bk0: 6888a 2699404i bk1: 6892a 2695828i bk2: 6704a 2700139i bk3: 6704a 2698408i bk4: 6596a 2703632i bk5: 6592a 2699144i bk6: 6592a 2704442i bk7: 6596a 2701434i bk8: 6592a 2704192i bk9: 6592a 2701573i bk10: 6560a 2700135i bk11: 6556a 2696971i bk12: 6512a 2703427i bk13: 6512a 2699606i bk14: 6860a 2697857i bk15: 6856a 2693798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.60503
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626252 n_act=5411 n_pre=5395 n_req=52386 n_rd=106604 n_write=61696 bw_util=0.12
n_activity=418084 dram_eff=0.8051
bk0: 6892a 2698311i bk1: 6892a 2696931i bk2: 6708a 2700943i bk3: 6712a 2697190i bk4: 6592a 2704598i bk5: 6592a 2701268i bk6: 6592a 2702591i bk7: 6596a 2700651i bk8: 6592a 2703739i bk9: 6592a 2702196i bk10: 6556a 2698379i bk11: 6556a 2697159i bk12: 6516a 2701488i bk13: 6512a 2699397i bk14: 6852a 2698134i bk15: 6852a 2694990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61322
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626214 n_act=5402 n_pre=5386 n_req=52395 n_rd=106608 n_write=61748 bw_util=0.12
n_activity=417302 dram_eff=0.8069
bk0: 6892a 2696963i bk1: 6888a 2695523i bk2: 6704a 2702065i bk3: 6708a 2699063i bk4: 6592a 2703726i bk5: 6592a 2700246i bk6: 6592a 2704417i bk7: 6592a 2701088i bk8: 6592a 2705094i bk9: 6592a 2702341i bk10: 6556a 2698600i bk11: 6556a 2697788i bk12: 6528a 2701452i bk13: 6528a 2698845i bk14: 6848a 2698226i bk15: 6848a 2695398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5992
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626225 n_act=5397 n_pre=5381 n_req=52431 n_rd=106612 n_write=61743 bw_util=0.12
n_activity=417365 dram_eff=0.8068
bk0: 6888a 2696251i bk1: 6888a 2695141i bk2: 6704a 2699461i bk3: 6704a 2697730i bk4: 6592a 2704202i bk5: 6592a 2700402i bk6: 6592a 2704699i bk7: 6592a 2702971i bk8: 6592a 2703776i bk9: 6592a 2701767i bk10: 6556a 2699047i bk11: 6560a 2696381i bk12: 6528a 2702584i bk13: 6536a 2700086i bk14: 6848a 2698141i bk15: 6848a 2695060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61056
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2805358 n_nop=2626102 n_act=5480 n_pre=5464 n_req=52419 n_rd=106608 n_write=61704 bw_util=0.12
n_activity=417391 dram_eff=0.8065
bk0: 6892a 2698616i bk1: 6888a 2697547i bk2: 6704a 2702485i bk3: 6704a 2699548i bk4: 6592a 2705363i bk5: 6592a 2701874i bk6: 6592a 2702061i bk7: 6592a 2700103i bk8: 6592a 2704166i bk9: 6592a 2701606i bk10: 6556a 2700255i bk11: 6556a 2696777i bk12: 6528a 2703393i bk13: 6528a 2700669i bk14: 6852a 2698752i bk15: 6848a 2696166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44743, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21669, Reservation_fails = 136
L2_cache_bank[1]: Access = 44715, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21642, Reservation_fails = 214
L2_cache_bank[2]: Access = 44684, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21625, Reservation_fails = 190
L2_cache_bank[3]: Access = 44684, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21637, Reservation_fails = 196
L2_cache_bank[4]: Access = 44683, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21632, Reservation_fails = 164
L2_cache_bank[5]: Access = 44677, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21635, Reservation_fails = 181
L2_cache_bank[6]: Access = 44666, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21629, Reservation_fails = 190
L2_cache_bank[7]: Access = 44669, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21622, Reservation_fails = 156
L2_cache_bank[8]: Access = 44705, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21649, Reservation_fails = 211
L2_cache_bank[9]: Access = 44699, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21674, Reservation_fails = 134
L2_cache_bank[10]: Access = 44707, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21649, Reservation_fails = 176
L2_cache_bank[11]: Access = 44704, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21657, Reservation_fails = 173
L2_cache_bank[12]: Access = 44681, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21604, Reservation_fails = 189
L2_cache_bank[13]: Access = 44707, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21659, Reservation_fails = 194
L2_cache_bank[14]: Access = 44702, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21650, Reservation_fails = 227
L2_cache_bank[15]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21655, Reservation_fails = 166
L2_cache_bank[16]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21627, Reservation_fails = 153
L2_cache_bank[17]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21644, Reservation_fails = 136
L2_cache_bank[18]: Access = 44713, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21657, Reservation_fails = 144
L2_cache_bank[19]: Access = 44717, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21644, Reservation_fails = 150
L2_cache_bank[20]: Access = 44717, Miss = 13327, Miss_rate = 0.298, Pending_hits = 21658, Reservation_fails = 160
L2_cache_bank[21]: Access = 44708, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21652, Reservation_fails = 137
L2_total_cache_accesses = 983393
L2_total_cache_misses = 293146
L2_total_cache_miss_rate = 0.2981
L2_total_cache_pending_hits = 476170
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 354858
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 589908
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 203
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=1967385
icnt_total_pkts_simt_to_mem=1704341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6685
	minimum = 6
	maximum = 66
Network latency average = 9.94326
	minimum = 6
	maximum = 66
Slowest packet = 1714384
Flit latency average = 9.06754
	minimum = 6
	maximum = 66
Slowest flit = 3166168
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937644
	minimum = 0.0834764 (at node 25)
	maximum = 0.106593 (at node 29)
Accepted packet rate average = 0.0937644
	minimum = 0.0834764 (at node 25)
	maximum = 0.106593 (at node 29)
Injected flit rate average = 0.187525
	minimum = 0.139127 (at node 25)
	maximum = 0.248653 (at node 29)
Accepted flit rate average= 0.187525
	minimum = 0.177515 (at node 34)
	maximum = 0.195863 (at node 5)
Injected packet length average = 1.99996
Accepted packet length average = 1.99996
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3387 (7 samples)
	minimum = 6 (7 samples)
	maximum = 170.714 (7 samples)
Network latency average = 10.8419 (7 samples)
	minimum = 6 (7 samples)
	maximum = 162.571 (7 samples)
Flit latency average = 11.0357 (7 samples)
	minimum = 6 (7 samples)
	maximum = 161.714 (7 samples)
Fragmentation average = 0.0750751 (7 samples)
	minimum = 0 (7 samples)
	maximum = 87.2857 (7 samples)
Injected packet rate average = 0.0475849 (7 samples)
	minimum = 0.0422857 (7 samples)
	maximum = 0.0541646 (7 samples)
Accepted packet rate average = 0.0475849 (7 samples)
	minimum = 0.0422857 (7 samples)
	maximum = 0.0541646 (7 samples)
Injected flit rate average = 0.0917669 (7 samples)
	minimum = 0.0663517 (7 samples)
	maximum = 0.123944 (7 samples)
Accepted flit rate average = 0.0917669 (7 samples)
	minimum = 0.0845239 (7 samples)
	maximum = 0.0980083 (7 samples)
Injected packet size average = 1.92849 (7 samples)
Accepted packet size average = 1.92849 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 34 sec (1894 sec)
gpgpu_simulation_rate = 84152 (inst/sec)
gpgpu_simulation_rate = 1682 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 283060
gpu_sim_insn = 20971928
gpu_ipc =      74.0900
gpu_tot_sim_cycle = 3692639
gpu_tot_sim_insn = 180355908
gpu_tot_ipc =      48.8420
gpu_tot_issued_cta = 524288
max_total_param_size = 0
gpu_stall_dramfull = 343448
gpu_stall_icnt2sh    = 41642
partiton_reqs_in_parallel = 6227320
partiton_reqs_in_parallel_total    = 32894548
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.5946
partiton_reqs_in_parallel_util = 6227320
partiton_reqs_in_parallel_util_total    = 32894548
gpu_sim_cycle_parition_util = 283060
gpu_tot_sim_cycle_parition_util    = 1510099
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8173
partiton_replys_in_parallel = 65645
partiton_replys_in_parallel_total    = 983393
L2_BW  =      21.9815 GB/Sec
L2_BW_total  =      26.9271 GB/Sec
gpu_total_sim_rate=83498

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6488532
	L1I_total_cache_misses = 6283
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3211264
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3209472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6482249
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6283
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3211264
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6488532
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15506, 15140, 15221, 15218, 15363, 15213, 15332, 15009, 15134, 15034, 15187, 14934, 15192, 14887, 15148, 14826, 15200, 14781, 15073, 14620, 15163, 14799, 15077, 14679, 14915, 14662, 15011, 14603, 14936, 14600, 14909, 14566, 
gpgpu_n_tot_thrd_icount = 379614848
gpgpu_n_tot_w_icount = 11862964
gpgpu_n_stall_shd_mem = 434138
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 655540
gpgpu_n_mem_write_global = 393262
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10485940
gpgpu_n_store_insn = 6291499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 51380224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:939163	W0_Idle:83125864	W0_Scoreboard:5758503	W1:948	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:11862007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5244080 {8:655510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26216240 {40:65582,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1664 {8:208,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38803312 {40:262294,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146096 {8:393262,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28288 {136:208,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 579 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3664223 
mrq_lat_table:149250 	8185 	12604 	25087 	49107 	72438 	105054 	89372 	69755 	7961 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	577723 	320844 	132142 	11479 	777 	15 	1782 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	800044 	79816 	11098 	4907 	87655 	42250 	16109 	489 	0 	778 	14 	1782 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	458256 	187713 	9561 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131110 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	500 	44 	138 	0 	23 	20 	27 	7 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.298508 10.448484  8.587787  8.837696  8.657068  8.913747 11.003323 11.371134  8.386934  8.797368  8.286070  8.644156  9.960123 10.331210  8.196173  8.522388 
dram[1]: 10.458966 10.624616  8.256723  8.814621  8.782494  9.123967 10.797385 11.332191  8.474619  8.746074  8.334171  8.721052  9.978461 10.394231  7.926097  8.378973 
dram[2]: 10.351352 10.305389  8.361386  9.029411  8.685040  8.929729 10.960265 10.956954  8.591260  8.718016  8.413706  8.461735  9.597633 10.328026  8.145238  8.438424 
dram[3]: 10.237389 10.535169  8.199513  8.459799  8.728232  9.060274 10.953643 10.888158  8.305970  8.738220  8.552972  9.107142  9.947853 10.361022  8.255422  8.262650 
dram[4]: 10.351352 11.135922  8.167476  8.422500  8.994565  8.948648 10.276398 10.820261  8.375940  8.655440  8.569948  8.816489  9.741742 10.230284  8.065727  8.332524 
dram[5]: 10.228487 10.833333  8.031026  8.502525  8.710526  9.160665 10.813725 11.151515  8.556410  8.771653  8.565891  8.908602 10.018518 10.166144  8.080000  8.222488 
dram[6]: 10.513762 10.778125  8.257353  8.608696  8.774536  9.021798 10.515924 10.859016  8.458228  8.830688  8.331658  8.863636  9.833333 10.262658  7.974478  8.070422 
dram[7]: 10.454545 10.917722  8.040573  8.316050  8.808000  9.087913 10.768729 11.026667  8.305970  8.627907  8.489743  8.588083  9.984615 10.361022  8.096698  8.247596 
dram[8]: 10.000000 10.360360  8.357320  8.865789  9.005449  9.517241 10.166154 10.907591  8.335000  8.786842  8.569948  8.844920  9.872727 10.178125  8.037471  8.137441 
dram[9]: 10.363363 10.905064  8.157385  8.591837  8.991848  9.300562 10.859016 11.350515  8.143553  8.468354  8.625000  8.632812  9.896657  9.848943  8.220096  8.210526 
dram[10]:  9.927954 10.952381  8.295567  8.564885  8.842246  9.063014 10.116208 10.775245  7.995215  8.193627  8.565891  8.610390  9.661721 10.271294  7.935335  8.350365 
average row locality = 588898/64308 = 9.157461
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1772      1771      1728      1728      1696      1697      1696      1696      1696      1697      1689      1688      1669      1668      1756      1756 
dram[1]:      1770      1772      1729      1728      1696      1696      1696      1696      1696      1697      1685      1684      1667      1667      1758      1756 
dram[2]:      1771      1771      1729      1729      1696      1696      1696      1697      1696      1696      1685      1685      1668      1667      1756      1756 
dram[3]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1684      1684      1667      1667      1756      1758 
dram[4]:      1771      1771      1724      1725      1696      1696      1696      1696      1696      1696      1684      1685      1668      1667      1762      1761 
dram[5]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1686      1684      1668      1667      1762      1763 
dram[6]:      1770      1771      1725      1724      1698      1698      1696      1697      1696      1696      1685      1684      1668      1667      1764      1764 
dram[7]:      1771      1772      1725      1726      1696      1696      1696      1698      1696      1696      1684      1684      1668      1667      1761      1761 
dram[8]:      1771      1771      1724      1726      1696      1697      1696      1696      1697      1696      1684      1684      1672      1672      1760      1761 
dram[9]:      1770      1770      1725      1724      1696      1696      1698      1696      1697      1696      1684      1685      1672      1675      1761      1761 
dram[10]:      1772      1770      1724      1724      1696      1696      1697      1696      1696      1696      1685      1684      1672      1672      1762      1760 
total reads: 301379
bank skew: 1772/1667 = 1.06
chip skew: 27406/27385 = 1.00
number of total write accesses:
dram[0]:      1678      1677      1647      1648      1611      1610      1616      1613      1642      1646      1642      1640      1578      1576      1670      1670 
dram[1]:      1671      1681      1648      1648      1615      1616      1608      1613      1643      1644      1632      1630      1576      1576      1674      1671 
dram[2]:      1676      1671      1649      1648      1613      1608      1614      1612      1646      1643      1630      1632      1576      1576      1665      1670 
dram[3]:      1678      1674      1645      1643      1612      1611      1612      1613      1643      1642      1626      1631      1576      1576      1670      1671 
dram[4]:      1676      1670      1641      1644      1614      1615      1613      1615      1646      1645      1624      1630      1576      1576      1674      1672 
dram[5]:      1675      1674      1640      1643      1614      1611      1613      1615      1641      1646      1629      1630      1578      1576      1672      1674 
dram[6]:      1668      1678      1644      1642      1610      1613      1606      1615      1645      1642      1631      1631      1577      1576      1673      1674 
dram[7]:      1679      1678      1644      1642      1607      1612      1610      1610      1643      1643      1627      1631      1577      1576      1672      1670 
dram[8]:      1679      1679      1644      1643      1609      1615      1608      1609      1637      1643      1624      1624      1586      1585      1672      1673 
dram[9]:      1681      1676      1644      1644      1613      1615      1614      1607      1650      1649      1628      1630      1584      1585      1675      1671 
dram[10]:      1673      1680      1644      1642      1611      1612      1611      1612      1646      1647      1630      1631      1584      1584      1674      1672 
total reads: 287519
bank skew: 1681/1576 = 1.07
chip skew: 26166/26121 = 1.00
average mf latency per bank:
dram[0]:       1126      1137       678       690      1457      1467      1242      1260       740       753      1137      1136      1057      1062       738       753
dram[1]:       1150      1165       686       693      1463      1454      1252      1254       747       738      1165      1162      1046      1053       746       754
dram[2]:       1147      1158       680       686      1420      1428      1323      1327       734       740      1144      1149      1156      1163       745       749
dram[3]:       1149      1151       678       698      1408      1412      1325      1289       743       747      1147      1154      1149      1157       746       755
dram[4]:       1152      1156       690       686      1514      1514      1287      1292       745       738      1152      1151      1114      1004       772       763
dram[5]:       1150      1152       681       690      1511      1515      1285      1296       742       747      1081      1078       998      1003       761       766
dram[6]:       1146      1151       687       689      1532      1523      1287      1294       739       742      1069      1073       995       999       758       766
dram[7]:       1170      1172       683       688      1522      1522      1382      1386       743       740      1076      1061       996      1007       762       757
dram[8]:       1158      1088       706       718      1510      1522      1353      1364       732       734      1048      1048      1034      1036       725       731
dram[9]:       1086      1094       710       718      1513      1522      1293      1226       756       759      1053      1051      1038      1037       753       756
dram[10]:       1091      1089       708       674      1465      1468      1215      1220       751       751      1140      1143      1032      1039       749       750
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146426 n_act=5811 n_pre=5795 n_req=53567 n_rd=109612 n_write=63314 bw_util=0.1038
n_activity=439438 dram_eff=0.787
bk0: 7088a 3223353i bk1: 7084a 3220920i bk2: 6912a 3225440i bk3: 6912a 3221538i bk4: 6784a 3226228i bk5: 6788a 3223211i bk6: 6784a 3228438i bk7: 6784a 3226495i bk8: 6784a 3228135i bk9: 6788a 3226032i bk10: 6756a 3223104i bk11: 6752a 3221033i bk12: 6676a 3226114i bk13: 6672a 3224399i bk14: 7024a 3223277i bk15: 7024a 3220863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05502
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146544 n_act=5817 n_pre=5801 n_req=53539 n_rd=109572 n_write=63224 bw_util=0.1038
n_activity=439354 dram_eff=0.7866
bk0: 7080a 3223953i bk1: 7088a 3219609i bk2: 6916a 3224841i bk3: 6912a 3222538i bk4: 6784a 3226847i bk5: 6784a 3222771i bk6: 6784a 3228596i bk7: 6784a 3225911i bk8: 6784a 3230647i bk9: 6788a 3225776i bk10: 6740a 3222192i bk11: 6736a 3221304i bk12: 6668a 3227873i bk13: 6668a 3224460i bk14: 7032a 3219995i bk15: 7024a 3217936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05912
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146475 n_act=5836 n_pre=5820 n_req=53523 n_rd=109576 n_write=63251 bw_util=0.1038
n_activity=439334 dram_eff=0.7868
bk0: 7084a 3223092i bk1: 7084a 3219137i bk2: 6916a 3224135i bk3: 6916a 3222657i bk4: 6784a 3227249i bk5: 6784a 3223564i bk6: 6784a 3230348i bk7: 6788a 3225722i bk8: 6784a 3227434i bk9: 6784a 3224734i bk10: 6740a 3223302i bk11: 6740a 3222157i bk12: 6672a 3226194i bk13: 6668a 3224538i bk14: 7024a 3222710i bk15: 7024a 3221172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0458
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146563 n_act=5827 n_pre=5811 n_req=53508 n_rd=109540 n_write=63217 bw_util=0.1037
n_activity=439248 dram_eff=0.7866
bk0: 7088a 3223515i bk1: 7084a 3221694i bk2: 6900a 3225502i bk3: 6896a 3222187i bk4: 6784a 3226804i bk5: 6784a 3223604i bk6: 6784a 3228884i bk7: 6788a 3225194i bk8: 6784a 3229079i bk9: 6784a 3226675i bk10: 6736a 3223566i bk11: 6736a 3221660i bk12: 6668a 3228465i bk13: 6668a 3225306i bk14: 7024a 3222158i bk15: 7032a 3217890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04345
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146459 n_act=5855 n_pre=5839 n_req=53525 n_rd=109576 n_write=63229 bw_util=0.1038
n_activity=439711 dram_eff=0.786
bk0: 7084a 3222546i bk1: 7084a 3221761i bk2: 6896a 3224174i bk3: 6900a 3221999i bk4: 6784a 3227133i bk5: 6784a 3222303i bk6: 6784a 3229082i bk7: 6784a 3225591i bk8: 6784a 3227883i bk9: 6784a 3225666i bk10: 6736a 3223483i bk11: 6740a 3222332i bk12: 6672a 3227825i bk13: 6668a 3224557i bk14: 7048a 3222773i bk15: 7044a 3220048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04976
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146472 n_act=5830 n_pre=5814 n_req=53530 n_rd=109596 n_write=63246 bw_util=0.1038
n_activity=439605 dram_eff=0.7864
bk0: 7088a 3222303i bk1: 7084a 3219886i bk2: 6900a 3225687i bk3: 6896a 3222533i bk4: 6784a 3226819i bk5: 6784a 3223492i bk6: 6784a 3228466i bk7: 6788a 3225825i bk8: 6784a 3228304i bk9: 6784a 3225175i bk10: 6744a 3224642i bk11: 6736a 3221392i bk12: 6672a 3226383i bk13: 6668a 3223046i bk14: 7048a 3221957i bk15: 7052a 3219785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04385
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146375 n_act=5857 n_pre=5841 n_req=53528 n_rd=109612 n_write=63273 bw_util=0.1038
n_activity=439886 dram_eff=0.786
bk0: 7080a 3223837i bk1: 7084a 3220285i bk2: 6900a 3224081i bk3: 6896a 3222333i bk4: 6792a 3227196i bk5: 6792a 3222716i bk6: 6784a 3228566i bk7: 6788a 3225460i bk8: 6784a 3227892i bk9: 6784a 3225133i bk10: 6740a 3224092i bk11: 6736a 3220871i bk12: 6672a 3227849i bk13: 6668a 3224153i bk14: 7056a 3222001i bk15: 7056a 3217764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03789
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146428 n_act=5859 n_pre=5843 n_req=53518 n_rd=109588 n_write=63240 bw_util=0.1038
n_activity=439858 dram_eff=0.7858
bk0: 7084a 3222792i bk1: 7088a 3221285i bk2: 6900a 3224838i bk3: 6904a 3220967i bk4: 6784a 3228237i bk5: 6784a 3224841i bk6: 6784a 3226831i bk7: 6792a 3224783i bk8: 6784a 3227416i bk9: 6784a 3225702i bk10: 6736a 3222384i bk11: 6736a 3221187i bk12: 6672a 3225980i bk13: 6668a 3223928i bk14: 7044a 3222256i bk15: 7044a 3219043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04483
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146380 n_act=5843 n_pre=5827 n_req=53533 n_rd=109612 n_write=63296 bw_util=0.1038
n_activity=439222 dram_eff=0.7873
bk0: 7084a 3221423i bk1: 7084a 3220039i bk2: 6896a 3225956i bk3: 6904a 3222922i bk4: 6784a 3227416i bk5: 6788a 3223799i bk6: 6784a 3228557i bk7: 6784a 3225202i bk8: 6788a 3228750i bk9: 6784a 3225925i bk10: 6736a 3222539i bk11: 6736a 3221766i bk12: 6688a 3225879i bk13: 6688a 3223327i bk14: 7040a 3222371i bk15: 7044a 3219432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03308
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146367 n_act=5844 n_pre=5828 n_req=53572 n_rd=109624 n_write=63295 bw_util=0.1038
n_activity=439517 dram_eff=0.7869
bk0: 7080a 3220813i bk1: 7080a 3219618i bk2: 6900a 3223324i bk3: 6896a 3221583i bk4: 6784a 3227886i bk5: 6784a 3224043i bk6: 6792a 3228809i bk7: 6784a 3227142i bk8: 6788a 3227417i bk9: 6784a 3225304i bk10: 6736a 3223126i bk11: 6740a 3220372i bk12: 6688a 3227085i bk13: 6700a 3224515i bk14: 7044a 3222174i bk15: 7044a 3218967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04261
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3330958 n_nop=3146258 n_act=5930 n_pre=5914 n_req=53555 n_rd=109608 n_write=63248 bw_util=0.1038
n_activity=439352 dram_eff=0.7869
bk0: 7088a 3223023i bk1: 7080a 3221976i bk2: 6896a 3226369i bk3: 6896a 3223420i bk4: 6784a 3229008i bk5: 6784a 3225508i bk6: 6788a 3226193i bk7: 6784a 3224225i bk8: 6784a 3227766i bk9: 6784a 3225180i bk10: 6740a 3224260i bk11: 6736a 3220752i bk12: 6688a 3227899i bk13: 6688a 3225032i bk14: 7048a 3222870i bk15: 7040a 3220170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01851

========= L2 cache stats =========
L2_cache_bank[0]: Access = 47729, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24279, Reservation_fails = 136
L2_cache_bank[1]: Access = 47705, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24246, Reservation_fails = 214
L2_cache_bank[2]: Access = 47664, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24221, Reservation_fails = 190
L2_cache_bank[3]: Access = 47665, Miss = 13696, Miss_rate = 0.287, Pending_hits = 24242, Reservation_fails = 196
L2_cache_bank[4]: Access = 47659, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24232, Reservation_fails = 164
L2_cache_bank[5]: Access = 47660, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24239, Reservation_fails = 181
L2_cache_bank[6]: Access = 47642, Miss = 13692, Miss_rate = 0.287, Pending_hits = 24233, Reservation_fails = 190
L2_cache_bank[7]: Access = 47648, Miss = 13693, Miss_rate = 0.287, Pending_hits = 24226, Reservation_fails = 156
L2_cache_bank[8]: Access = 47687, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24245, Reservation_fails = 211
L2_cache_bank[9]: Access = 47679, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24276, Reservation_fails = 134
L2_cache_bank[10]: Access = 47689, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24251, Reservation_fails = 176
L2_cache_bank[11]: Access = 47684, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24261, Reservation_fails = 173
L2_cache_bank[12]: Access = 47668, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24203, Reservation_fails = 189
L2_cache_bank[13]: Access = 47691, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24264, Reservation_fails = 194
L2_cache_bank[14]: Access = 47680, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24252, Reservation_fails = 227
L2_cache_bank[15]: Access = 47684, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24255, Reservation_fails = 166
L2_cache_bank[16]: Access = 47690, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24236, Reservation_fails = 153
L2_cache_bank[17]: Access = 47696, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24256, Reservation_fails = 136
L2_cache_bank[18]: Access = 47707, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24259, Reservation_fails = 144
L2_cache_bank[19]: Access = 47708, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24252, Reservation_fails = 150
L2_cache_bank[20]: Access = 47711, Miss = 13704, Miss_rate = 0.287, Pending_hits = 24256, Reservation_fails = 160
L2_cache_bank[21]: Access = 47692, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24256, Reservation_fails = 137
L2_total_cache_accesses = 1049038
L2_total_cache_misses = 301379
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 533440
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15784
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 412128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 227628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198427
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 655540
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393262
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 208
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=2098682
icnt_total_pkts_simt_to_mem=1770010
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.88943
	minimum = 6
	maximum = 32
Network latency average = 8.8021
	minimum = 6
	maximum = 32
Slowest packet = 1966946
Flit latency average = 8.86975
	minimum = 6
	maximum = 32
Slowest flit = 3671886
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00463826
	minimum = 0.00412282 (at node 4)
	maximum = 0.00528865 (at node 46)
Accepted packet rate average = 0.00463826
	minimum = 0.00412282 (at node 4)
	maximum = 0.00528865 (at node 46)
Injected flit rate average = 0.00695848
	minimum = 0.00412282 (at node 4)
	maximum = 0.0105791 (at node 40)
Accepted flit rate average= 0.00695848
	minimum = 0.00525685 (at node 32)
	maximum = 0.00837811 (at node 0)
Injected packet length average = 1.50024
Accepted packet length average = 1.50024
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.9075 (8 samples)
	minimum = 6 (8 samples)
	maximum = 153.375 (8 samples)
Network latency average = 10.5869 (8 samples)
	minimum = 6 (8 samples)
	maximum = 146.25 (8 samples)
Flit latency average = 10.765 (8 samples)
	minimum = 6 (8 samples)
	maximum = 145.5 (8 samples)
Fragmentation average = 0.0656907 (8 samples)
	minimum = 0 (8 samples)
	maximum = 76.375 (8 samples)
Injected packet rate average = 0.0422165 (8 samples)
	minimum = 0.0375153 (8 samples)
	maximum = 0.0480551 (8 samples)
Accepted packet rate average = 0.0422165 (8 samples)
	minimum = 0.0375153 (8 samples)
	maximum = 0.0480551 (8 samples)
Injected flit rate average = 0.0811659 (8 samples)
	minimum = 0.0585731 (8 samples)
	maximum = 0.109774 (8 samples)
Accepted flit rate average = 0.0811659 (8 samples)
	minimum = 0.0746155 (8 samples)
	maximum = 0.0868045 (8 samples)
Injected packet size average = 1.92261 (8 samples)
Accepted packet size average = 1.92261 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 0 sec (2160 sec)
gpgpu_simulation_rate = 83498 (inst/sec)
gpgpu_simulation_rate = 1709 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 41989
gpu_sim_insn = 23068752
gpu_ipc =     549.3999
gpu_tot_sim_cycle = 3956778
gpu_tot_sim_insn = 203424660
gpu_tot_ipc =      51.4117
gpu_tot_issued_cta = 589824
max_total_param_size = 0
gpu_stall_dramfull = 343487
gpu_stall_icnt2sh    = 55123
partiton_reqs_in_parallel = 923719
partiton_reqs_in_parallel_total    = 39121868
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =      10.1208
partiton_reqs_in_parallel_util = 923719
partiton_reqs_in_parallel_util_total    = 39121868
gpu_sim_cycle_parition_util = 41989
gpu_tot_sim_cycle_parition_util    = 1793159
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.8214
partiton_replys_in_parallel = 196640
partiton_replys_in_parallel_total    = 1049038
L2_BW  =     443.8859 GB/Sec
L2_BW_total  =      29.8400 GB/Sec
gpu_total_sim_rate=85905

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7275012
	L1I_total_cache_misses = 6283
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3473408
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3471616
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7268729
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6283
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3473408
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7275012
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17504, 17138, 17246, 17189, 17361, 17184, 17303, 16980, 17132, 17059, 17185, 16878, 17190, 16831, 17146, 16770, 17144, 16779, 17044, 16591, 17188, 16770, 17048, 16596, 16913, 16633, 16982, 16520, 16934, 16571, 16907, 16537, 
gpgpu_n_tot_thrd_icount = 427852416
gpgpu_n_tot_w_icount = 13370388
gpgpu_n_stall_shd_mem = 434176
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786612
gpgpu_n_mem_write_global = 458830
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12583092
gpgpu_n_store_insn = 7340107
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 55574528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197198
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:989739	W0_Idle:83134404	W0_Scoreboard:6804774	W1:1044	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:13369335	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6292656 {8:786582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936112 {40:65614,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1664 {8:208,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48240496 {40:262294,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670640 {8:458830,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28288 {136:208,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 526 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3956777 
mrq_lat_table:177276 	9895 	15564 	30392 	58592 	88189 	128117 	96338 	70590 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	683866 	410848 	132635 	11479 	777 	15 	1782 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	971763 	103625 	12195 	4922 	87655 	42250 	16109 	489 	0 	778 	14 	1782 	1800 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	540570 	233241 	12789 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196678 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	571 	57 	138 	0 	23 	20 	27 	7 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  9.593302  9.920792  8.201258  8.401287  8.344978  8.681818  9.780051  9.929871  8.212766  8.567628  7.716567  8.050000  9.314496  9.788114  7.745136  7.918489 
dram[1]:  9.687652  9.908642  7.889113  8.343284  8.554810  8.752860  9.540000 10.108465  8.267666  8.490109  7.863266  8.090336  9.350617  9.660714  7.454206  7.966000 
dram[2]:  9.632212  9.666667  7.955285  8.504348  8.472283  8.712329  9.700507  9.774936  8.363636  8.542035  7.843177  7.962810  9.062201  9.663265  7.705426  7.962000 
dram[3]:  9.502370  9.864532  7.790419  8.057851  8.488889  8.799540  9.769821  9.847939  8.043750  8.520971  8.064989  8.579064  9.304668  9.685422  7.730097  7.827112 
dram[4]:  9.655421 10.338501  7.843059  8.080746  8.627540  8.671202  9.185096  9.752551  8.136842  8.471491  8.062893  8.355748  9.021428  9.563131  7.587452  7.791016 
dram[5]:  9.515439 10.116161  7.718812  8.158996  8.455752  8.964788  9.624685  9.855670  8.245727  8.511013  8.025000  8.408297  9.241464  9.611675  7.571157  7.687861 
dram[6]:  9.680387  9.874384  7.851107  8.191176  8.470066  8.726027  9.511222  9.906735  8.167019  8.411765  7.847250  8.283871  9.171913  9.660714  7.489681  7.649426 
dram[7]:  9.685990 10.072865  7.835341  7.997951  8.515625  8.925234  9.406404  9.792308  8.094339  8.339093  7.950413  8.025000  9.264059  9.685422  7.487805  7.769980 
dram[8]:  9.366822  9.735436  7.896761  8.464209  8.734553  9.148325  9.195181  9.762148  8.016632  8.469298  7.883197  8.340564  9.228155  9.500000  7.553030  7.671154 
dram[9]:  9.572792 10.118687  7.696252  8.146138  8.703873  9.016509  9.639798 10.039474  7.838057  8.199153  8.103158  8.180467  9.359606  9.305623  7.730620  7.802348 
dram[10]:  9.401408 10.203563  7.914807  8.278131  8.543624  8.761468  9.028369  9.744898  7.776660  8.070981  7.991701  8.092437  9.156627  9.718670  7.485929  7.928430 
average row locality = 683001/79105 = 8.634107
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2156      2155      2104      2105      2065      2065      2064      2064      2064      2064      2057      2056      2037      2036      2135      2136 
dram[1]:      2154      2156      2105      2104      2064      2064      2064      2064      2064      2065      2053      2052      2035      2035      2137      2135 
dram[2]:      2155      2155      2105      2104      2064      2064      2064      2065      2064      2064      2053      2053      2036      2035      2135      2135 
dram[3]:      2156      2155      2100      2099      2064      2064      2064      2064      2064      2064      2052      2052      2035      2035      2135      2137 
dram[4]:      2155      2155      2099      2100      2064      2064      2064      2064      2064      2064      2052      2053      2036      2035      2142      2141 
dram[5]:      2156      2155      2100      2099      2064      2064      2064      2065      2064      2064      2054      2052      2035      2035      2142      2142 
dram[6]:      2154      2155      2100      2099      2066      2065      2064      2065      2064      2064      2053      2052      2036      2035      2144      2144 
dram[7]:      2155      2156      2100      2102      2064      2064      2064      2065      2064      2064      2052      2052      2036      2035      2142      2141 
dram[8]:      2155      2155      2099      2101      2064      2065      2064      2064      2065      2064      2053      2052      2040      2040      2140      2141 
dram[9]:      2154      2154      2100      2099      2064      2064      2067      2064      2066      2065      2052      2053      2040      2043      2141      2141 
dram[10]:      2156      2154      2099      2099      2064      2064      2064      2064      2064      2064      2053      2052      2040      2040      2142      2140 
total reads: 366916
bank skew: 2156/2035 = 1.06
chip skew: 33367/33340 = 1.00
number of total write accesses:
dram[0]:      1854      1853      1808      1810      1757      1755      1760      1759      1796      1800      1809      1808      1754      1752      1846      1847 
dram[1]:      1847      1857      1808      1809      1760      1761      1752      1757      1797      1798      1800      1799      1752      1752      1851      1848 
dram[2]:      1852      1847      1809      1808      1757      1752      1758      1757      1800      1797      1798      1801      1752      1753      1841      1846 
dram[3]:      1854      1850      1803      1801      1756      1755      1756      1757      1797      1796      1795      1800      1752      1752      1846      1847 
dram[4]:      1852      1846      1799      1803      1758      1760      1757      1759      1801      1799      1794      1799      1753      1752      1849      1848 
dram[5]:      1850      1851      1798      1801      1758      1755      1757      1759      1795      1800      1798      1799      1754      1752      1848      1848 
dram[6]:      1844      1854      1802      1800      1754      1757      1750      1759      1799      1797      1800      1800      1752      1752      1848      1849 
dram[7]:      1855      1853      1802      1801      1751      1756      1755      1754      1797      1797      1796      1800      1753      1752      1849      1845 
dram[8]:      1854      1856      1802      1801      1753      1759      1752      1753      1791      1798      1794      1793      1762      1760      1848      1848 
dram[9]:      1857      1853      1802      1803      1757      1759      1760      1751      1806      1805      1797      1800      1760      1763      1848      1846 
dram[10]:      1849      1856      1803      1800      1755      1756      1755      1756      1801      1802      1799      1800      1760      1760      1848      1848 
total reads: 316085
bank skew: 1857/1750 = 1.06
chip skew: 28768/28716 = 1.00
average mf latency per bank:
dram[0]:       1038      1050       654       664      1328      1339      1143      1159       708       720      1049      1049       975       981       704       718
dram[1]:       1059      1073       660       668      1334      1328      1151      1155       713       707      1072      1071       965       973       710       719
dram[2]:       1055      1066       655       663      1297      1305      1213      1218       702       708      1053      1058      1061      1067       709       714
dram[3]:       1058      1060       654       673      1287      1292      1215      1185       711       715      1056      1063      1054      1062       711       721
dram[4]:       1060      1065       664       662      1379      1381      1182      1187       712       708      1060      1061      1025       933       732       728
dram[5]:       1059      1060       657       665      1375      1381      1180      1190       710       716       999       998       925       931       724       729
dram[6]:       1055      1061       661       663      1394      1389      1182      1188       707       710       990       994       924       928       722       731
dram[7]:       1075      1079       658       664      1385      1387      1263      1269       709       708       995       984       922       934       726       720
dram[8]:       1065      1008       678       688      1375      1387      1238      1249       701       703       971       972       955       959       692       700
dram[9]:       1005      1011       682       690      1378      1387      1185      1129       722       725       975       975       959       960       717       722
dram[10]:       1009      1005       679       651      1336      1341      1119      1124       717       718      1050      1055       954       962       712       716
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187461 n_act=7153 n_pre=7137 n_req=62131 n_rd=133452 n_write=73721 bw_util=0.1215
n_activity=515196 dram_eff=0.8042
bk0: 8624a 3283823i bk1: 8620a 3280954i bk2: 8416a 3285796i bk3: 8420a 3280575i bk4: 8260a 3286642i bk5: 8260a 3283551i bk6: 8256a 3290500i bk7: 8256a 3287296i bk8: 8256a 3290630i bk9: 8256a 3288258i bk10: 8228a 3283527i bk11: 8224a 3280427i bk12: 8148a 3286693i bk13: 8144a 3284046i bk14: 8540a 3283921i bk15: 8544a 3280020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21533
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187574 n_act=7165 n_pre=7149 n_req=62099 n_rd=133404 n_write=73632 bw_util=0.1215
n_activity=515338 dram_eff=0.8035
bk0: 8616a 3284671i bk1: 8624a 3279521i bk2: 8420a 3285889i bk3: 8416a 3282660i bk4: 8256a 3289258i bk5: 8256a 3283715i bk6: 8256a 3290504i bk7: 8256a 3287217i bk8: 8256a 3292857i bk9: 8260a 3288049i bk10: 8212a 3282812i bk11: 8208a 3281092i bk12: 8140a 3288556i bk13: 8140a 3284041i bk14: 8548a 3280376i bk15: 8540a 3277932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21512
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187547 n_act=7171 n_pre=7155 n_req=62079 n_rd=133404 n_write=73647 bw_util=0.1215
n_activity=515130 dram_eff=0.8039
bk0: 8620a 3284689i bk1: 8620a 3279932i bk2: 8420a 3284630i bk3: 8416a 3282387i bk4: 8256a 3288778i bk5: 8256a 3284045i bk6: 8256a 3293362i bk7: 8260a 3287687i bk8: 8256a 3290169i bk9: 8256a 3287342i bk10: 8212a 3283546i bk11: 8212a 3282501i bk12: 8144a 3286892i bk13: 8140a 3284137i bk14: 8540a 3283959i bk15: 8540a 3281489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.1954
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187673 n_act=7157 n_pre=7141 n_req=62057 n_rd=133360 n_write=73593 bw_util=0.1214
n_activity=514960 dram_eff=0.8038
bk0: 8624a 3283871i bk1: 8620a 3281940i bk2: 8400a 3286214i bk3: 8396a 3282152i bk4: 8256a 3288731i bk5: 8256a 3284095i bk6: 8256a 3291165i bk7: 8256a 3286292i bk8: 8256a 3291985i bk9: 8256a 3288947i bk10: 8208a 3284095i bk11: 8208a 3281968i bk12: 8140a 3289231i bk13: 8140a 3285302i bk14: 8540a 3281496i bk15: 8548a 3277246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19882
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187517 n_act=7197 n_pre=7181 n_req=62081 n_rd=133408 n_write=73621 bw_util=0.1215
n_activity=515666 dram_eff=0.803
bk0: 8620a 3283619i bk1: 8620a 3282086i bk2: 8396a 3285073i bk3: 8400a 3281310i bk4: 8256a 3288266i bk5: 8256a 3282549i bk6: 8256a 3291563i bk7: 8256a 3287851i bk8: 8256a 3289964i bk9: 8256a 3287554i bk10: 8208a 3283702i bk11: 8212a 3282428i bk12: 8144a 3287482i bk13: 8140a 3283649i bk14: 8568a 3283431i bk15: 8564a 3279178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.20928
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187560 n_act=7173 n_pre=7157 n_req=62078 n_rd=133420 n_write=73614 bw_util=0.1215
n_activity=515591 dram_eff=0.8031
bk0: 8624a 3283352i bk1: 8620a 3280310i bk2: 8400a 3285874i bk3: 8396a 3282655i bk4: 8256a 3288435i bk5: 8256a 3284357i bk6: 8256a 3291495i bk7: 8260a 3287871i bk8: 8256a 3291152i bk9: 8256a 3287310i bk10: 8216a 3284665i bk11: 8208a 3280895i bk12: 8140a 3286622i bk13: 8140a 3282631i bk14: 8568a 3282769i bk15: 8568a 3279540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19388
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187427 n_act=7216 n_pre=7200 n_req=62077 n_rd=133440 n_write=73641 bw_util=0.1215
n_activity=515589 dram_eff=0.8033
bk0: 8616a 3284798i bk1: 8620a 3280377i bk2: 8400a 3285319i bk3: 8396a 3282392i bk4: 8264a 3289116i bk5: 8260a 3283828i bk6: 8256a 3290143i bk7: 8260a 3286763i bk8: 8256a 3290683i bk9: 8256a 3287052i bk10: 8212a 3283643i bk11: 8208a 3280127i bk12: 8144a 3288178i bk13: 8140a 3284296i bk14: 8576a 3281975i bk15: 8576a 3276690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19218
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187462 n_act=7220 n_pre=7204 n_req=62072 n_rd=133424 n_write=73614 bw_util=0.1215
n_activity=515672 dram_eff=0.803
bk0: 8620a 3283593i bk1: 8624a 3281314i bk2: 8400a 3285258i bk3: 8408a 3279977i bk4: 8256a 3290137i bk5: 8256a 3286150i bk6: 8256a 3288626i bk7: 8260a 3285786i bk8: 8256a 3290337i bk9: 8256a 3287605i bk10: 8208a 3282984i bk11: 8208a 3281004i bk12: 8144a 3286451i bk13: 8140a 3283790i bk14: 8568a 3281462i bk15: 8564a 3277912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19903
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187419 n_act=7202 n_pre=7186 n_req=62086 n_rd=133448 n_write=73669 bw_util=0.1215
n_activity=515006 dram_eff=0.8043
bk0: 8620a 3281688i bk1: 8620a 3279747i bk2: 8396a 3287169i bk3: 8404a 3283831i bk4: 8256a 3289551i bk5: 8260a 3284623i bk6: 8256a 3291132i bk7: 8256a 3286642i bk8: 8260a 3290914i bk9: 8256a 3288137i bk10: 8212a 3282294i bk11: 8208a 3281389i bk12: 8160a 3287316i bk13: 8160a 3283504i bk14: 8560a 3283277i bk15: 8564a 3278986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.18451
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187392 n_act=7195 n_pre=7179 n_req=62134 n_rd=133468 n_write=73690 bw_util=0.1215
n_activity=515500 dram_eff=0.8037
bk0: 8616a 3280858i bk1: 8616a 3279364i bk2: 8400a 3283252i bk3: 8396a 3281510i bk4: 8256a 3289115i bk5: 8256a 3284680i bk6: 8268a 3290687i bk7: 8256a 3287612i bk8: 8264a 3289530i bk9: 8260a 3287064i bk10: 8208a 3283234i bk11: 8212a 3279428i bk12: 8160a 3287986i bk13: 8172a 3283592i bk14: 8564a 3282821i bk15: 8564a 3278740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.20067
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3408924 n_nop=3187362 n_act=7257 n_pre=7241 n_req=62107 n_rd=133436 n_write=73628 bw_util=0.1215
n_activity=515255 dram_eff=0.8037
bk0: 8624a 3283579i bk1: 8616a 3281882i bk2: 8396a 3287030i bk3: 8396a 3283799i bk4: 8256a 3291081i bk5: 8256a 3285987i bk6: 8256a 3288251i bk7: 8256a 3286471i bk8: 8256a 3289746i bk9: 8256a 3287047i bk10: 8212a 3283922i bk11: 8208a 3280251i bk12: 8160a 3288714i bk13: 8160a 3285172i bk14: 8568a 3283679i bk15: 8560a 3280506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.17265

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56669, Miss = 16682, Miss_rate = 0.294, Pending_hits = 27258, Reservation_fails = 136
L2_cache_bank[1]: Access = 56647, Miss = 16681, Miss_rate = 0.294, Pending_hits = 27224, Reservation_fails = 214
L2_cache_bank[2]: Access = 56602, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27200, Reservation_fails = 190
L2_cache_bank[3]: Access = 56606, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27221, Reservation_fails = 196
L2_cache_bank[4]: Access = 56598, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27211, Reservation_fails = 164
L2_cache_bank[5]: Access = 56599, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27217, Reservation_fails = 181
L2_cache_bank[6]: Access = 56576, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27211, Reservation_fails = 190
L2_cache_bank[7]: Access = 56582, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27203, Reservation_fails = 156
L2_cache_bank[8]: Access = 56623, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27224, Reservation_fails = 211
L2_cache_bank[9]: Access = 56617, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27255, Reservation_fails = 134
L2_cache_bank[10]: Access = 56627, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27229, Reservation_fails = 176
L2_cache_bank[11]: Access = 56621, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27239, Reservation_fails = 173
L2_cache_bank[12]: Access = 56604, Miss = 16681, Miss_rate = 0.295, Pending_hits = 27182, Reservation_fails = 189
L2_cache_bank[13]: Access = 56628, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27242, Reservation_fails = 194
L2_cache_bank[14]: Access = 56619, Miss = 16677, Miss_rate = 0.295, Pending_hits = 27231, Reservation_fails = 227
L2_cache_bank[15]: Access = 56622, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27233, Reservation_fails = 166
L2_cache_bank[16]: Access = 56627, Miss = 16680, Miss_rate = 0.295, Pending_hits = 27215, Reservation_fails = 153
L2_cache_bank[17]: Access = 56635, Miss = 16682, Miss_rate = 0.295, Pending_hits = 27235, Reservation_fails = 136
L2_cache_bank[18]: Access = 56647, Miss = 16684, Miss_rate = 0.295, Pending_hits = 27238, Reservation_fails = 144
L2_cache_bank[19]: Access = 56649, Miss = 16683, Miss_rate = 0.294, Pending_hits = 27231, Reservation_fails = 150
L2_cache_bank[20]: Access = 56650, Miss = 16682, Miss_rate = 0.294, Pending_hits = 27234, Reservation_fails = 160
L2_cache_bank[21]: Access = 56630, Miss = 16677, Miss_rate = 0.294, Pending_hits = 27235, Reservation_fails = 137
L2_total_cache_accesses = 1245678
L2_total_cache_misses = 366916
L2_total_cache_miss_rate = 0.2946
L2_total_cache_pending_hits = 598968
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 477656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 293156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 263986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786612
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458830
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 208
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=2557466
icnt_total_pkts_simt_to_mem=2097754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7721
	minimum = 6
	maximum = 76
Network latency average = 10.0067
	minimum = 6
	maximum = 66
Slowest packet = 2098308
Flit latency average = 9.1413
	minimum = 6
	maximum = 66
Slowest flit = 3879880
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936649
	minimum = 0.0833095 (at node 6)
	maximum = 0.106483 (at node 29)
Accepted packet rate average = 0.0936649
	minimum = 0.0833095 (at node 6)
	maximum = 0.106483 (at node 29)
Injected flit rate average = 0.187322
	minimum = 0.138849 (at node 6)
	maximum = 0.24838 (at node 29)
Accepted flit rate average= 0.187322
	minimum = 0.177313 (at node 34)
	maximum = 0.195996 (at node 21)
Injected packet length average = 1.99992
Accepted packet length average = 1.99992
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7814 (9 samples)
	minimum = 6 (9 samples)
	maximum = 144.778 (9 samples)
Network latency average = 10.5224 (9 samples)
	minimum = 6 (9 samples)
	maximum = 137.333 (9 samples)
Flit latency average = 10.5846 (9 samples)
	minimum = 6 (9 samples)
	maximum = 136.667 (9 samples)
Fragmentation average = 0.0583917 (9 samples)
	minimum = 0 (9 samples)
	maximum = 67.8889 (9 samples)
Injected packet rate average = 0.047933 (9 samples)
	minimum = 0.0426036 (9 samples)
	maximum = 0.0545471 (9 samples)
Accepted packet rate average = 0.047933 (9 samples)
	minimum = 0.0426036 (9 samples)
	maximum = 0.0545471 (9 samples)
Injected flit rate average = 0.092961 (9 samples)
	minimum = 0.0674926 (9 samples)
	maximum = 0.125174 (9 samples)
Accepted flit rate average = 0.092961 (9 samples)
	minimum = 0.0860263 (9 samples)
	maximum = 0.098937 (9 samples)
Injected packet size average = 1.93939 (9 samples)
Accepted packet size average = 1.93939 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 28 sec (2368 sec)
gpgpu_simulation_rate = 85905 (inst/sec)
gpgpu_simulation_rate = 1670 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 517738
gpu_sim_insn = 20972336
gpu_ipc =      40.5076
gpu_tot_sim_cycle = 4696666
gpu_tot_sim_insn = 224396996
gpu_tot_ipc =      47.7779
gpu_tot_issued_cta = 655360
max_total_param_size = 0
gpu_stall_dramfull = 343487
gpu_stall_icnt2sh    = 55316
partiton_reqs_in_parallel = 11390236
partiton_reqs_in_parallel_total    = 40045587
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.9516
partiton_reqs_in_parallel_util = 11390236
partiton_reqs_in_parallel_util_total    = 40045587
gpu_sim_cycle_parition_util = 517738
gpu_tot_sim_cycle_parition_util    = 1835148
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8607
partiton_replys_in_parallel = 65750
partiton_replys_in_parallel_total    = 1245678
L2_BW  =      12.0371 GB/Sec
L2_BW_total  =      26.4661 GB/Sec
gpu_total_sim_rate=79264

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8061892
	L1I_total_cache_misses = 6289
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3997696
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3995904
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8055603
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3997696
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8061892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
19367, 18932, 19109, 18983, 19201, 18955, 19120, 18705, 18949, 18784, 18933, 18557, 18938, 18487, 18848, 18380, 18846, 18366, 18700, 18178, 18844, 18357, 18681, 18183, 18500, 18220, 18592, 18107, 18544, 18158, 18494, 18101, 
gpgpu_n_tot_thrd_icount = 471921792
gpgpu_n_tot_w_icount = 14747556
gpgpu_n_stall_shd_mem = 434176
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 852340
gpgpu_n_mem_write_global = 458846
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13631860
gpgpu_n_store_insn = 7340123
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63963136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197198
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1141830	W0_Idle:109803682	W0_Scoreboard:7730379	W1:1956	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:14745591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6818224 {8:852278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936752 {40:65630,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1712 {8:214,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50868336 {40:327990,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670768 {8:458846,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29104 {136:214,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 511 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4673296 
mrq_lat_table:187422 	10134 	15661 	30553 	60457 	88221 	128117 	96338 	70590 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	740942 	419476 	132635 	11479 	778 	27 	1803 	1805 	903 	1112 	254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	1035246 	105827 	12200 	4922 	87675 	42250 	16109 	489 	0 	779 	26 	1803 	1805 	903 	1112 	254 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	590985 	248530 	12813 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	15 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	670 	64 	138 	2 	29 	33 	35 	11 	11 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    336278    293100    251008    250801    250842    251215    251029    250851    253003    253018    274095    249239    335471    335491    336254    336274 
dram[1]:    336273    336270    250914    250922    251216    251243    250982    251095    253004    253013    274088    249306    335493    265715    336269    290727 
dram[2]:    336273    336267    251065    250972    251091    251163    250990    251002    249086    252998    249226    270511    335590    250889    336263    253506 
dram[3]:    336268    289242    250891    250980    251061    251131    250955    250998    252991    252991    274117    249319    335481    335477    336258    336264 
dram[4]:    290300    336267    250930    250839    250896    250937    250950    250984    252994    252999    274070    274113    335496    261898    336264    336253 
dram[5]:    336278    336268    250970    250958    250948    250945    250996    250958    253012    253013    274189    274213    249731    335594    308912    254505 
dram[6]:    278599    336266    250941    251083    251135    250893    250879    250920    253018    253024    274194    255169    335551    335474    251351    336253 
dram[7]:    336278    336277    251038    251004    250841    251178    251005    250915    253005    252989    274292    249343    319953    335504    313912    254147 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    252983    252988    274284    274270    335519    335517    336271    336264 
dram[9]:    336276    335783    250992    250729    251150    250913    250950    250884    252999    253004    274283    274263    335622    249699    253135    250973 
dram[10]:    336275    250991    251030    251003    250935    250929    250980    250943    252984    249304    274285    274266    335537    249677    336265    336248 
average row accesses per activate:
dram[0]:  9.430555  9.700000  7.829077  8.004016  7.942974  8.180293  9.858586  9.931297  7.710372  8.063395  7.290741  7.638835  9.049412  9.467980  7.381387  7.524164 
dram[1]:  9.564706  9.645391  7.576046  7.895050  8.000000  8.257928  9.619753 10.132467  7.773176  8.046939  7.484733  7.703340  9.125891  9.350365  7.121265  7.557836 
dram[2]:  9.467442  9.544600  7.567362  8.064777  7.993853  8.204210  9.779449  9.735661  7.874251  7.993915  7.429924  7.560694  8.854838  9.272289  7.322464  7.578652 
dram[3]:  9.344037  9.651659  7.416045  7.642308  7.991803  8.262712  9.848485  9.903553  7.593449  7.975708  7.691552  8.149688  9.044706  9.439803  7.367942  7.443015 
dram[4]:  9.494172 10.187970  7.478343  7.677606  8.163180  8.169456  9.266033  9.760000  7.705078  7.965657  7.689588  7.937247  8.816514  9.260241  7.241071  7.378182 
dram[5]:  9.399538  9.931707  7.340111  7.761719  7.914807  8.384946  9.634568  9.861111  7.753937  7.935614  7.656250  7.935223  9.007026  9.370731  7.218861  7.323105 
dram[6]:  9.385681  9.651659  7.485876  7.716505  7.959184  8.180293  9.544118  9.984654  7.761811  7.899800  7.497132  7.983707  8.958042  9.416667  7.144366  7.296762 
dram[7]:  9.498835  9.934146  7.443820  7.585878  8.051653  8.425486  9.440678  9.848485  7.595376  7.834990  7.605825  7.701375  8.983644  9.352798  7.133568  7.392336 
dram[8]:  9.198646  9.481396  7.526515  8.002012  8.189075  8.620309  9.256532  9.840909  7.540230  8.046939  7.528846  7.891129  8.972093  9.180952  7.198934  7.315885 
dram[9]:  9.437500  9.907542  7.320442  7.733463  8.264831  8.450216  9.618227  9.989743  7.304991  7.669903  7.725838  7.795228  9.137441  8.986047  7.372727  7.455883 
dram[10]:  9.247727  9.987745  7.516068  7.834320  8.122916  8.229958  9.109813  9.823678  7.278598  7.575816  7.641325  7.716536  8.905312  9.430318  7.128295  7.521336 
average row locality = 695541/83919 = 8.288242
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2204      2204      2153      2152      2112      2116      2112      2113      2112      2112      2103      2102      2076      2075      2183      2184 
dram[1]:      2202      2207      2153      2154      2112      2113      2112      2112      2112      2113      2098      2098      2074      2075      2185      2185 
dram[2]:      2203      2203      2154      2152      2112      2113      2112      2115      2113      2112      2100      2099      2075      2077      2184      2183 
dram[3]:      2204      2205      2148      2148      2112      2113      2112      2113      2112      2112      2097      2097      2075      2074      2183      2185 
dram[4]:      2205      2203      2147      2149      2112      2113      2112      2113      2112      2112      2097      2099      2075      2075      2190      2191 
dram[5]:      2204      2204      2148      2148      2112      2112      2113      2114      2112      2112      2099      2097      2075      2074      2191      2191 
dram[6]:      2204      2203      2148      2149      2114      2113      2112      2113      2112      2113      2098      2097      2075      2074      2193      2192 
dram[7]:      2203      2204      2148      2149      2113      2113      2112      2114      2113      2112      2098      2097      2076      2075      2192      2189 
dram[8]:      2204      2205      2147      2151      2113      2114      2113      2112      2113      2113      2098      2097      2080      2080      2188      2189 
dram[9]:      2203      2203      2148      2147      2112      2113      2114      2113      2114      2113      2097      2098      2080      2084      2190      2191 
dram[10]:      2204      2203      2148      2147      2112      2113      2112      2112      2112      2113      2098      2097      2080      2080      2191      2189 
total reads: 375192
bank skew: 2207/2074 = 1.06
chip skew: 34120/34090 = 1.00
number of total write accesses:
dram[0]:      1870      1870      1832      1834      1788      1786      1792      1790      1828      1831      1834      1832      1770      1769      1862      1864 
dram[1]:      1863      1873      1832      1833      1792      1793      1784      1789      1829      1830      1824      1823      1768      1768      1867      1866 
dram[2]:      1868      1863      1834      1832      1789      1784      1790      1789      1832      1829      1823      1825      1768      1771      1858      1864 
dram[3]:      1870      1868      1827      1826      1788      1787      1788      1789      1829      1828      1818      1823      1769      1768      1862      1864 
dram[4]:      1868      1862      1824      1828      1790      1792      1789      1791      1833      1831      1817      1822      1769      1768      1865      1867 
dram[5]:      1866      1868      1823      1826      1790      1787      1789      1791      1827      1832      1821      1823      1771      1768      1866      1866 
dram[6]:      1860      1870      1827      1825      1786      1789      1782      1791      1831      1829      1823      1823      1768      1768      1865      1865 
dram[7]:      1872      1869      1827      1826      1784      1788      1787      1786      1829      1829      1819      1823      1769      1769      1867      1862 
dram[8]:      1871      1872      1827      1826      1785      1791      1784      1785      1823      1830      1817      1817      1778      1776      1865      1864 
dram[9]:      1874      1869      1827      1828      1789      1791      1791      1783      1838      1837      1820      1823      1776      1780      1865      1865 
dram[10]:      1865      1872      1828      1825      1787      1788      1787      1788      1833      1834      1822      1823      1776      1777      1865      1865 
total reads: 320349
bank skew: 1874/1768 = 1.06
chip skew: 29156/29102 = 1.00
average mf latency per bank:
dram[0]:       1044      1062       665       675      1324      1337      1142      1163       717       729      1051      1053       980       986       715       729
dram[1]:       1064      1083       671       681      1330      1324      1150      1154       722       716      1075      1074       970       980       721       732
dram[2]:       1060      1071       666       673      1293      1301      1211      1218       710       717      1064      1061      1064      1074       722       725
dram[3]:       1063      1074       664       685      1284      1291      1212      1183       720       724      1060      1066      1058      1066       722       731
dram[4]:       1065      1070       674       672      1374      1375      1181      1186       721       716      1063      1066      1029       940       743       739
dram[5]:       1064      1065       667       675      1370      1375      1186      1188       718       724      1003      1002       930       936       735       743
dram[6]:       1068      1066       672       676      1389      1384      1181      1187       716       719       994       999       929       933       733       741
dram[7]:       1080      1084       669       675      1379      1382      1260      1268       721       717       999       988       929       941       736       731
dram[8]:       1070      1014       688       743      1372      1384      1235      1246       710       712       976       976       960       964       703       711
dram[9]:       1010      1017       692       700      1372      1384      1185      1129       730       734       980       980       965       965       727       734
dram[10]:       1015      1014       689       662      1331      1336      1119      1125       726       727      1053      1058       960       967       723       727
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143415 n_act=7589 n_pre=7573 n_req=63265 n_rd=136452 n_write=75257 bw_util=0.09689
n_activity=537033 dram_eff=0.7884
bk0: 8816a 4244061i bk1: 8816a 4241184i bk2: 8612a 4245462i bk3: 8608a 4240376i bk4: 8448a 4246253i bk5: 8464a 4242963i bk6: 8448a 4250456i bk7: 8452a 4247030i bk8: 8448a 4250000i bk9: 8448a 4247595i bk10: 8412a 4243147i bk11: 8408a 4240072i bk12: 8304a 4246906i bk13: 8300a 4244246i bk14: 8732a 4243823i bk15: 8736a 4239864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50946
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143512 n_act=7597 n_pre=7581 n_req=63239 n_rd=136420 n_write=75176 bw_util=0.09683
n_activity=537154 dram_eff=0.7878
bk0: 8808a 4244944i bk1: 8828a 4239601i bk2: 8612a 4245680i bk3: 8616a 4242294i bk4: 8448a 4248580i bk5: 8452a 4243000i bk6: 8448a 4250424i bk7: 8448a 4247125i bk8: 8448a 4252328i bk9: 8452a 4247373i bk10: 8392a 4242488i bk11: 8392a 4240738i bk12: 8296a 4248916i bk13: 8300a 4244290i bk14: 8740a 4240326i bk15: 8740a 4237580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50924
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143431 n_act=7616 n_pre=7600 n_req=63226 n_rd=136428 n_write=75211 bw_util=0.09685
n_activity=537656 dram_eff=0.7873
bk0: 8812a 4244916i bk1: 8812a 4240113i bk2: 8616a 4244283i bk3: 8608a 4242030i bk4: 8448a 4248213i bk5: 8452a 4243394i bk6: 8448a 4253361i bk7: 8460a 4247480i bk8: 8452a 4249732i bk9: 8448a 4246688i bk10: 8400a 4243196i bk11: 8396a 4242125i bk12: 8300a 4247172i bk13: 8308a 4244209i bk14: 8736a 4243835i bk15: 8732a 4241285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143617 n_act=7592 n_pre=7576 n_req=63194 n_rd=136360 n_write=75141 bw_util=0.09679
n_activity=537068 dram_eff=0.7876
bk0: 8816a 4244097i bk1: 8820a 4241972i bk2: 8592a 4245894i bk3: 8592a 4241794i bk4: 8448a 4248191i bk5: 8452a 4243466i bk6: 8448a 4251054i bk7: 8452a 4246135i bk8: 8448a 4251450i bk9: 8448a 4248400i bk10: 8388a 4243813i bk11: 8388a 4241734i bk12: 8300a 4249441i bk13: 8296a 4245529i bk14: 8732a 4241456i bk15: 8740a 4237050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49654
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143463 n_act=7625 n_pre=7609 n_req=63221 n_rd=136420 n_write=75169 bw_util=0.09683
n_activity=537114 dram_eff=0.7879
bk0: 8820a 4243825i bk1: 8812a 4242346i bk2: 8588a 4244859i bk3: 8596a 4240908i bk4: 8448a 4247710i bk5: 8452a 4241814i bk6: 8448a 4251480i bk7: 8452a 4247756i bk8: 8448a 4249456i bk9: 8448a 4246864i bk10: 8388a 4243434i bk11: 8396a 4242078i bk12: 8300a 4247790i bk13: 8300a 4243930i bk14: 8760a 4243389i bk15: 8764a 4238773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50475
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143462 n_act=7619 n_pre=7603 n_req=63220 n_rd=136424 n_write=75178 bw_util=0.09684
n_activity=537637 dram_eff=0.7872
bk0: 8816a 4243666i bk1: 8816a 4240439i bk2: 8592a 4245634i bk3: 8592a 4242332i bk4: 8448a 4247796i bk5: 8448a 4243631i bk6: 8452a 4251377i bk7: 8456a 4247729i bk8: 8448a 4250515i bk9: 8448a 4246580i bk10: 8396a 4244378i bk11: 8388a 4240550i bk12: 8300a 4246902i bk13: 8296a 4242949i bk14: 8764a 4242623i bk15: 8764a 4239266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49269
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143383 n_act=7649 n_pre=7633 n_req=63212 n_rd=136440 n_write=75181 bw_util=0.09685
n_activity=537538 dram_eff=0.7874
bk0: 8816a 4244990i bk1: 8812a 4240512i bk2: 8592a 4245029i bk3: 8596a 4241953i bk4: 8456a 4248495i bk5: 8452a 4243185i bk6: 8448a 4249963i bk7: 8452a 4246624i bk8: 8448a 4250143i bk9: 8452a 4246419i bk10: 8392a 4243435i bk11: 8388a 4239976i bk12: 8300a 4248429i bk13: 8296a 4244486i bk14: 8772a 4241893i bk15: 8768a 4236473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49129
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143386 n_act=7655 n_pre=7639 n_req=63214 n_rd=136432 n_write=75174 bw_util=0.09684
n_activity=537948 dram_eff=0.7867
bk0: 8812a 4243853i bk1: 8816a 4241579i bk2: 8592a 4244991i bk3: 8596a 4239645i bk4: 8452a 4249605i bk5: 8452a 4245489i bk6: 8448a 4248479i bk7: 8456a 4245709i bk8: 8452a 4249709i bk9: 8448a 4246881i bk10: 8392a 4242765i bk11: 8388a 4240794i bk12: 8304a 4246684i bk13: 8300a 4243942i bk14: 8768a 4241260i bk15: 8756a 4237736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49676
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143339 n_act=7639 n_pre=7623 n_req=63228 n_rd=136468 n_write=75217 bw_util=0.09687
n_activity=537056 dram_eff=0.7883
bk0: 8816a 4241865i bk1: 8820a 4239797i bk2: 8588a 4246917i bk3: 8604a 4243441i bk4: 8452a 4248895i bk5: 8456a 4244003i bk6: 8452a 4251017i bk7: 8448a 4246301i bk8: 8452a 4250366i bk9: 8452a 4247597i bk10: 8392a 4242058i bk11: 8388a 4241077i bk12: 8320a 4247559i bk13: 8320a 4243670i bk14: 8752a 4243181i bk15: 8756a 4238880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48539
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143292 n_act=7642 n_pre=7626 n_req=63276 n_rd=136480 n_write=75246 bw_util=0.09689
n_activity=537801 dram_eff=0.7874
bk0: 8812a 4241041i bk1: 8812a 4239525i bk2: 8592a 4242996i bk3: 8588a 4241096i bk4: 8448a 4248549i bk5: 8452a 4243961i bk6: 8456a 4250549i bk7: 8452a 4247432i bk8: 8456a 4248788i bk9: 8452a 4246359i bk10: 8388a 4242995i bk11: 8392a 4239196i bk12: 8320a 4248303i bk13: 8336a 4243852i bk14: 8760a 4242788i bk15: 8764a 4238569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49793
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4370286 n_nop=4143288 n_act=7697 n_pre=7681 n_req=63246 n_rd=136444 n_write=75176 bw_util=0.09684
n_activity=537539 dram_eff=0.7874
bk0: 8816a 4243886i bk1: 8812a 4242164i bk2: 8592a 4246760i bk3: 8588a 4243494i bk4: 8448a 4250578i bk5: 8452a 4245365i bk6: 8448a 4248226i bk7: 8448a 4246349i bk8: 8448a 4249054i bk9: 8452a 4246395i bk10: 8392a 4243704i bk11: 8388a 4239944i bk12: 8320a 4248953i bk13: 8320a 4245339i bk14: 8764a 4243492i bk15: 8756a 4240275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47615

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59656, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29854, Reservation_fails = 136
L2_cache_bank[1]: Access = 59650, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29825, Reservation_fails = 214
L2_cache_bank[2]: Access = 59578, Miss = 17048, Miss_rate = 0.286, Pending_hits = 29795, Reservation_fails = 190
L2_cache_bank[3]: Access = 59602, Miss = 17057, Miss_rate = 0.286, Pending_hits = 29817, Reservation_fails = 196
L2_cache_bank[4]: Access = 59585, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29804, Reservation_fails = 164
L2_cache_bank[5]: Access = 59593, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29817, Reservation_fails = 181
L2_cache_bank[6]: Access = 59554, Miss = 17043, Miss_rate = 0.286, Pending_hits = 29807, Reservation_fails = 190
L2_cache_bank[7]: Access = 59570, Miss = 17047, Miss_rate = 0.286, Pending_hits = 29805, Reservation_fails = 156
L2_cache_bank[8]: Access = 59603, Miss = 17050, Miss_rate = 0.286, Pending_hits = 29824, Reservation_fails = 211
L2_cache_bank[9]: Access = 59608, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29850, Reservation_fails = 134
L2_cache_bank[10]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29826, Reservation_fails = 176
L2_cache_bank[11]: Access = 59606, Miss = 17052, Miss_rate = 0.286, Pending_hits = 29834, Reservation_fails = 173
L2_cache_bank[12]: Access = 59590, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29780, Reservation_fails = 189
L2_cache_bank[13]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29845, Reservation_fails = 194
L2_cache_bank[14]: Access = 59609, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29833, Reservation_fails = 227
L2_cache_bank[15]: Access = 59607, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29826, Reservation_fails = 166
L2_cache_bank[16]: Access = 59618, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29815, Reservation_fails = 153
L2_cache_bank[17]: Access = 59633, Miss = 17061, Miss_rate = 0.286, Pending_hits = 29836, Reservation_fails = 136
L2_cache_bank[18]: Access = 59637, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29822, Reservation_fails = 144
L2_cache_bank[19]: Access = 59647, Miss = 17062, Miss_rate = 0.286, Pending_hits = 29834, Reservation_fails = 150
L2_cache_bank[20]: Access = 59638, Miss = 17057, Miss_rate = 0.286, Pending_hits = 29835, Reservation_fails = 160
L2_cache_bank[21]: Access = 59622, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29845, Reservation_fails = 137
L2_total_cache_accesses = 1311428
L2_total_cache_misses = 375192
L2_total_cache_miss_rate = 0.2861
L2_total_cache_pending_hits = 656129
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16092
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 534817
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 301431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 264002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 852340
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458846
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 214
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=2688968
icnt_total_pkts_simt_to_mem=2163552
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.02743
	minimum = 6
	maximum = 44
Network latency average = 8.9134
	minimum = 6
	maximum = 44
Slowest packet = 2575423
Flit latency average = 8.95953
	minimum = 6
	maximum = 44
Slowest flit = 4781067
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0025399
	minimum = 0.00225501 (at node 11)
	maximum = 0.00290012 (at node 29)
Accepted packet rate average = 0.0025399
	minimum = 0.00225501 (at node 11)
	maximum = 0.00290012 (at node 29)
Injected flit rate average = 0.00381082
	minimum = 0.00225501 (at node 11)
	maximum = 0.00579734 (at node 29)
Accepted flit rate average= 0.00381082
	minimum = 0.00287405 (at node 30)
	maximum = 0.00458244 (at node 26)
Injected packet length average = 1.50038
Accepted packet length average = 1.50038
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.506 (10 samples)
	minimum = 6 (10 samples)
	maximum = 134.7 (10 samples)
Network latency average = 10.3615 (10 samples)
	minimum = 6 (10 samples)
	maximum = 128 (10 samples)
Flit latency average = 10.4221 (10 samples)
	minimum = 6 (10 samples)
	maximum = 127.4 (10 samples)
Fragmentation average = 0.0525526 (10 samples)
	minimum = 0 (10 samples)
	maximum = 61.1 (10 samples)
Injected packet rate average = 0.0433937 (10 samples)
	minimum = 0.0385687 (10 samples)
	maximum = 0.0493824 (10 samples)
Accepted packet rate average = 0.0433937 (10 samples)
	minimum = 0.0385687 (10 samples)
	maximum = 0.0493824 (10 samples)
Injected flit rate average = 0.084046 (10 samples)
	minimum = 0.0609689 (10 samples)
	maximum = 0.113237 (10 samples)
Accepted flit rate average = 0.084046 (10 samples)
	minimum = 0.0777111 (10 samples)
	maximum = 0.0895015 (10 samples)
Injected packet size average = 1.93682 (10 samples)
Accepted packet size average = 1.93682 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 11 sec (2831 sec)
gpgpu_simulation_rate = 79264 (inst/sec)
gpgpu_simulation_rate = 1659 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 41952
gpu_sim_insn = 23068832
gpu_ipc =     549.8864
gpu_tot_sim_cycle = 4960768
gpu_tot_sim_insn = 247465828
gpu_tot_ipc =      49.8846
gpu_tot_issued_cta = 720896
max_total_param_size = 0
gpu_stall_dramfull = 343550
gpu_stall_icnt2sh    = 70848
partiton_reqs_in_parallel = 922881
partiton_reqs_in_parallel_total    = 51435823
partiton_level_parallism =      21.9985
partiton_level_parallism_total  =      10.5546
partiton_reqs_in_parallel_util = 922881
partiton_reqs_in_parallel_util_total    = 51435823
gpu_sim_cycle_parition_util = 41952
gpu_tot_sim_cycle_parition_util    = 2352886
partiton_level_parallism_util =      21.9985
partiton_level_parallism_util_total  =      21.8632
partiton_replys_in_parallel = 196672
partiton_replys_in_parallel_total    = 1311428
L2_BW  =     444.3497 GB/Sec
L2_BW_total  =      28.8148 GB/Sec
gpu_total_sim_rate=81483

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8848420
	L1I_total_cache_misses = 6289
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4259840
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4258048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8842131
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4259840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8848420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21365, 20903, 21080, 20954, 21172, 20926, 21118, 20703, 20974, 20755, 20904, 20528, 20909, 20458, 20846, 20324, 20844, 20337, 20671, 20122, 20815, 20301, 20625, 20154, 20471, 20164, 20563, 20051, 20488, 20129, 20438, 20072, 
gpgpu_n_tot_thrd_icount = 520162432
gpgpu_n_tot_w_icount = 16255076
gpgpu_n_stall_shd_mem = 434188
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 983412
gpgpu_n_mem_write_global = 524446
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15729012
gpgpu_n_store_insn = 8388763
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 68157440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197210
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1191938	W0_Idle:109812234	W0_Scoreboard:8774135	W1:2148	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:16252919	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7866800 {8:983350,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35657904 {40:65694,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1712 {8:214,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60305520 {40:327990,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195568 {8:524446,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29104 {136:214,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 476 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4960767 
mrq_lat_table:215095 	11933 	18672 	36094 	70152 	104157 	151301 	102838 	71396 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	846536 	510021 	133168 	11479 	778 	27 	1803 	1805 	903 	1112 	254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	1208125 	128812 	13005 	4925 	87675 	42250 	16109 	489 	0 	779 	26 	1803 	1805 	903 	1112 	254 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	672242 	294736 	16422 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	65615 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	743 	75 	138 	2 	29 	33 	35 	11 	11 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    336278    293100    251008    250801    250842    251215    251029    250851    253003    253018    274095    249239    335471    335491    336254    336274 
dram[1]:    336273    336270    250914    250922    251216    251243    250982    251095    253004    253013    274088    249306    335493    265715    336269    290727 
dram[2]:    336273    336267    251065    250972    251091    251163    250990    251002    249086    252998    249226    270511    335590    250889    336263    253506 
dram[3]:    336268    289242    250891    250980    251061    251131    250955    250998    252991    252991    274117    249319    335481    335477    336258    336264 
dram[4]:    290300    336267    250930    250839    250896    250937    250950    250984    252994    252999    274070    274113    335496    261898    336264    336253 
dram[5]:    336278    336268    250970    250958    250948    250945    250996    250958    253012    253013    274189    274213    249731    335594    308912    254505 
dram[6]:    278599    336266    250941    251083    251135    250893    250879    250920    253018    253024    274194    255169    335551    335474    251351    336253 
dram[7]:    336278    336277    251038    251004    250841    251178    251005    250915    253005    252989    274292    249343    319953    335504    313912    254147 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    252983    252988    274284    274270    335519    335517    336271    336264 
dram[9]:    336276    335783    250992    250729    251150    250913    250950    250884    252999    253004    274283    274263    335622    249699    253135    250973 
dram[10]:    336275    250991    251030    251003    250935    250929    250980    250943    252984    249304    274285    274266    335537    249677    336265    336248 
average row accesses per activate:
dram[0]:  8.980620  9.142012  7.520799  7.771478  7.798586  7.899821  9.257862  9.244770  7.614335  7.809441  7.053628  7.425249  8.745020  8.898581  7.142857  7.248819 
dram[1]:  9.001945  9.298597  7.260032  7.656514  7.928187  8.211896  9.014315  9.389361  7.551608  7.862676  7.144231  7.440734  8.772000  8.934827  6.948718  7.286392 
dram[2]:  9.011673  9.178572  7.148499  7.779690  7.922801  8.076923  9.176715  9.071869  7.700000  7.831579  7.132800  7.337171  8.601961  8.884615  7.038285  7.281646 
dram[3]:  8.718045  9.048828  7.237560  7.400657  7.850534  8.052919  9.136646  9.275210  7.306056  7.668385  7.494949  7.846831  8.622789  8.882591  7.120743  7.237422 
dram[4]:  9.033138  9.675733  7.241158  7.491694  8.012704  7.946043  8.688976  9.202084  7.532884  7.902655  7.252443  7.568760  8.438461  8.809237  6.996965  7.148837 
dram[5]:  8.955513  9.231075  7.051643  7.587542  7.743860  8.260300  8.935223  9.298947  7.586735  7.688468  7.168810  7.648370  8.589041  9.024692  6.932331  7.126739 
dram[6]:  9.031250  9.303213  7.181529  7.522538  7.864528  8.012704  8.973523  9.336152  7.632479  7.765217  7.101911  7.684483  8.568359  8.878543  6.926426  7.075153 
dram[7]:  9.033138  9.513347  7.235955  7.275806  7.915619  8.233209  8.704142  9.006123  7.452421  7.708117  7.267537  7.379139  8.489362  8.791583  6.847181  7.056662 
dram[8]:  8.633147  9.076321  7.292880  7.683135  8.018182  8.445507  8.643137  9.223849  7.284314  7.860916  7.288053  7.634648  8.498070  8.802000  6.848440  7.079877 
dram[9]:  8.969052  9.511293  7.089622  7.565436  8.027273  8.132597  8.891348  9.202505  7.184591  7.531987  7.423333  7.594549  8.527132  8.334594  7.042748  7.180686 
dram[10]:  8.850861  9.497951  7.284329  7.533445  7.880357  7.967509  8.500963  9.134576  7.265041  7.550676  7.391376  7.396351  8.445297  8.770916  6.913043  7.259842 
average row locality = 789686/99103 = 7.968336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2588      2589      2528      2528      2480      2483      2480      2482      2480      2480      2471      2470      2444      2443      2562      2563 
dram[1]:      2587      2591      2530      2530      2480      2481      2480      2480      2480      2481      2466      2466      2442      2443      2564      2563 
dram[2]:      2587      2587      2530      2528      2480      2481      2480      2483      2480      2480      2468      2467      2443      2444      2563      2563 
dram[3]:      2590      2590      2523      2523      2480      2481      2480      2481      2480      2480      2465      2465      2443      2443      2562      2564 
dram[4]:      2589      2587      2522      2524      2480      2480      2480      2481      2480      2480      2466      2467      2443      2443      2570      2571 
dram[5]:      2588      2589      2524      2522      2480      2480      2481      2482      2480      2480      2468      2466      2442      2442      2570      2571 
dram[6]:      2588      2587      2524      2523      2482      2481      2480      2481      2480      2481      2467      2465      2443      2442      2573      2572 
dram[7]:      2587      2588      2523      2524      2481      2480      2480      2482      2481      2480      2466      2465      2444      2443      2572      2570 
dram[8]:      2589      2589      2522      2525      2481      2482      2480      2480      2481      2481      2466      2465      2448      2448      2568      2569 
dram[9]:      2587      2587      2523      2522      2481      2481      2482      2481      2482      2481      2465      2466      2448      2452      2571      2571 
dram[10]:      2588      2587      2523      2522      2481      2481      2480      2480      2480      2481      2466      2466      2448      2449      2571      2569 
total reads: 440738
bank skew: 2591/2442 = 1.06
chip skew: 40080/40050 = 1.00
number of total write accesses:
dram[0]:      2046      2046      1992      1995      1934      1933      1936      1937      1982      1987      2001      2000      1946      1944      2038      2040 
dram[1]:      2040      2049      1993      1995      1936      1937      1928      1933      1983      1985      1992      1991      1944      1944      2043      2042 
dram[2]:      2045      2039      1995      1992      1933      1929      1934      1935      1986      1984      1990      1994      1944      1945      2033      2039 
dram[3]:      2048      2043      1986      1984      1932      1932      1933      1934      1984      1983      1987      1992      1946      1945      2038      2039 
dram[4]:      2045      2038      1982      1986      1935      1938      1934      1936      1987      1985      1987      1991      1945      1944      2041      2040 
dram[5]:      2042      2045      1982      1985      1934      1931      1933      1935      1981      1987      1991      1993      1947      1944      2040      2040 
dram[6]:      2036      2046      1986      1983      1930      1934      1926      1935      1985      1984      1993      1992      1944      1944      2040      2041 
dram[7]:      2047      2045      1985      1987      1928      1933      1933      1931      1983      1983      1989      1992      1945      1944      2043      2038 
dram[8]:      2047      2049      1985      1985      1929      1935      1928      1929      1977      1984      1987      1986      1954      1953      2041      2040 
dram[9]:      2050      2045      1986      1987      1934      1935      1937      1927      1994      1993      1989      1992      1952      1957      2042      2039 
dram[10]:      2041      2048      1986      1983      1932      1933      1932      1932      1988      1989      1991      1994      1952      1954      2040      2041 
total reads: 348948
bank skew: 2050/1926 = 1.06
chip skew: 31759/31699 = 1.00
average mf latency per bank:
dram[0]:        978       996       645       656      1228      1241      1067      1087       691       704       985       987       919       926       688       702
dram[1]:        995      1014       650       659      1234      1231      1075      1080       695       691      1005      1005       910       921       693       705
dram[2]:        992      1001       645       654      1202      1211      1128      1136       685       693       996       994       993      1002       694       698
dram[3]:        993      1005       644       664      1193      1201      1130      1105       693       700       992       998       987       995       694       703
dram[4]:        996      1001       654       653      1272      1275      1102      1108       696       691       994       998       962       885       713       711
dram[5]:        994       996       646       655      1270      1275      1107      1110       692       698       943       942       875       881       707       713
dram[6]:        999       999       651       657      1286      1282      1102      1109       691       694       935       940       874       879       706       715
dram[7]:       1009      1013       649       655      1277      1281      1171      1179       694       691       938       930       874       887       708       703
dram[8]:       1000       953       665       715      1271      1283      1150      1160       685       689       918       920       902       906       679       686
dram[9]:        947       955       669       676      1272      1283      1105      1057       703       707       921       922       906       908       698       706
dram[10]:        952       953       666       644      1235      1241      1048      1054       699       702       986       992       901       909       694       700
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184334 n_act=8955 n_pre=8939 n_req=71828 n_rd=160284 n_write=85671 bw_util=0.1106
n_activity=613111 dram_eff=0.8023
bk0: 10352a 4304127i bk1: 10356a 4300368i bk2: 10112a 4305657i bk3: 10112a 4300171i bk4: 9920a 4307542i bk5: 9932a 4302456i bk6: 9920a 4313472i bk7: 9928a 4308739i bk8: 9920a 4312755i bk9: 9920a 4308521i bk10: 9884a 4303316i bk11: 9880a 4300097i bk12: 9776a 4307030i bk13: 9772a 4302747i bk14: 10248a 4304775i bk15: 10252a 4299886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63843
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184471 n_act=8949 n_pre=8933 n_req=71799 n_rd=160256 n_write=85574 bw_util=0.1105
n_activity=613220 dram_eff=0.8018
bk0: 10348a 4304839i bk1: 10364a 4299295i bk2: 10120a 4305701i bk3: 10120a 4301616i bk4: 9920a 4310085i bk5: 9924a 4303251i bk6: 9920a 4312874i bk7: 9920a 4308088i bk8: 9920a 4314527i bk9: 9924a 4308846i bk10: 9864a 4302124i bk11: 9864a 4300044i bk12: 9768a 4308654i bk13: 9772a 4302521i bk14: 10256a 4301962i bk15: 10252a 4297329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63988
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184393 n_act=8975 n_pre=8959 n_req=71781 n_rd=160256 n_write=85600 bw_util=0.1105
n_activity=613644 dram_eff=0.8013
bk0: 10348a 4305229i bk1: 10348a 4300731i bk2: 10120a 4303712i bk3: 10112a 4301615i bk4: 9920a 4310108i bk5: 9924a 4303645i bk6: 9920a 4316340i bk7: 9932a 4308246i bk8: 9920a 4312023i bk9: 9920a 4309003i bk10: 9872a 4302812i bk11: 9868a 4300684i bk12: 9772a 4307723i bk13: 9776a 4303530i bk14: 10252a 4304887i bk15: 10252a 4301056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184492 n_act=8985 n_pre=8969 n_req=71756 n_rd=160200 n_write=85537 bw_util=0.1105
n_activity=613070 dram_eff=0.8017
bk0: 10360a 4304083i bk1: 10360a 4301578i bk2: 10092a 4306923i bk3: 10092a 4301078i bk4: 9920a 4309171i bk5: 9924a 4303165i bk6: 9920a 4313671i bk7: 9924a 4307674i bk8: 9920a 4314109i bk9: 9920a 4309792i bk10: 9860a 4304237i bk11: 9860a 4300898i bk12: 9772a 4309060i bk13: 9772a 4303966i bk14: 10248a 4301801i bk15: 10256a 4296460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62309
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184406 n_act=8993 n_pre=8977 n_req=71777 n_rd=160252 n_write=85555 bw_util=0.1105
n_activity=613018 dram_eff=0.802
bk0: 10356a 4304853i bk1: 10348a 4302909i bk2: 10088a 4305446i bk3: 10096a 4300038i bk4: 9920a 4309893i bk5: 9920a 4302141i bk6: 9920a 4313634i bk7: 9924a 4308891i bk8: 9920a 4311504i bk9: 9920a 4309172i bk10: 9864a 4303145i bk11: 9868a 4301964i bk12: 9772a 4308625i bk13: 9772a 4303519i bk14: 10280a 4303558i bk15: 10284a 4298048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.63021
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184373 n_act=9008 n_pre=8992 n_req=71775 n_rd=160260 n_write=85550 bw_util=0.1105
n_activity=613774 dram_eff=0.801
bk0: 10352a 4304868i bk1: 10356a 4300651i bk2: 10096a 4305859i bk3: 10088a 4302715i bk4: 9920a 4309246i bk5: 9920a 4304873i bk6: 9924a 4314165i bk7: 9928a 4309739i bk8: 9920a 4313068i bk9: 9920a 4308336i bk10: 9872a 4303655i bk11: 9864a 4300016i bk12: 9768a 4306822i bk13: 9768a 4302072i bk14: 10280a 4303241i bk15: 10284a 4299532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61167
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184350 n_act=9005 n_pre=8989 n_req=71768 n_rd=160276 n_write=85563 bw_util=0.1105
n_activity=613464 dram_eff=0.8015
bk0: 10352a 4304810i bk1: 10348a 4299989i bk2: 10096a 4304433i bk3: 10092a 4301148i bk4: 9928a 4310718i bk5: 9924a 4304035i bk6: 9920a 4312724i bk7: 9924a 4308380i bk8: 9920a 4312293i bk9: 9924a 4307842i bk10: 9868a 4302293i bk11: 9860a 4299187i bk12: 9772a 4308929i bk13: 9768a 4303551i bk14: 10292a 4302198i bk15: 10288a 4295916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62402
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184222 n_act=9071 n_pre=9055 n_req=71772 n_rd=160264 n_write=85571 bw_util=0.1105
n_activity=614047 dram_eff=0.8007
bk0: 10348a 4304722i bk1: 10352a 4302020i bk2: 10092a 4305300i bk3: 10096a 4297892i bk4: 9924a 4310756i bk5: 9920a 4305498i bk6: 9920a 4310656i bk7: 9928a 4307213i bk8: 9924a 4312721i bk9: 9920a 4309410i bk10: 9864a 4303029i bk11: 9860a 4300203i bk12: 9776a 4306492i bk13: 9772a 4302922i bk14: 10288a 4300569i bk15: 10280a 4296910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61781
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184237 n_act=9030 n_pre=9014 n_req=71783 n_rd=160296 n_write=85606 bw_util=0.1106
n_activity=613135 dram_eff=0.8021
bk0: 10356a 4302009i bk1: 10356a 4299467i bk2: 10088a 4307580i bk3: 10100a 4302674i bk4: 9924a 4310878i bk5: 9928a 4305052i bk6: 9920a 4313876i bk7: 9920a 4308940i bk8: 9924a 4312654i bk9: 9924a 4309278i bk10: 9864a 4301678i bk11: 9860a 4301012i bk12: 9792a 4308048i bk13: 9792a 4303556i bk14: 10272a 4303384i bk15: 10276a 4298776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61261
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184128 n_act=9051 n_pre=9035 n_req=71839 n_rd=160320 n_write=85649 bw_util=0.1106
n_activity=613869 dram_eff=0.8014
bk0: 10348a 4301740i bk1: 10348a 4299852i bk2: 10092a 4303198i bk3: 10088a 4301244i bk4: 9924a 4309430i bk5: 9924a 4303876i bk6: 9928a 4312803i bk7: 9924a 4308953i bk8: 9928a 4311157i bk9: 9924a 4307941i bk10: 9860a 4303405i bk11: 9864a 4299867i bk12: 9792a 4308250i bk13: 9808a 4302403i bk14: 10284a 4303243i bk15: 10284a 4298238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62035
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4448183 n_nop=4184176 n_act=9082 n_pre=9066 n_req=71808 n_rd=160288 n_write=85571 bw_util=0.1105
n_activity=613509 dram_eff=0.8015
bk0: 10352a 4304628i bk1: 10348a 4301575i bk2: 10092a 4307239i bk3: 10088a 4303183i bk4: 9924a 4311311i bk5: 9924a 4305495i bk6: 9920a 4310154i bk7: 9920a 4307631i bk8: 9920a 4311324i bk9: 9924a 4308159i bk10: 9864a 4304111i bk11: 9864a 4299647i bk12: 9792a 4308602i bk13: 9796a 4303693i bk14: 10284a 4304573i bk15: 10276a 4300671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68595, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32832, Reservation_fails = 136
L2_cache_bank[1]: Access = 68592, Miss = 20038, Miss_rate = 0.292, Pending_hits = 32803, Reservation_fails = 214
L2_cache_bank[2]: Access = 68518, Miss = 20029, Miss_rate = 0.292, Pending_hits = 32774, Reservation_fails = 190
L2_cache_bank[3]: Access = 68543, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32795, Reservation_fails = 196
L2_cache_bank[4]: Access = 68525, Miss = 20031, Miss_rate = 0.292, Pending_hits = 32782, Reservation_fails = 164
L2_cache_bank[5]: Access = 68533, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32795, Reservation_fails = 181
L2_cache_bank[6]: Access = 68492, Miss = 20023, Miss_rate = 0.292, Pending_hits = 32785, Reservation_fails = 190
L2_cache_bank[7]: Access = 68507, Miss = 20027, Miss_rate = 0.292, Pending_hits = 32783, Reservation_fails = 156
L2_cache_bank[8]: Access = 68542, Miss = 20030, Miss_rate = 0.292, Pending_hits = 32803, Reservation_fails = 211
L2_cache_bank[9]: Access = 68546, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32827, Reservation_fails = 134
L2_cache_bank[10]: Access = 68549, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32803, Reservation_fails = 176
L2_cache_bank[11]: Access = 68546, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32812, Reservation_fails = 173
L2_cache_bank[12]: Access = 68528, Miss = 20037, Miss_rate = 0.292, Pending_hits = 32759, Reservation_fails = 189
L2_cache_bank[13]: Access = 68552, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32823, Reservation_fails = 194
L2_cache_bank[14]: Access = 68546, Miss = 20034, Miss_rate = 0.292, Pending_hits = 32812, Reservation_fails = 227
L2_cache_bank[15]: Access = 68547, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32804, Reservation_fails = 166
L2_cache_bank[16]: Access = 68557, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32793, Reservation_fails = 153
L2_cache_bank[17]: Access = 68574, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32814, Reservation_fails = 136
L2_cache_bank[18]: Access = 68578, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32801, Reservation_fails = 144
L2_cache_bank[19]: Access = 68588, Miss = 20041, Miss_rate = 0.292, Pending_hits = 32812, Reservation_fails = 150
L2_cache_bank[20]: Access = 68578, Miss = 20037, Miss_rate = 0.292, Pending_hits = 32814, Reservation_fails = 160
L2_cache_bank[21]: Access = 68564, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32824, Reservation_fails = 137
L2_total_cache_accesses = 1508100
L2_total_cache_misses = 440738
L2_total_cache_miss_rate = 0.2922
L2_total_cache_pending_hits = 721650
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 600338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 366952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 983412
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524446
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 214
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=3147784
icnt_total_pkts_simt_to_mem=2491360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8323
	minimum = 6
	maximum = 64
Network latency average = 10.0252
	minimum = 6
	maximum = 50
Slowest packet = 2623858
Flit latency average = 9.15955
	minimum = 6
	maximum = 50
Slowest flit = 5631539
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937627
	minimum = 0.0834188 (at node 8)
	maximum = 0.106577 (at node 29)
Accepted packet rate average = 0.0937627
	minimum = 0.0834188 (at node 8)
	maximum = 0.106577 (at node 29)
Injected flit rate average = 0.18751
	minimum = 0.139031 (at node 8)
	maximum = 0.2486 (at node 29)
Accepted flit rate average= 0.18751
	minimum = 0.177517 (at node 42)
	maximum = 0.195836 (at node 4)
Injected packet length average = 1.99984
Accepted packet length average = 1.99984
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4447 (11 samples)
	minimum = 6 (11 samples)
	maximum = 128.273 (11 samples)
Network latency average = 10.3309 (11 samples)
	minimum = 6 (11 samples)
	maximum = 120.909 (11 samples)
Flit latency average = 10.3073 (11 samples)
	minimum = 6 (11 samples)
	maximum = 120.364 (11 samples)
Fragmentation average = 0.0477751 (11 samples)
	minimum = 0 (11 samples)
	maximum = 55.5455 (11 samples)
Injected packet rate average = 0.0479727 (11 samples)
	minimum = 0.042646 (11 samples)
	maximum = 0.0545819 (11 samples)
Accepted packet rate average = 0.0479727 (11 samples)
	minimum = 0.042646 (11 samples)
	maximum = 0.0545819 (11 samples)
Injected flit rate average = 0.0934518 (11 samples)
	minimum = 0.0680655 (11 samples)
	maximum = 0.125542 (11 samples)
Accepted flit rate average = 0.0934518 (11 samples)
	minimum = 0.0867843 (11 samples)
	maximum = 0.0991682 (11 samples)
Injected packet size average = 1.94802 (11 samples)
Accepted packet size average = 1.94802 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 37 sec (3037 sec)
gpgpu_simulation_rate = 81483 (inst/sec)
gpgpu_simulation_rate = 1633 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 1157621
gpu_sim_insn = 20973152
gpu_ipc =      18.1175
gpu_tot_sim_cycle = 6462100
gpu_tot_sim_insn = 268438980
gpu_tot_ipc =      41.5405
gpu_tot_issued_cta = 786432
max_total_param_size = 0
gpu_stall_dramfull = 343550
gpu_stall_icnt2sh    = 71028
partiton_reqs_in_parallel = 25467662
partiton_reqs_in_parallel_total    = 52358704
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.0435
partiton_reqs_in_parallel_util = 25467662
partiton_reqs_in_parallel_util_total    = 52358704
gpu_sim_cycle_parition_util = 1157621
gpu_tot_sim_cycle_parition_util    = 2394838
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9077
partiton_replys_in_parallel = 65957
partiton_replys_in_parallel_total    = 1508100
L2_BW  =       5.4004 GB/Sec
L2_BW_total  =      23.0878 GB/Sec
gpu_total_sim_rate=67227

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9635748
	L1I_total_cache_misses = 6294
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4784128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4782336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9629454
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6294
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4784128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9635748
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23182, 22674, 22897, 22725, 22966, 22674, 22912, 22405, 22768, 22480, 22698, 22230, 22680, 22114, 22594, 21934, 22523, 21947, 22350, 21732, 22471, 21911, 22281, 21807, 22127, 21751, 22219, 21661, 22121, 21693, 22048, 21636, 
gpgpu_n_tot_thrd_icount = 564260992
gpgpu_n_tot_w_icount = 17633156
gpgpu_n_stall_shd_mem = 434188
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1049332
gpgpu_n_mem_write_global = 524478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16777972
gpgpu_n_store_insn = 8388795
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76546048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197210
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1344421	W0_Idle:170838869	W0_Scoreboard:11045705	W1:3972	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:17629175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8393648 {8:1049206,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35659184 {40:65726,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1752 {8:219,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62939760 {40:393846,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195824 {8:524478,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 29784 {136:219,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 467 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 6459518 
mrq_lat_table:225378 	12249 	18820 	36259 	71906 	104166 	151301 	102838 	71396 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	905202 	517255 	133180 	11479 	778 	35 	1810 	1816 	906 	1118 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	1271761 	131002 	13012 	4925 	87747 	42250 	16120 	490 	0 	782 	31 	1811 	1815 	906 	1118 	259 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	722602 	310271 	16447 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	65647 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	848 	87 	139 	2 	31 	40 	45 	15 	13 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    439156    439172    437622    437603    436094    438122    438713    390151    424666    468091    433872    433865    385914    385834    439134    416362 
dram[1]:    439161    381776    355190    437551    435957    438041    438716    438721    468109    468092    390595    433852    385865    356225    439068    439071 
dram[2]:    365325    353240    437552    437538    438035    438040    438711    438713    468094    381549    438564    433843    385911    397697    439056    416326 
dram[3]:    381939    439165    437623    437607    356697    438033    438415    389861    468100    468093    433507    433887    385921    385934    416326    439133 
dram[4]:    411245    381698    437589    308846    390666    425912    419694    438709    468088    468103    433886    315174    397760    397758    416341    439045 
dram[5]:    439159    356982    437532    347096    434870    347862    389856    437955    468097    431000    433267    329263    397744    397724    439034    439034 
dram[6]:    383138    439168    324038    437616    405479    418786    438706    438708    434358    468112    310630    347705    385914    385907    416323    439027 
dram[7]:    381918    381628    432852    366161    367088    436107    414480    393204    468093    468083    468110    433871    397688    397739    416322    416336 
dram[8]:    381554    439173    437534    437535    436070    358412    438710    359552    388521    388507    433898    433877    385846    352504    416324    439038 
dram[9]:    375850    439172    437528    437524    438126    366328    390082    438703    462247    468100    433876    433854    397740    352203    416322    439036 
dram[10]:    439179    396782    437586    437581    436599    438123    414205    436346    468101    468100    433869    386805    358740    385931    416332    416330 
average row accesses per activate:
dram[0]:  8.797752  8.950477  7.231496  7.459415  7.431405  7.594594  9.310559  9.219262  7.258786  7.467980  6.819820  7.138365  8.522988  8.730844  6.911111  7.031627 
dram[1]:  8.803001  9.071291  7.018321  7.355200  7.532663  7.822608  9.085020  9.382046  7.235669  7.454098  6.850227  7.172742  8.608527  8.796040  6.720863  7.015015 
dram[2]:  8.786916  8.939048  6.881737  7.469919  7.529313  7.703259  9.246914  9.140244  7.298555  7.440262  6.851740  7.092332  8.477099  8.713725  6.802920  6.998501 
dram[3]:  8.562841  8.866037  6.952959  7.081916  7.428099  7.667235  9.134147  9.219262  7.010802  7.317230  7.189189  7.548333  8.412098  8.702544  6.860294  6.953869 
dram[4]:  8.832706  9.404810  6.946889  7.144860  7.583474  7.575758  8.679537  9.255144  7.217460  7.524835  7.010853  7.268058  8.306542  8.550000  6.768452  6.876471 
dram[5]:  8.806754  9.071428  6.803864  7.339744  7.417492  7.815652  8.902970  9.181633  7.219396  7.310289  6.912977  7.296296  8.432637  8.771203  6.676177  6.857771 
dram[6]:  8.834275  9.122330  6.850523  7.178683  7.475873  7.607445  9.008032  9.388309  7.250399  7.402280  6.886018  7.386623  8.446768  8.696673  6.674750  6.810771 
dram[7]:  8.832706  9.286561  6.931921  6.957511  7.520938  7.829268  8.660887  9.022088  7.144654  7.308681  7.034214  7.125984  8.355263  8.625243  6.630311  6.841874 
dram[8]:  8.370107  8.879246  6.981707  7.380032  7.663823  8.021390  8.680851  9.238683  6.944954  7.381494  7.053042  7.325770  8.319030  8.531549  6.603107  6.796512 
dram[9]:  8.805243  9.321428  6.811293  7.250000  7.711835  7.703767  8.873767  9.234568  6.873303  7.149137  7.125984  7.337115  8.375940  8.143898  6.822157  6.896755 
dram[10]:  8.666052  9.255905  6.952959  7.175549  7.540268  7.682051  8.525617  9.097166  6.923896  7.199367  7.151659  7.154819  8.240295  8.531549  6.670471  7.010495 
average row locality = 802361/104075 = 7.709450
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2636      2637      2576      2576      2530      2531      2529      2531      2530      2529      2517      2516      2485      2483      2610      2611 
dram[1]:      2636      2641      2580      2578      2529      2529      2528      2529      2529      2530      2511      2511      2481      2482      2612      2612 
dram[2]:      2638      2637      2578      2578      2529      2530      2528      2531      2529      2530      2515      2514      2482      2483      2611      2612 
dram[3]:      2637      2639      2571      2573      2530      2530      2529      2533      2528      2529      2511      2512      2485      2484      2610      2613 
dram[4]:      2638      2638      2571      2575      2530      2530      2530      2530      2528      2528      2511      2513      2482      2484      2618      2619 
dram[5]:      2636      2638      2572      2570      2529      2531      2531      2532      2528      2529      2514      2514      2481      2483      2620      2619 
dram[6]:      2638      2636      2572      2571      2531      2530      2528      2530      2529      2529      2514      2512      2482      2482      2622      2620 
dram[7]:      2636      2637      2572      2573      2530      2529      2530      2531      2529      2530      2511      2510      2483      2482      2620      2618 
dram[8]:      2639      2638      2570      2573      2530      2533      2528      2529      2532      2531      2511      2511      2488      2490      2617      2618 
dram[9]:      2636      2636      2573      2570      2530      2532      2531      2529      2531      2529      2511      2512      2488      2494      2620      2620 
dram[10]:      2639      2638      2571      2570      2530      2529      2529      2530      2529      2529      2513      2512      2489      2491      2619      2617 
total reads: 449098
bank skew: 2641/2481 = 1.06
chip skew: 40842/40814 = 1.00
number of total write accesses:
dram[0]:      2062      2062      2016      2019      1966      1965      1968      1968      2014      2019      2025      2024      1964      1961      2055      2058 
dram[1]:      2056      2067      2017      2019      1968      1969      1960      1965      2015      2017      2017      2015      1961      1960      2059      2060 
dram[2]:      2063      2056      2019      2016      1966      1961      1966      1966      2018      2016      2014      2018      1960      1961      2049      2056 
dram[3]:      2064      2060      2011      2009      1964      1963      1965      1966      2015      2015      2011      2017      1965      1963      2055      2060 
dram[4]:      2061      2055      2007      2012      1967      1970      1966      1968      2019      2017      2011      2015      1962      1962      2059      2057 
dram[5]:      2058      2061      2007      2010      1966      1963      1965      1967      2013      2018      2014      2017      1963      1964      2060      2058 
dram[6]:      2053      2062      2011      2009      1962      1966      1958      1967      2017      2016      2017      2016      1961      1962      2057      2059 
dram[7]:      2063      2062      2010      2012      1960      1965      1965      1962      2015      2016      2012      2015      1962      1960      2061      2055 
dram[8]:      2065      2068      2010      2010      1961      1967      1960      1961      2010      2016      2010      2009      1971      1972      2058      2058 
dram[9]:      2066      2062      2011      2012      1966      1967      1968      1959      2026      2025      2014      2015      1968      1977      2060      2056 
dram[10]:      2058      2064      2011      2008      1964      1965      1964      1964      2020      2021      2014      2017      1969      1971      2057      2059 
total reads: 353263
bank skew: 2068/1958 = 1.06
chip skew: 32152/32093 = 1.00
average mf latency per bank:
dram[0]:        984      1001       654       666      1226      1239      1068      1088       698       711       988       991       963       931       698       711
dram[1]:       1000      1020       659       668      1232      1229      1076      1085       711       699      1008      1008       915       926       702       717
dram[2]:        997      1011       655       700      1199      1209      1128      1136       693       700       999      1002       997      1007       704       708
dram[3]:        998      1010       654       673      1195      1200      1130      1143       701       707       995      1001       990       999       704       750
dram[4]:       1005      1006       663       689      1269      1271      1102      1109       703       699       998      1029       967       890       722       721
dram[5]:        999      1002       656       665      1266      1271      1145      1110       700       710       947       945       881       886       720       723
dram[6]:       1004      1004       688       666      1287      1282      1102      1109       698       702       947       944       880       888       715       725
dram[7]:       1016      1018       658       669      1274      1278      1174      1178       702       698       943       935       879       892       717       712
dram[8]:       1005       959       674       723      1268      1318      1149      1159       694       697       923       924       907       911       689       696
dram[9]:        953       960       678       685      1274      1280      1105      1058       710       715       926       927       911       913       708       736
dram[10]:        970       971       675       654      1232      1238      1048      1055       706       709       990       995       910       915       704       709
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6597714 n_nop=6328423 n_act=9386 n_pre=9370 n_req=72973 n_rd=163308 n_write=87227 bw_util=0.07595
n_activity=635116 dram_eff=0.7889
bk0: 10544a 6452494i bk1: 10548a 6448667i bk2: 10304a 6453578i bk3: 10304a 6448032i bk4: 10120a 6455103i bk5: 10124a 6450067i bk6: 10116a 6461530i bk7: 10124a 6456816i bk8: 10120a 6460286i bk9: 10116a 6456151i bk10: 10068a 6451228i bk11: 10064a 6447910i bk12: 9940a 6455275i bk13: 9932a 6451171i bk14: 10440a 6452896i bk15: 10444a 6447922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77974
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6597714 n_nop=6328546 n_act=9389 n_pre=9373 n_req=72943 n_rd=163272 n_write=87134 bw_util=0.07591
n_activity=635273 dram_eff=0.7883
bk0: 10544a 6453079i bk1: 10564a 6447433i bk2: 10320a 6453557i bk3: 10312a 6449440i bk4: 10116a 6457588i bk5: 10116a 6450734i bk6: 10112a 6460996i bk7: 10116a 6456085i bk8: 10116a 6462217i bk9: 10120a 6456432i bk10: 10044a 6449910i bk11: 10044a 6447914i bk12: 9924a 6457123i bk13: 9928a 6451009i bk14: 10448a 6450073i bk15: 10448a 6445225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78069
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6597714 n_nop=6328436 n_act=9421 n_pre=9405 n_req=72930 n_rd=163300 n_write=87152 bw_util=0.07592
n_activity=635964 dram_eff=0.7876
bk0: 10552a 6453411i bk1: 10548a 6449016i bk2: 10312a 6451579i bk3: 10312a 6449339i bk4: 10116a 6457648i bk5: 10120a 6451142i bk6: 10112a 6464430i bk7: 10124a 6456318i bk8: 10116a 6459561i bk9: 10120a 6456362i bk10: 10060a 6450609i bk11: 10056a 6448586i bk12: 9928a 6456264i bk13: 9932a 6451924i bk14: 10444a 6452959i bk15: 10448a 6448976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76552
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6597714 n_nop=6328457 n_act=9446 n_pre=9430 n_req=72917 n_rd=163256 n_write=87125 bw_util=0.0759
n_activity=635986 dram_eff=0.7874
bk0: 10548a 6452457i bk1: 10556a 6449907i bk2: 10284a 6454789i bk3: 10292a 6448901i bk4: 10120a 6456671i bk5: 10120a 6450785i bk6: 10116a 6461687i bk7: 10132a 6455618i bk8: 10112a 6461828i bk9: 10116a 6457308i bk10: 10044a 6452110i bk11: 10048a 6448819i bk12: 9940a 6457316i bk13: 9936a 6452170i bk14: 10440a 6449879i bk15: 10452a 6444171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76933
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6597714 n_nop=6328397 n_act=9451 n_pre=9435 n_req=72933 n_rd=163300 n_write=87131 bw_util=0.07591
n_activity=635583 dram_eff=0.788
bk0: 10552a 6453195i bk1: 10552a 6451141i bk2: 10284a 6453216i bk3: 10300a 6447715i bk4: 10120a 6457292i bk5: 10120a 6449602i bk6: 10120a 6461691i bk7: 10120a 6456958i bk8: 10112a 6459186i bk9: 10112a 6456737i bk10: 10044a 6451118i bk11: 10052a 6449819i bk12: 9928a 6457137i bk13: 9936a 6451825i bk14: 10472a 6451566i bk15: 10476a 6446023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77411
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6597714 n_nop=6328360 n_act=9468 n_pre=9452 n_req=72931 n_rd=163308 n_write=87126 bw_util=0.07592
n_activity=636333 dram_eff=0.7871
bk0: 10544a 6453271i bk1: 10552a 6448909i bk2: 10288a 6453777i bk3: 10280a 6450635i bk4: 10116a 6456793i bk5: 10124a 6452302i bk6: 10124a 6462101i bk7: 10128a 6457637i bk8: 10112a 6460613i bk9: 10116a 6455923i bk10: 10056a 6451539i bk11: 10056a 6447769i bk12: 9924a 6455349i bk13: 9932a 6450283i bk14: 10480a 6451133i bk15: 10476a 6447466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76166
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6597714 n_nop=6328369 n_act=9459 n_pre=9443 n_req=72919 n_rd=163304 n_write=87139 bw_util=0.07592
n_activity=635704 dram_eff=0.7879
bk0: 10552a 6453008i bk1: 10544a 6448306i bk2: 10288a 6452206i bk3: 10284a 6448826i bk4: 10124a 6458207i bk5: 10120a 6451499i bk6: 10112a 6460803i bk7: 10120a 6456404i bk8: 10116a 6459880i bk9: 10116a 6455301i bk10: 10056a 6450245i bk11: 10048a 6447019i bk12: 9928a 6457401i bk13: 9928a 6451828i bk14: 10488a 6450305i bk15: 10480a 6443820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76995
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6597714 n_nop=6328283 n_act=9518 n_pre=9502 n_req=72916 n_rd=163284 n_write=87127 bw_util=0.07591
n_activity=636533 dram_eff=0.7868
bk0: 10544a 6452990i bk1: 10548a 6450255i bk2: 10288a 6453084i bk3: 10292a 6445644i bk4: 10120a 6458307i bk5: 10116a 6453081i bk6: 10120a 6458663i bk7: 10124a 6455188i bk8: 10116a 6460414i bk9: 10120a 6456857i bk10: 10044a 6451016i bk11: 10040a 6448176i bk12: 9932a 6454977i bk13: 9928a 6451316i bk14: 10480a 6448619i bk15: 10472a 6444973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76577
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6597714 n_nop=6328180 n_act=9502 n_pre=9486 n_req=72944 n_rd=163352 n_write=87194 bw_util=0.07595
n_activity=636237 dram_eff=0.7876
bk0: 10556a 6450191i bk1: 10552a 6447630i bk2: 10280a 6455380i bk3: 10292a 6450578i bk4: 10120a 6458548i bk5: 10132a 6452490i bk6: 10112a 6461951i bk7: 10116a 6456957i bk8: 10128a 6460167i bk9: 10124a 6456662i bk10: 10044a 6449707i bk11: 10044a 6448891i bk12: 9952a 6456379i bk13: 9960a 6451737i bk14: 10468a 6451403i bk15: 10472a 6446632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76229
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6597714 n_nop=6328141 n_act=9500 n_pre=9484 n_req=72994 n_rd=163368 n_write=87221 bw_util=0.07596
n_activity=636249 dram_eff=0.7877
bk0: 10544a 6450051i bk1: 10544a 6448219i bk2: 10292a 6450963i bk3: 10280a 6449061i bk4: 10120a 6457114i bk5: 10128a 6451303i bk6: 10124a 6460863i bk7: 10116a 6457024i bk8: 10124a 6458717i bk9: 10116a 6455416i bk10: 10044a 6451269i bk11: 10048a 6447766i bk12: 9952a 6456708i bk13: 9976a 6450529i bk14: 10480a 6451287i bk15: 10480a 6446117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7675
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6597714 n_nop=6328187 n_act=9536 n_pre=9520 n_req=72961 n_rd=163340 n_write=87131 bw_util=0.07593
n_activity=635990 dram_eff=0.7877
bk0: 10556a 6452876i bk1: 10552a 6449852i bk2: 10284a 6455011i bk3: 10280a 6450913i bk4: 10120a 6458929i bk5: 10116a 6453156i bk6: 10116a 6458254i bk7: 10120a 6455528i bk8: 10116a 6458822i bk9: 10116a 6455575i bk10: 10052a 6452058i bk11: 10048a 6447577i bk12: 9956a 6456867i bk13: 9964a 6451926i bk14: 10476a 6452634i bk15: 10468a 6448688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75645

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71593, Miss = 20413, Miss_rate = 0.285, Pending_hits = 35431, Reservation_fails = 136
L2_cache_bank[1]: Access = 71591, Miss = 20414, Miss_rate = 0.285, Pending_hits = 35397, Reservation_fails = 214
L2_cache_bank[2]: Access = 71508, Miss = 20406, Miss_rate = 0.285, Pending_hits = 35376, Reservation_fails = 190
L2_cache_bank[3]: Access = 71533, Miss = 20412, Miss_rate = 0.285, Pending_hits = 35388, Reservation_fails = 196
L2_cache_bank[4]: Access = 71515, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35367, Reservation_fails = 164
L2_cache_bank[5]: Access = 71532, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35398, Reservation_fails = 181
L2_cache_bank[6]: Access = 71485, Miss = 20401, Miss_rate = 0.285, Pending_hits = 35365, Reservation_fails = 190
L2_cache_bank[7]: Access = 71515, Miss = 20413, Miss_rate = 0.285, Pending_hits = 35388, Reservation_fails = 156
L2_cache_bank[8]: Access = 71533, Miss = 20408, Miss_rate = 0.285, Pending_hits = 35404, Reservation_fails = 211
L2_cache_bank[9]: Access = 71547, Miss = 20417, Miss_rate = 0.285, Pending_hits = 35423, Reservation_fails = 134
L2_cache_bank[10]: Access = 71539, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35405, Reservation_fails = 176
L2_cache_bank[11]: Access = 71552, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35406, Reservation_fails = 173
L2_cache_bank[12]: Access = 71527, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35354, Reservation_fails = 189
L2_cache_bank[13]: Access = 71549, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35418, Reservation_fails = 194
L2_cache_bank[14]: Access = 71533, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35411, Reservation_fails = 227
L2_cache_bank[15]: Access = 71541, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35405, Reservation_fails = 166
L2_cache_bank[16]: Access = 71562, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35399, Reservation_fails = 153
L2_cache_bank[17]: Access = 71586, Miss = 20423, Miss_rate = 0.285, Pending_hits = 35422, Reservation_fails = 136
L2_cache_bank[18]: Access = 71580, Miss = 20420, Miss_rate = 0.285, Pending_hits = 35397, Reservation_fails = 144
L2_cache_bank[19]: Access = 71591, Miss = 20422, Miss_rate = 0.285, Pending_hits = 35414, Reservation_fails = 150
L2_cache_bank[20]: Access = 71580, Miss = 20419, Miss_rate = 0.285, Pending_hits = 35409, Reservation_fails = 160
L2_cache_bank[21]: Access = 71565, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35414, Reservation_fails = 137
L2_total_cache_accesses = 1574057
L2_total_cache_misses = 449098
L2_total_cache_miss_rate = 0.2853
L2_total_cache_pending_hits = 778791
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 657479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 375311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1049332
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524478
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 219
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=3279681
icnt_total_pkts_simt_to_mem=2557413
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.01872
	minimum = 6
	maximum = 34
Network latency average = 8.90347
	minimum = 6
	maximum = 32
Slowest packet = 3059129
Flit latency average = 8.95876
	minimum = 6
	maximum = 32
Slowest flit = 5703265
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00113953
	minimum = 0.00100853 (at node 23)
	maximum = 0.00130095 (at node 45)
Accepted packet rate average = 0.00113953
	minimum = 0.00100853 (at node 23)
	maximum = 0.00130095 (at node 45)
Injected flit rate average = 0.00170997
	minimum = 0.00100853 (at node 23)
	maximum = 0.00260189 (at node 45)
Accepted flit rate average= 0.00170997
	minimum = 0.00129101 (at node 42)
	maximum = 0.00206242 (at node 14)
Injected packet length average = 1.5006
Accepted packet length average = 1.5006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2426 (12 samples)
	minimum = 6 (12 samples)
	maximum = 120.417 (12 samples)
Network latency average = 10.212 (12 samples)
	minimum = 6 (12 samples)
	maximum = 113.5 (12 samples)
Flit latency average = 10.1949 (12 samples)
	minimum = 6 (12 samples)
	maximum = 113 (12 samples)
Fragmentation average = 0.0437938 (12 samples)
	minimum = 0 (12 samples)
	maximum = 50.9167 (12 samples)
Injected packet rate average = 0.0440699 (12 samples)
	minimum = 0.0391762 (12 samples)
	maximum = 0.0501418 (12 samples)
Accepted packet rate average = 0.0440699 (12 samples)
	minimum = 0.0391762 (12 samples)
	maximum = 0.0501418 (12 samples)
Injected flit rate average = 0.0858067 (12 samples)
	minimum = 0.0624774 (12 samples)
	maximum = 0.115297 (12 samples)
Accepted flit rate average = 0.0858067 (12 samples)
	minimum = 0.0796599 (12 samples)
	maximum = 0.0910761 (12 samples)
Injected packet size average = 1.94706 (12 samples)
Accepted packet size average = 1.94706 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 33 sec (3993 sec)
gpgpu_simulation_rate = 67227 (inst/sec)
gpgpu_simulation_rate = 1618 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 41948
gpu_sim_insn = 23068992
gpu_ipc =     549.9426
gpu_tot_sim_cycle = 6726198
gpu_tot_sim_insn = 291507972
gpu_tot_ipc =      43.3392
gpu_tot_issued_cta = 851968
max_total_param_size = 0
gpu_stall_dramfull = 343639
gpu_stall_icnt2sh    = 84905
partiton_reqs_in_parallel = 922767
partiton_reqs_in_parallel_total    = 77826366
partiton_level_parallism =      21.9979
partiton_level_parallism_total  =      11.7078
partiton_reqs_in_parallel_util = 922767
partiton_reqs_in_parallel_util_total    = 77826366
gpu_sim_cycle_parition_util = 41948
gpu_tot_sim_cycle_parition_util    = 3552459
partiton_level_parallism_util =      21.9979
partiton_level_parallism_util_total  =      21.9088
partiton_replys_in_parallel = 196736
partiton_replys_in_parallel_total    = 1574057
L2_BW  =     444.5367 GB/Sec
L2_BW_total  =      24.9536 GB/Sec
gpu_total_sim_rate=69439

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10422372
	L1I_total_cache_misses = 6294
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5046272
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5044480
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10416078
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6294
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5046272
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10422372
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
25153, 24672, 24922, 24696, 24970, 24618, 24910, 24376, 24772, 24451, 24669, 24228, 24651, 24085, 24619, 23932, 24494, 23891, 24327, 23703, 24442, 23882, 24279, 23778, 24098, 23695, 24163, 23632, 24092, 23664, 23992, 23586, 
gpgpu_n_tot_thrd_icount = 612507776
gpgpu_n_tot_w_icount = 19140868
gpgpu_n_stall_shd_mem = 434228
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1180404
gpgpu_n_mem_write_global = 590142
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18875124
gpgpu_n_store_insn = 9437499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 80740352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197250
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1395383	W0_Idle:170847455	W0_Scoreboard:12088798	W1:4356	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:19136503	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9442224 {8:1180278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40382896 {40:65854,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1752 {8:219,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72376944 {40:393846,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721136 {8:590142,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 29784 {136:219,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 442 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 6726197 
mrq_lat_table:252700 	14079 	21790 	41751 	81708 	120745 	174789 	108877 	72071 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1010605 	607960 	133808 	11479 	778 	35 	1810 	1816 	906 	1118 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	32 	1444526 	153981 	13994 	4931 	87747 	42250 	16120 	490 	0 	782 	31 	1811 	1815 	906 	1118 	259 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	805059 	355903 	19428 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131311 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	924 	95 	139 	2 	31 	40 	45 	15 	13 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    439156    439172    437622    437603    436094    438122    438713    390151    424666    468091    433872    433865    385914    385834    439134    416362 
dram[1]:    439161    381776    355190    437551    435957    438041    438716    438721    468109    468092    390595    433852    385865    356225    439068    439071 
dram[2]:    365325    353240    437552    437538    438035    438040    438711    438713    468094    381549    438564    433843    385911    397697    439056    416326 
dram[3]:    381939    439165    437623    437607    356697    438033    438415    389861    468100    468093    433507    433887    385921    385934    416326    439133 
dram[4]:    411245    381698    437589    308846    390666    425912    419694    438709    468088    468103    433886    315174    397760    397758    416341    439045 
dram[5]:    439159    356982    437532    347096    434870    347862    389856    437955    468097    431000    433267    329263    397744    397724    439034    439034 
dram[6]:    383138    439168    324038    437616    405479    418786    438706    438708    434358    468112    310630    347705    385914    385907    416323    439027 
dram[7]:    381918    381628    432852    366161    367088    436107    414480    393204    468093    468083    468110    433871    397688    397739    416322    416336 
dram[8]:    381554    439173    437534    437535    436070    358412    438710    359552    388521    388507    433898    433877    385846    352504    416324    439038 
dram[9]:    375850    439172    437528    437524    438126    366328    390082    438703    462247    468100    433876    433854    397740    352203    416322    439036 
dram[10]:    439179    396782    437586    437581    436599    438123    414205    436346    468101    468100    433869    386805    358740    385931    416332    416330 
average row accesses per activate:
dram[0]:  8.549594  8.640394  7.005465  7.218003  7.216138  7.566465  8.787720  8.869026  7.148096  7.382824  6.708058  7.002759  8.079288  8.495741  6.742894  6.925729 
dram[1]:  8.486268  8.806020  6.855808  7.260254  7.309038  7.675344  8.300166  8.828924  7.155367  7.387755  6.705960  7.079720  8.280731  8.524786  6.469059  6.805990 
dram[2]:  8.352381  8.682645  6.727392  7.337625  7.389380  7.591806  8.813380  8.582191  7.161017  7.386297  6.717506  7.009682  8.173771  8.383193  6.668798  6.743226 
dram[3]:  8.288189  8.607202  6.783820  6.951087  7.255073  7.474627  8.534924  8.551194  6.976584  7.235714  7.006925  7.319364  7.950637  8.275290  6.624365  6.675607 
dram[4]:  8.456592  9.103986  6.769536  6.920270  7.316788  7.501497  8.276033  8.890071  7.033287  7.462445  6.864315  7.026352  7.733333  8.150327  6.574121  6.767141 
dram[5]:  8.369427  8.825503  6.687582  7.151049  7.174785  7.680982  8.293046  8.656304  7.061367  7.265043  6.738032  7.089510  7.984000  8.384874  6.422086  6.715019 
dram[6]:  8.415064  8.637110  6.632124  6.857909  7.392910  7.509745  8.500000  8.822183  7.100841  7.251788  6.659658  7.045897  8.120522  8.339465  6.528678  6.593199 
dram[7]:  8.431089  8.842017  6.810919  6.731932  7.422849  7.654434  8.196400  8.560684  6.971114  7.162429  6.893733  6.887075  8.163666  8.327212  6.462963  6.703846 
dram[8]:  7.823180  8.599673  6.728947  7.175315  7.603343  7.846635  8.216749  8.736475  6.660973  7.278336  6.719788  7.064246  8.030498  8.174836  6.423833  6.613148 
dram[9]:  8.382166  8.957411  6.628238  6.932250  7.577912  7.612462  8.480541  8.787346  6.737401  7.092179  6.931507  7.011065  8.038586  7.869702  6.670063  6.793507 
dram[10]:  8.304897  8.856902  6.801862  7.012346  7.386431  7.442793  7.998403  8.616179  6.844804  7.099301  7.005533  7.000000  7.917722  8.048231  6.474010  6.863517 
average row locality = 896558/119990 = 7.471940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3020      3021      2952      2952      2897      2899      2897      2898      2898      2897      2885      2884      2854      2851      2989      2990 
dram[1]:      3020      3025      2956      2954      2899      2898      2898      2897      2897      2897      2879      2879      2849      2850      2991      2991 
dram[2]:      3023      3021      2954      2953      2898      2897      2896      2899      2897      2897      2882      2882      2850      2851      2990      2992 
dram[3]:      3021      3023      2946      2948      2897      2899      2898      2901      2896      2896      2879      2880      2853      2851      2989      2993 
dram[4]:      3022      3022      2946      2950      2899      2897      2897      2899      2896      2896      2879      2881      2850      2852      2998      2999 
dram[5]:      3021      3022      2948      2945      2897      2899      2899      2900      2896      2898      2882      2882      2850      2851      3001      2999 
dram[6]:      3022      3021      2948      2948      2899      2898      2896      2898      2897      2898      2882      2880      2850      2850      3003      3000 
dram[7]:      3021      3022      2947      2950      2898      2896      2898      2900      2897      2899      2879      2878      2851      2851      3000      2998 
dram[8]:      3023      3022      2945      2948      2898      2901      2897      2898      2902      2899      2880      2879      2856      2858      2996      2998 
dram[9]:      3020      3020      2947      2945      2898      2898      2899      2897      2898      2897      2878      2882      2856      2862      3000      3000 
dram[10]:      3023      3021      2946      2945      2898      2898      2898      2897      2897      2898      2881      2880      2858      2858      2999      2997 
total reads: 514655
bank skew: 3025/2849 = 1.06
chip skew: 46800/46770 = 1.00
number of total write accesses:
dram[0]:      2238      2241      2176      2180      2111      2110      2112      2113      2170      2175      2193      2193      2139      2136      2230      2232 
dram[1]:      2233      2241      2179      2179      2115      2114      2107      2109      2169      2171      2184      2183      2136      2137      2236      2236 
dram[2]:      2239      2232      2179      2176      2112      2106      2110      2113      2173      2170      2183      2186      2136      2137      2225      2234 
dram[3]:      2242      2236      2169      2168      2109      2109      2112      2110      2169      2169      2180      2185      2140      2139      2231      2234 
dram[4]:      2238      2231      2165      2171      2113      2114      2110      2115      2175      2171      2180      2185      2138      2136      2235      2232 
dram[5]:      2235      2238      2168      2168      2111      2109      2110      2112      2167      2173      2185      2187      2140      2138      2233      2232 
dram[6]:      2229      2239      2172      2168      2106      2111      2102      2113      2173      2171      2186      2186      2136      2137      2233      2235 
dram[7]:      2240      2239      2168      2173      2105      2110      2110      2108      2171      2172      2181      2184      2137      2137      2235      2231 
dram[8]:      2242      2241      2169      2168      2105      2113      2107      2108      2167      2174      2180      2179      2147      2145      2233      2233 
dram[9]:      2244      2238      2170      2171      2111      2111      2113      2103      2182      2181      2182      2187      2144      2151      2236      2231 
dram[10]:      2234      2240      2169      2167      2110      2111      2109      2109      2175      2178      2184      2188      2146      2148      2232      2233 
total reads: 381903
bank skew: 2244/2102 = 1.07
chip skew: 34755/34697 = 1.00
average mf latency per bank:
dram[0]:        933       949       638       649      1152      1165      1010      1029       677       690       937       940       912       884       676       689
dram[1]:        947       967       642       651      1156      1156      1016      1027       689       679       955       955       869       878       680       693
dram[2]:        944       959       639       679      1127      1137      1064      1072       673       680       945       949       941       951       682       686
dram[3]:        944       956       637       655      1125      1129      1065      1079       680       686       942       949       935       944       681       723
dram[4]:        950       953       645       671      1190      1194      1040      1047       682       679       944       974       914       847       697       698
dram[5]:        946       949       640       649      1188      1193      1080      1048       679       690       899       899       837       844       697       699
dram[6]:        950       952       668       650      1206      1203      1041      1048       677       682       899       898       837       845       692       702
dram[7]:        961       963       641       651      1195      1200      1105      1109       680       678       895       890       837       849       693       689
dram[8]:        951       910       656       700      1190      1236      1082      1091       674       677       877       879       862       867       669       675
dram[9]:        904       911       659       666      1194      1202      1043      1002       688       693       880       881       865       867       684       711
dram[10]:        921       923       656       638      1157      1164       993       999       684       689       938       944       864       870       681       686
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6675604 n_nop=6369311 n_act=10770 n_pre=10754 n_req=81533 n_rd=187136 n_write=97633 bw_util=0.08532
n_activity=711107 dram_eff=0.8009
bk0: 12080a 6513012i bk1: 12084a 6508078i bk2: 11808a 6514190i bk3: 11808a 6507101i bk4: 11588a 6514677i bk5: 11596a 6510168i bk6: 11588a 6523800i bk7: 11592a 6518238i bk8: 11592a 6522181i bk9: 11588a 6517462i bk10: 11540a 6511612i bk11: 11536a 6507202i bk12: 11416a 6514128i bk13: 11404a 6510503i bk14: 11956a 6513627i bk15: 11960a 6506967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87205
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6675604 n_nop=6369347 n_act=10809 n_pre=10793 n_req=81509 n_rd=187120 n_write=97535 bw_util=0.08528
n_activity=711339 dram_eff=0.8003
bk0: 12080a 6512919i bk1: 12100a 6506219i bk2: 11824a 6513853i bk3: 11816a 6509994i bk4: 11596a 6517990i bk5: 11592a 6510655i bk6: 11592a 6521292i bk7: 11588a 6517562i bk8: 11588a 6523844i bk9: 11588a 6517176i bk10: 11516a 6510525i bk11: 11516a 6508096i bk12: 11396a 6517124i bk13: 11400a 6510583i bk14: 11964a 6509095i bk15: 11964a 6505161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87181
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6675604 n_nop=6369287 n_act=10819 n_pre=10803 n_req=81493 n_rd=187128 n_write=97567 bw_util=0.08529
n_activity=711988 dram_eff=0.7997
bk0: 12092a 6512763i bk1: 12084a 6508835i bk2: 11816a 6510887i bk3: 11812a 6508470i bk4: 11592a 6518693i bk5: 11588a 6511465i bk6: 11584a 6527528i bk7: 11596a 6517626i bk8: 11588a 6521034i bk9: 11588a 6518217i bk10: 11528a 6510566i bk11: 11528a 6507714i bk12: 11400a 6515959i bk13: 11404a 6510645i bk14: 11960a 6513571i bk15: 11968a 6507371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85576
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6675604 n_nop=6369206 n_act=10911 n_pre=10895 n_req=81472 n_rd=187080 n_write=97512 bw_util=0.08526
n_activity=712026 dram_eff=0.7994
bk0: 12084a 6512711i bk1: 12092a 6509758i bk2: 11784a 6515686i bk3: 11792a 6508354i bk4: 11588a 6517526i bk5: 11596a 6510672i bk6: 11592a 6523744i bk7: 11604a 6516478i bk8: 11584a 6524686i bk9: 11584a 6519060i bk10: 11516a 6513301i bk11: 11520a 6508676i bk12: 11412a 6517149i bk13: 11404a 6511414i bk14: 11956a 6510241i bk15: 11972a 6503231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85571
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6675604 n_nop=6369162 n_act=10900 n_pre=10884 n_req=81492 n_rd=187132 n_write=97526 bw_util=0.08528
n_activity=711701 dram_eff=0.7999
bk0: 12088a 6513630i bk1: 12088a 6511285i bk2: 11784a 6513733i bk3: 11800a 6506591i bk4: 11596a 6517808i bk5: 11588a 6510231i bk6: 11588a 6523747i bk7: 11596a 6518775i bk8: 11584a 6521608i bk9: 11584a 6517895i bk10: 11516a 6511419i bk11: 11524a 6508889i bk12: 11400a 6515805i bk13: 11408a 6511082i bk14: 11992a 6511692i bk15: 11996a 6505189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86329
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6675604 n_nop=6369078 n_act=10933 n_pre=10917 n_req=81496 n_rd=187160 n_write=97516 bw_util=0.08529
n_activity=712440 dram_eff=0.7992
bk0: 12084a 6513643i bk1: 12088a 6508948i bk2: 11792a 6514204i bk3: 11780a 6510427i bk4: 11588a 6517668i bk5: 11596a 6513240i bk6: 11596a 6522974i bk7: 11600a 6518690i bk8: 11584a 6522601i bk9: 11592a 6517415i bk10: 11528a 6511032i bk11: 11528a 6506733i bk12: 11400a 6515172i bk13: 11404a 6509033i bk14: 12004a 6510091i bk15: 11996a 6506620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85202
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6675604 n_nop=6369019 n_act=10952 n_pre=10936 n_req=81487 n_rd=187160 n_write=97537 bw_util=0.08529
n_activity=711909 dram_eff=0.7998
bk0: 12088a 6512822i bk1: 12084a 6506782i bk2: 11792a 6511178i bk3: 11792a 6505737i bk4: 11596a 6520451i bk5: 11592a 6512359i bk6: 11584a 6522358i bk7: 11592a 6517383i bk8: 11588a 6521632i bk9: 11592a 6515776i bk10: 11528a 6509256i bk11: 11520a 6504858i bk12: 11400a 6516671i bk13: 11400a 6510176i bk14: 12012a 6510063i bk15: 12000a 6502494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86095
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6675604 n_nop=6369032 n_act=10959 n_pre=10943 n_req=81486 n_rd=187140 n_write=97530 bw_util=0.08529
n_activity=712719 dram_eff=0.7988
bk0: 12084a 6512578i bk1: 12088a 6509145i bk2: 11788a 6514357i bk3: 11800a 6504218i bk4: 11592a 6520147i bk5: 11584a 6513198i bk6: 11592a 6521099i bk7: 11600a 6515918i bk8: 11588a 6522216i bk9: 11596a 6518273i bk10: 11516a 6511123i bk11: 11512a 6506721i bk12: 11404a 6514993i bk13: 11404a 6510073i bk14: 12000a 6509262i bk15: 11992a 6504900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85647
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6675604 n_nop=6368813 n_act=11004 n_pre=10988 n_req=81511 n_rd=187200 n_write=97599 bw_util=0.08533
n_activity=712445 dram_eff=0.7995
bk0: 12092a 6508942i bk1: 12088a 6507443i bk2: 11780a 6516009i bk3: 11792a 6510754i bk4: 11592a 6520009i bk5: 11604a 6512369i bk6: 11588a 6524222i bk7: 11592a 6518255i bk8: 11608a 6518800i bk9: 11596a 6517981i bk10: 11520a 6509691i bk11: 11516a 6508647i bk12: 11424a 6516085i bk13: 11432a 6510514i bk14: 11984a 6512171i bk15: 11992a 6506102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84893
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6675604 n_nop=6368923 n_act=10941 n_pre=10925 n_req=81552 n_rd=187188 n_write=97627 bw_util=0.08533
n_activity=712394 dram_eff=0.7996
bk0: 12080a 6511025i bk1: 12080a 6508267i bk2: 11788a 6511343i bk3: 11780a 6508475i bk4: 11592a 6518294i bk5: 11592a 6511529i bk6: 11596a 6522575i bk7: 11588a 6518263i bk8: 11592a 6521485i bk9: 11588a 6517833i bk10: 11512a 6511277i bk11: 11528a 6506654i bk12: 11424a 6516812i bk13: 11448a 6510222i bk14: 12000a 6511261i bk15: 12000a 6506179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85532
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6675604 n_nop=6368914 n_act=10993 n_pre=10977 n_req=81527 n_rd=187176 n_write=97544 bw_util=0.0853
n_activity=711964 dram_eff=0.7998
bk0: 12092a 6511677i bk1: 12084a 6508523i bk2: 11784a 6514799i bk3: 11780a 6509750i bk4: 11592a 6520296i bk5: 11592a 6512531i bk6: 11592a 6519464i bk7: 11588a 6516677i bk8: 11588a 6520486i bk9: 11592a 6516202i bk10: 11524a 6512083i bk11: 11520a 6506085i bk12: 11432a 6516221i bk13: 11432a 6509398i bk14: 11996a 6512701i bk15: 11988a 6508463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85443

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80533, Miss = 23392, Miss_rate = 0.290, Pending_hits = 38409, Reservation_fails = 136
L2_cache_bank[1]: Access = 80535, Miss = 23392, Miss_rate = 0.290, Pending_hits = 38374, Reservation_fails = 214
L2_cache_bank[2]: Access = 80453, Miss = 23389, Miss_rate = 0.291, Pending_hits = 38355, Reservation_fails = 190
L2_cache_bank[3]: Access = 80474, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38366, Reservation_fails = 196
L2_cache_bank[4]: Access = 80456, Miss = 23390, Miss_rate = 0.291, Pending_hits = 38345, Reservation_fails = 164
L2_cache_bank[5]: Access = 80478, Miss = 23392, Miss_rate = 0.291, Pending_hits = 38374, Reservation_fails = 181
L2_cache_bank[6]: Access = 80425, Miss = 23379, Miss_rate = 0.291, Pending_hits = 38342, Reservation_fails = 190
L2_cache_bank[7]: Access = 80457, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38364, Reservation_fails = 156
L2_cache_bank[8]: Access = 80476, Miss = 23387, Miss_rate = 0.291, Pending_hits = 38382, Reservation_fails = 211
L2_cache_bank[9]: Access = 80490, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38400, Reservation_fails = 134
L2_cache_bank[10]: Access = 80482, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38383, Reservation_fails = 176
L2_cache_bank[11]: Access = 80492, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38385, Reservation_fails = 173
L2_cache_bank[12]: Access = 80467, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38333, Reservation_fails = 189
L2_cache_bank[13]: Access = 80494, Miss = 23393, Miss_rate = 0.291, Pending_hits = 38397, Reservation_fails = 194
L2_cache_bank[14]: Access = 80472, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38390, Reservation_fails = 227
L2_cache_bank[15]: Access = 80484, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38383, Reservation_fails = 166
L2_cache_bank[16]: Access = 80507, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38377, Reservation_fails = 153
L2_cache_bank[17]: Access = 80526, Miss = 23403, Miss_rate = 0.291, Pending_hits = 38401, Reservation_fails = 136
L2_cache_bank[18]: Access = 80524, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38373, Reservation_fails = 144
L2_cache_bank[19]: Access = 80534, Miss = 23401, Miss_rate = 0.291, Pending_hits = 38391, Reservation_fails = 150
L2_cache_bank[20]: Access = 80524, Miss = 23400, Miss_rate = 0.291, Pending_hits = 38387, Reservation_fails = 160
L2_cache_bank[21]: Access = 80510, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38390, Reservation_fails = 137
L2_total_cache_accesses = 1770793
L2_total_cache_misses = 514655
L2_total_cache_miss_rate = 0.2906
L2_total_cache_pending_hits = 844301
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 722989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 440821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1180404
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590142
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 219
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=3738561
icnt_total_pkts_simt_to_mem=2885349
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7343
	minimum = 6
	maximum = 76
Network latency average = 9.97123
	minimum = 6
	maximum = 74
Slowest packet = 3153606
Flit latency average = 9.10181
	minimum = 6
	maximum = 72
Slowest flit = 5847220
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0938022
	minimum = 0.0835578 (at node 1)
	maximum = 0.106635 (at node 33)
Accepted packet rate average = 0.0938022
	minimum = 0.0835578 (at node 1)
	maximum = 0.106635 (at node 33)
Injected flit rate average = 0.187574
	minimum = 0.139295 (at node 1)
	maximum = 0.248671 (at node 33)
Accepted flit rate average= 0.187574
	minimum = 0.177581 (at node 42)
	maximum = 0.195938 (at node 7)
Injected packet length average = 1.99967
Accepted packet length average = 1.99967
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2035 (13 samples)
	minimum = 6 (13 samples)
	maximum = 117 (13 samples)
Network latency average = 10.1935 (13 samples)
	minimum = 6 (13 samples)
	maximum = 110.462 (13 samples)
Flit latency average = 10.1108 (13 samples)
	minimum = 6 (13 samples)
	maximum = 109.846 (13 samples)
Fragmentation average = 0.0404251 (13 samples)
	minimum = 0 (13 samples)
	maximum = 47 (13 samples)
Injected packet rate average = 0.0478955 (13 samples)
	minimum = 0.0425902 (13 samples)
	maximum = 0.0544874 (13 samples)
Accepted packet rate average = 0.0478955 (13 samples)
	minimum = 0.0425902 (13 samples)
	maximum = 0.0544874 (13 samples)
Injected flit rate average = 0.0936349 (13 samples)
	minimum = 0.0683864 (13 samples)
	maximum = 0.125557 (13 samples)
Accepted flit rate average = 0.0936349 (13 samples)
	minimum = 0.0871923 (13 samples)
	maximum = 0.0991424 (13 samples)
Injected packet size average = 1.95498 (13 samples)
Accepted packet size average = 1.95498 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 58 sec (4198 sec)
gpgpu_simulation_rate = 69439 (inst/sec)
gpgpu_simulation_rate = 1602 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 40084
gpu_sim_insn = 20974784
gpu_ipc =     523.2708
gpu_tot_sim_cycle = 6988432
gpu_tot_sim_insn = 312482756
gpu_tot_ipc =      44.7143
gpu_tot_issued_cta = 917504
max_total_param_size = 0
gpu_stall_dramfull = 343639
gpu_stall_icnt2sh    = 85280
partiton_reqs_in_parallel = 881848
partiton_reqs_in_parallel_total    = 78749133
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.3947
partiton_reqs_in_parallel_util = 881848
partiton_reqs_in_parallel_util_total    = 78749133
gpu_sim_cycle_parition_util = 40084
gpu_tot_sim_cycle_parition_util    = 3594407
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9098
partiton_replys_in_parallel = 66372
partiton_replys_in_parallel_total    = 1770793
L2_BW  =     156.9455 GB/Sec
L2_BW_total  =      24.9174 GB/Sec
gpu_total_sim_rate=72805

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11210596
	L1I_total_cache_misses = 6298
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5570560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5568768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11204298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5570560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11210596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
26993, 26420, 26716, 26467, 26741, 26389, 26681, 26124, 26543, 26199, 26417, 25953, 26399, 25810, 26390, 25634, 26242, 25570, 26052, 25336, 26121, 25492, 25912, 25388, 25708, 25282, 25773, 25196, 25702, 25177, 25579, 25150, 
gpgpu_n_tot_thrd_icount = 656664704
gpgpu_n_tot_w_icount = 20520772
gpgpu_n_stall_shd_mem = 434228
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1246708
gpgpu_n_mem_write_global = 590206
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19924468
gpgpu_n_store_insn = 9437563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 89128960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197250
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1558856	W0_Idle:171156482	W0_Scoreboard:12562090	W1:8004	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:20512759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9971632 {8:1246454,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40385456 {40:65918,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1784 {8:223,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 75023984 {40:460022,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721648 {8:590206,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30328 {136:223,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 434 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 6985713 
mrq_lat_table:263126 	14444 	21961 	41950 	83419 	120762 	174789 	108877 	72071 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1069983 	614884 	133874 	11479 	778 	35 	1810 	1816 	906 	1118 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	33 	1508756 	155872 	13994 	4931 	87931 	42250 	16168 	508 	0 	782 	31 	1811 	1815 	906 	1118 	259 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	854213 	372921 	19560 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	131375 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	996 	104 	139 	2 	31 	40 	45 	15 	13 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    439156    439172    437622    437603    436094    438122    438713    390151    424666    468091    433872    433865    385914    385834    439134    416362 
dram[1]:    439161    381776    355190    437551    435957    438041    438716    438721    468109    468092    390595    433852    385865    356225    439068    439071 
dram[2]:    365325    353240    437552    437538    438035    438040    438711    438713    468094    381549    438564    433843    385911    397697    439056    416326 
dram[3]:    381939    439165    437623    437607    356697    438033    438415    389861    468100    468093    433507    433887    385921    385934    416326    439133 
dram[4]:    411245    381698    437589    308846    390666    425912    419694    438709    468088    468103    433886    315174    397760    397758    416341    439045 
dram[5]:    439159    356982    437532    347096    434870    347862    389856    437955    468097    431000    433267    329263    397744    397724    439034    439034 
dram[6]:    383138    439168    324038    437616    405479    418786    438706    438708    434358    468112    310630    347705    385914    385907    416323    439027 
dram[7]:    381918    381628    432852    366161    367088    436107    414480    393204    468093    468083    468110    433871    397688    397739    416322    416336 
dram[8]:    381554    439173    437534    437535    436070    358412    438710    359552    388521    388507    433898    433877    385846    352504    416324    439038 
dram[9]:    375850    439172    437528    437524    438126    366328    390082    438703    462247    468100    433876    433854    397740    352203    416322    439036 
dram[10]:    439179    396782    437586    437581    436599    438123    414205    436346    468101    468100    433869    386805    358740    385931    416332    416330 
average row accesses per activate:
dram[0]:  8.387402  8.540064  6.773438  6.997312  6.960328  7.280401  8.836805  8.757732  6.857523  7.039618  6.462986  6.747382  7.910798  8.349338  6.542079  6.735369 
dram[1]:  8.401264  8.684039  6.652618  7.028340  7.045643  7.384058  8.258117  8.816291  6.871829  7.103448  6.540127  6.837550  8.145396  8.342149  6.321002  6.620000 
dram[2]:  8.247678  8.540931  6.580278  7.095498  7.079277  7.283668  8.860627  8.505843  6.858855  7.072802  6.503798  6.796296  8.039872  8.253682  6.468788  6.548826 
dram[3]:  8.196923  8.467408  6.576679  6.689433  6.961696  7.180536  8.525963  8.556302  6.725490  6.944669  6.803713  7.103734  7.823529  8.034976  6.431873  6.496933 
dram[4]:  8.217257  8.873333  6.556258  6.653009  7.044260  7.244666  8.198068  8.903846  6.834218  7.192738  6.677083  6.831117  7.612368  8.044657  6.380265  6.537608 
dram[5]:  8.312500  8.704248  6.510665  6.901596  6.909091  7.316092  8.237864  8.591906  6.802910  6.934051  6.493687  6.820955  7.827907  8.233279  6.244706  6.533909 
dram[6]:  8.275272  8.470589  6.429455  6.651282  7.101955  7.222695  8.315876  8.821490  6.807133  6.932705  6.471033  6.820717  8.003175  8.089744  6.351254  6.398070 
dram[7]:  8.274845  8.718494  6.608917  6.504381  7.160563  7.352601  8.221325  8.565657  6.723238  6.819868  6.695822  6.724771  7.973144  8.214984  6.286730  6.547590 
dram[8]:  7.652798  8.478538  6.525786  6.910786  7.334776  7.557864  8.162119  8.695726  6.464241  6.947439  6.494937  6.864792  7.886293  8.033334  6.255018  6.433252 
dram[9]:  8.263566  8.812914  6.426980  6.708010  7.375362  7.335735  8.490000  8.850174  6.515152  6.755236  6.657588  6.788640  7.864697  7.733232  6.497549  6.588308 
dram[10]:  8.179724  8.780890  6.625798  6.779085  7.136045  7.187853  7.976489  8.580101  6.500630  6.762778  6.810345  6.773386  7.753446  7.912500  6.305953  6.660804 
average row locality = 909447/125057 = 7.272260
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3071      3070      3002      3002      2946      2947      2946      2952      2948      2947      2932      2935      2898      2891      3038      3039 
dram[1]:      3068      3074      3006      3004      2948      2949      2948      2946      2946      2947      2926      2926      2890      2892      3041      3041 
dram[2]:      3072      3071      3002      3001      2947      2946      2945      2951      2946      2947      2930      2928      2889      2890      3040      3042 
dram[3]:      3070      3073      2995      2997      2948      2951      2947      2949      2944      2945      2926      2928      2895      2895      3038      3043 
dram[4]:      3076      3074      2996      2999      2948      2948      2949      2947      2946      2947      2924      2928      2891      2891      3047      3050 
dram[5]:      3069      3071      2997      2996      2948      2951      2949      2951      2944      2947      2931      2930      2892      2891      3053      3048 
dram[6]:      3073      3071      2999      2995      2947      2949      2947      2946      2948      2948      2928      2927      2890      2893      3057      3050 
dram[7]:      3071      3071      2995      2999      2947      2947      2947      2949      2948      2946      2925      2923      2893      2890      3051      3047 
dram[8]:      3074      3072      2994      2997      2946      2949      2947      2948      2953      2949      2926      2925      2898      2899      3045      3048 
dram[9]:      3070      3068      2998      2997      2946      2948      2949      2945      2946      2948      2925      2927      2898      2904      3048      3049 
dram[10]:      3073      3071      2994      2994      2946      2946      2948      2947      2948      2950      2927      2928      2900      2899      3047      3048 
total reads: 523155
bank skew: 3076/2889 = 1.06
chip skew: 47570/47544 = 1.00
number of total write accesses:
dram[0]:      2255      2259      2200      2204      2142      2142      2144      2145      2202      2206      2219      2220      2157      2152      2248      2255 
dram[1]:      2250      2258      2203      2204      2146      2146      2139      2141      2201      2203      2208      2209      2152      2155      2256      2255 
dram[2]:      2256      2250      2203      2200      2143      2138      2141      2144      2205      2202      2208      2210      2152      2153      2245      2256 
dram[3]:      2258      2253      2194      2194      2141      2140      2143      2142      2201      2201      2204      2208      2159      2159      2249      2252 
dram[4]:      2257      2250      2190      2197      2145      2145      2142      2146      2207      2203      2204      2209      2156      2153      2255      2252 
dram[5]:      2251      2256      2192      2194      2144      2141      2142      2144      2199      2205      2212      2213      2157      2156      2255      2251 
dram[6]:      2248      2257      2196      2193      2138      2143      2134      2144      2205      2203      2210      2209      2152      2155      2259      2254 
dram[7]:      2258      2256      2193      2198      2137      2141      2142      2139      2202      2203      2204      2208      2154      2154      2255      2250 
dram[8]:      2260      2261      2194      2193      2137      2145      2138      2139      2199      2206      2205      2203      2165      2162      2253      2253 
dram[9]:      2260      2255      2195      2195      2143      2143      2145      2135      2214      2213      2208      2212      2159      2169      2254      2248 
dram[10]:      2252      2259      2194      2192      2142      2143      2141      2141      2207      2210      2208      2213      2163      2165      2250      2254 
total reads: 386292
bank skew: 2261/2134 = 1.06
chip skew: 35150/35094 = 1.00
average mf latency per bank:
dram[0]:        937       953       645       656      1151      1164      1012      1029       684       696       940       943       916       889       684       697
dram[1]:        952       971       649       658      1155      1154      1018      1028       696       686       958       958       873       882       688       701
dram[2]:        949       963       646       686      1127      1137      1065      1072       680       687       948       953       945       955       689       694
dram[3]:        949       961       645       662      1124      1129      1065      1079       686       692       945       952       939       947       690       731
dram[4]:        954       957       653       678      1189      1193      1041      1049       688       686       948       977       918       852       705       706
dram[5]:        950       953       647       655      1186      1191      1080      1049       686       697       902       902       842       849       704       707
dram[6]:        954       956       675       657      1205      1201      1042      1049       684       688       903       902       842       850       698       710
dram[7]:        965       967       648       659      1193      1198      1105      1109       687       685       900       894       842       854       700       697
dram[8]:        955       915       663       706      1189      1234      1082      1091       681       684       881       884       866       872       677       683
dram[9]:        910       916       665       673      1193      1200      1044      1003       695       699       884       886       870       872       693       719
dram[10]:        926       928       664       646      1156      1164       994      1000       691       696       941       947       869       875       689       694
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6750033 n_nop=6438074 n_act=11241 n_pre=11225 n_req=82714 n_rd=190256 n_write=99237 bw_util=0.08578
n_activity=735009 dram_eff=0.7877
bk0: 12284a 6586190i bk1: 12280a 6581291i bk2: 12008a 6586982i bk3: 12008a 6579872i bk4: 11784a 6587181i bk5: 11788a 6582581i bk6: 11784a 6596858i bk7: 11808a 6590960i bk8: 11792a 6594618i bk9: 11788a 6589838i bk10: 11728a 6584241i bk11: 11740a 6579761i bk12: 11592a 6587276i bk13: 11564a 6583836i bk14: 12152a 6586513i bk15: 12156a 6579721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85225
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6750033 n_nop=6438220 n_act=11249 n_pre=11233 n_req=82678 n_rd=190208 n_write=99123 bw_util=0.08573
n_activity=734515 dram_eff=0.7878
bk0: 12272a 6586207i bk1: 12296a 6579432i bk2: 12024a 6586690i bk3: 12016a 6582629i bk4: 11792a 6590477i bk5: 11796a 6582991i bk6: 11792a 6594186i bk7: 11784a 6590562i bk8: 11784a 6596339i bk9: 11788a 6589606i bk10: 11704a 6583420i bk11: 11704a 6580780i bk12: 11560a 6590518i bk13: 11568a 6583732i bk14: 12164a 6582047i bk15: 12164a 6577965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85202
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6750033 n_nop=6438170 n_act=11272 n_pre=11256 n_req=82653 n_rd=190188 n_write=99147 bw_util=0.08573
n_activity=734903 dram_eff=0.7874
bk0: 12288a 6586045i bk1: 12284a 6582006i bk2: 12008a 6583880i bk3: 12004a 6581283i bk4: 11788a 6591137i bk5: 11784a 6583800i bk6: 11780a 6600558i bk7: 11804a 6590492i bk8: 11784a 6593401i bk9: 11788a 6590528i bk10: 11720a 6583240i bk11: 11712a 6580518i bk12: 11556a 6589361i bk13: 11560a 6584048i bk14: 12160a 6586449i bk15: 12168a 6580129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83618
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6750033 n_nop=6438035 n_act=11371 n_pre=11355 n_req=82642 n_rd=190176 n_write=99096 bw_util=0.08571
n_activity=735285 dram_eff=0.7868
bk0: 12280a 6586051i bk1: 12292a 6582950i bk2: 11980a 6588393i bk3: 11988a 6581053i bk4: 11792a 6589988i bk5: 11804a 6583102i bk6: 11788a 6596700i bk7: 11796a 6589429i bk8: 11776a 6597206i bk9: 11780a 6591364i bk10: 11704a 6586157i bk11: 11712a 6581428i bk12: 11580a 6590344i bk13: 11580a 6584349i bk14: 12152a 6583225i bk15: 12172a 6576014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83604
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6750033 n_nop=6437947 n_act=11362 n_pre=11346 n_req=82672 n_rd=190244 n_write=99134 bw_util=0.08574
n_activity=735496 dram_eff=0.7869
bk0: 12304a 6586605i bk1: 12296a 6584339i bk2: 11984a 6586517i bk3: 11996a 6579176i bk4: 11792a 6590201i bk5: 11792a 6582646i bk6: 11796a 6596586i bk7: 11788a 6591684i bk8: 11784a 6594219i bk9: 11788a 6590275i bk10: 11696a 6584331i bk11: 11712a 6581704i bk12: 11564a 6589199i bk13: 11564a 6584405i bk14: 12188a 6584558i bk15: 12200a 6577935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84362
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6750033 n_nop=6437819 n_act=11409 n_pre=11393 n_req=82680 n_rd=190272 n_write=99140 bw_util=0.08575
n_activity=736578 dram_eff=0.7858
bk0: 12276a 6587052i bk1: 12284a 6582099i bk2: 11988a 6587038i bk3: 11984a 6583112i bk4: 11792a 6590049i bk5: 11804a 6585452i bk6: 11796a 6595877i bk7: 11804a 6591564i bk8: 11776a 6595081i bk9: 11788a 6589657i bk10: 11724a 6583636i bk11: 11720a 6579364i bk12: 11568a 6588487i bk13: 11564a 6582355i bk14: 12212a 6582926i bk15: 12192a 6579433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83245
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6750033 n_nop=6437756 n_act=11436 n_pre=11420 n_req=82668 n_rd=190272 n_write=99149 bw_util=0.08575
n_activity=735896 dram_eff=0.7866
bk0: 12292a 6585959i bk1: 12284a 6579847i bk2: 11996a 6583948i bk3: 11980a 6578455i bk4: 11788a 6592955i bk5: 11796a 6584812i bk6: 11788a 6595076i bk7: 11784a 6590238i bk8: 11792a 6594044i bk9: 11792a 6588131i bk10: 11712a 6582089i bk11: 11708a 6577600i bk12: 11560a 6590013i bk13: 11572a 6583116i bk14: 12228a 6582695i bk15: 12200a 6575274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84121
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6750033 n_nop=6437943 n_act=11404 n_pre=11388 n_req=82643 n_rd=190196 n_write=99102 bw_util=0.08572
n_activity=735643 dram_eff=0.7865
bk0: 12284a 6585851i bk1: 12284a 6582386i bk2: 11980a 6587116i bk3: 11996a 6576912i bk4: 11788a 6592639i bk5: 11788a 6585589i bk6: 11788a 6594130i bk7: 11796a 6588821i bk8: 11792a 6594706i bk9: 11784a 6590626i bk10: 11700a 6583978i bk11: 11692a 6579628i bk12: 11572a 6588234i bk13: 11560a 6583370i bk14: 12204a 6582119i bk15: 12188a 6577848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83684
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6750033 n_nop=6437630 n_act=11466 n_pre=11450 n_req=82683 n_rd=190280 n_write=99207 bw_util=0.08577
n_activity=735529 dram_eff=0.7872
bk0: 12296a 6582032i bk1: 12288a 6580456i bk2: 11976a 6588647i bk3: 11988a 6583440i bk4: 11784a 6592480i bk5: 11796a 6584788i bk6: 11788a 6597105i bk7: 11792a 6591245i bk8: 11812a 6591396i bk9: 11796a 6590312i bk10: 11704a 6582469i bk11: 11700a 6581422i bk12: 11592a 6589293i bk13: 11596a 6583790i bk14: 12180a 6585013i bk15: 12192a 6578988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82939
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6750033 n_nop=6437802 n_act=11392 n_pre=11376 n_req=82714 n_rd=190264 n_write=99199 bw_util=0.08577
n_activity=735127 dram_eff=0.7875
bk0: 12280a 6584259i bk1: 12272a 6581436i bk2: 11992a 6584092i bk3: 11988a 6581165i bk4: 11784a 6590902i bk5: 11792a 6583960i bk6: 11796a 6595507i bk7: 11780a 6591325i bk8: 11784a 6593937i bk9: 11792a 6590047i bk10: 11700a 6583872i bk11: 11708a 6579438i bk12: 11592a 6590100i bk13: 11616a 6583466i bk14: 12192a 6584215i bk15: 12196a 6578978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83571
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6750033 n_nop=6437725 n_act=11456 n_pre=11440 n_req=82700 n_rd=190264 n_write=99148 bw_util=0.08575
n_activity=735163 dram_eff=0.7873
bk0: 12292a 6584828i bk1: 12284a 6581730i bk2: 11976a 6587557i bk3: 11976a 6582375i bk4: 11784a 6592808i bk5: 11784a 6584945i bk6: 11792a 6592357i bk7: 11788a 6589587i bk8: 11792a 6592690i bk9: 11800a 6588401i bk10: 11708a 6584951i bk11: 11712a 6578868i bk12: 11600a 6589490i bk13: 11596a 6582685i bk14: 12188a 6585715i bk15: 12192a 6581105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83493

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83552, Miss = 23781, Miss_rate = 0.285, Pending_hits = 40996, Reservation_fails = 136
L2_cache_bank[1]: Access = 83565, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40949, Reservation_fails = 214
L2_cache_bank[2]: Access = 83461, Miss = 23773, Miss_rate = 0.285, Pending_hits = 40922, Reservation_fails = 190
L2_cache_bank[3]: Access = 83489, Miss = 23779, Miss_rate = 0.285, Pending_hits = 40946, Reservation_fails = 196
L2_cache_bank[4]: Access = 83458, Miss = 23771, Miss_rate = 0.285, Pending_hits = 40929, Reservation_fails = 164
L2_cache_bank[5]: Access = 83489, Miss = 23776, Miss_rate = 0.285, Pending_hits = 40943, Reservation_fails = 181
L2_cache_bank[6]: Access = 83441, Miss = 23763, Miss_rate = 0.285, Pending_hits = 40909, Reservation_fails = 190
L2_cache_bank[7]: Access = 83477, Miss = 23781, Miss_rate = 0.285, Pending_hits = 40945, Reservation_fails = 156
L2_cache_bank[8]: Access = 83495, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40949, Reservation_fails = 211
L2_cache_bank[9]: Access = 83516, Miss = 23784, Miss_rate = 0.285, Pending_hits = 40962, Reservation_fails = 134
L2_cache_bank[10]: Access = 83501, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40948, Reservation_fails = 176
L2_cache_bank[11]: Access = 83511, Miss = 23785, Miss_rate = 0.285, Pending_hits = 40958, Reservation_fails = 173
L2_cache_bank[12]: Access = 83495, Miss = 23789, Miss_rate = 0.285, Pending_hits = 40906, Reservation_fails = 189
L2_cache_bank[13]: Access = 83517, Miss = 23779, Miss_rate = 0.285, Pending_hits = 40977, Reservation_fails = 194
L2_cache_bank[14]: Access = 83485, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40967, Reservation_fails = 227
L2_cache_bank[15]: Access = 83488, Miss = 23772, Miss_rate = 0.285, Pending_hits = 40944, Reservation_fails = 166
L2_cache_bank[16]: Access = 83525, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40957, Reservation_fails = 153
L2_cache_bank[17]: Access = 83537, Miss = 23787, Miss_rate = 0.285, Pending_hits = 40976, Reservation_fails = 136
L2_cache_bank[18]: Access = 83536, Miss = 23780, Miss_rate = 0.285, Pending_hits = 40954, Reservation_fails = 144
L2_cache_bank[19]: Access = 83556, Miss = 23786, Miss_rate = 0.285, Pending_hits = 40958, Reservation_fails = 150
L2_cache_bank[20]: Access = 83537, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40976, Reservation_fails = 160
L2_cache_bank[21]: Access = 83534, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40971, Reservation_fails = 137
L2_total_cache_accesses = 1837165
L2_total_cache_misses = 523155
L2_total_cache_miss_rate = 0.2848
L2_total_cache_pending_hits = 900942
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 779630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 449320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1246708
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590206
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 223
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=3871253
icnt_total_pkts_simt_to_mem=2951913
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.1074
	minimum = 6
	maximum = 39
Network latency average = 8.93662
	minimum = 6
	maximum = 29
Slowest packet = 3542207
Flit latency average = 9.02048
	minimum = 6
	maximum = 28
Slowest flit = 6695028
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0331173
	minimum = 0.0292768 (at node 9)
	maximum = 0.0377966 (at node 29)
Accepted packet rate average = 0.0331173
	minimum = 0.0292768 (at node 9)
	maximum = 0.0377966 (at node 29)
Injected flit rate average = 0.0497108
	minimum = 0.0292768 (at node 9)
	maximum = 0.0756555 (at node 40)
Accepted flit rate average= 0.0497108
	minimum = 0.0375471 (at node 32)
	maximum = 0.060013 (at node 6)
Injected packet length average = 1.50105
Accepted packet length average = 1.50105
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0537 (14 samples)
	minimum = 6 (14 samples)
	maximum = 111.429 (14 samples)
Network latency average = 10.1037 (14 samples)
	minimum = 6 (14 samples)
	maximum = 104.643 (14 samples)
Flit latency average = 10.0329 (14 samples)
	minimum = 6 (14 samples)
	maximum = 104 (14 samples)
Fragmentation average = 0.0375376 (14 samples)
	minimum = 0 (14 samples)
	maximum = 43.6429 (14 samples)
Injected packet rate average = 0.0468399 (14 samples)
	minimum = 0.0416392 (14 samples)
	maximum = 0.0532952 (14 samples)
Accepted packet rate average = 0.0468399 (14 samples)
	minimum = 0.0416392 (14 samples)
	maximum = 0.0532952 (14 samples)
Injected flit rate average = 0.0904975 (14 samples)
	minimum = 0.0655929 (14 samples)
	maximum = 0.121992 (14 samples)
Accepted flit rate average = 0.0904975 (14 samples)
	minimum = 0.0836462 (14 samples)
	maximum = 0.0963474 (14 samples)
Injected packet size average = 1.93206 (14 samples)
Accepted packet size average = 1.93206 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 32 sec (4292 sec)
gpgpu_simulation_rate = 72805 (inst/sec)
gpgpu_simulation_rate = 1628 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 41895
gpu_sim_insn = 23069312
gpu_ipc =     550.6459
gpu_tot_sim_cycle = 7252477
gpu_tot_sim_insn = 335552068
gpu_tot_ipc =      46.2672
gpu_tot_issued_cta = 983040
max_total_param_size = 0
gpu_stall_dramfull = 343666
gpu_stall_icnt2sh    = 100215
partiton_reqs_in_parallel = 921663
partiton_reqs_in_parallel_total    = 79630981
partiton_level_parallism =      21.9994
partiton_level_parallism_total  =      11.1069
partiton_reqs_in_parallel_util = 921663
partiton_reqs_in_parallel_util_total    = 79630981
gpu_sim_cycle_parition_util = 41895
gpu_tot_sim_cycle_parition_util    = 3634491
partiton_level_parallism_util =      21.9994
partiton_level_parallism_util_total  =      21.9108
partiton_replys_in_parallel = 196864
partiton_replys_in_parallel_total    = 1837165
L2_BW  =     445.3886 GB/Sec
L2_BW_total  =      26.5831 GB/Sec
gpu_total_sim_rate=74616

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11997412
	L1I_total_cache_misses = 6298
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5832704
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5830912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11991114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5832704
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11997412
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
28970, 28391, 28714, 28444, 28739, 28360, 28685, 28095, 28541, 28197, 28442, 27897, 28370, 27781, 28361, 27584, 28186, 27541, 28050, 27334, 28119, 27463, 27910, 27332, 27679, 27226, 27750, 27146, 27646, 27148, 27550, 27121, 
gpgpu_n_tot_thrd_icount = 704923776
gpgpu_n_tot_w_icount = 22028868
gpgpu_n_stall_shd_mem = 434233
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1377780
gpgpu_n_mem_write_global = 655998
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22021620
gpgpu_n_store_insn = 10486395
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93323264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197255
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1608959	W0_Idle:171165153	W0_Scoreboard:13599501	W1:8772	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:22020087	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11020208 {8:1377526,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45114288 {40:66174,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1784 {8:223,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84461168 {40:460022,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5247984 {8:655998,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30328 {136:223,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 415 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 7252476 
mrq_lat_table:289469 	16315 	25060 	47684 	93744 	138391 	198460 	114011 	72580 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1173164 	708110 	134331 	11479 	778 	35 	1810 	1816 	906 	1118 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	36 	1681838 	178756 	14888 	4932 	87931 	42250 	16168 	508 	0 	782 	31 	1811 	1815 	906 	1118 	259 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	936258 	418666 	22842 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197167 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1073 	111 	139 	2 	31 	40 	45 	15 	13 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    439156    439172    437622    437603    436094    438122    438713    390151    424666    468091    433872    433865    385914    385834    439134    416362 
dram[1]:    439161    381776    355190    437551    435957    438041    438716    438721    468109    468092    390595    433852    385865    356225    439068    439071 
dram[2]:    365325    353240    437552    437538    438035    438040    438711    438713    468094    381549    438564    433843    385911    397697    439056    416326 
dram[3]:    381939    439165    437623    437607    356697    438033    438415    389861    468100    468093    433507    433887    385921    385934    416326    439133 
dram[4]:    411245    381698    437589    308846    390666    425912    419694    438709    468088    468103    433886    315174    397760    397758    416341    439045 
dram[5]:    439159    356982    437532    347096    434870    347862    389856    437955    468097    431000    433267    329263    397744    397724    439034    439034 
dram[6]:    383138    439168    324038    437616    405479    418786    438706    438708    434358    468112    310630    347705    385914    385907    416323    439027 
dram[7]:    381918    381628    432852    366161    367088    436107    414480    393204    468093    468083    468110    433871    397688    397739    416322    416336 
dram[8]:    381554    439173    437534    437535    436070    358412    438710    359552    388521    388507    433898    433877    385846    352504    416324    439038 
dram[9]:    375850    439172    437528    437524    438126    366328    390082    438703    462247    468100    433876    433854    397740    352203    416322    439036 
dram[10]:    439179    396782    437586    437581    436599    438123    414205    436346    468101    468100    433869    386805    358740    385931    416332    416330 
average row accesses per activate:
dram[0]:  8.082417  8.145228  6.606444  6.836905  6.727491  7.137579  8.375187  8.272861  6.714793  6.886061  6.316667  6.566320  7.444149  8.017217  6.439912  6.553812 
dram[1]:  8.009537  8.357447  6.525539  6.889688  6.879902  7.258732  7.933428  8.232012  6.715976  7.057214  6.435868  6.693034  7.761111  7.962963  6.202545  6.485588 
dram[2]:  7.743758  8.235294  6.465090  6.906137  6.988778  7.236434  8.285503  8.064655  6.645199  6.960736  6.375281  6.647541  7.704828  7.937500  6.297735  6.405257 
dram[3]:  8.021798  8.325318  6.461625  6.585731  6.567916  6.981320  7.972973  7.961648  6.676089  6.954601  6.594878  6.855072  7.199229  7.584011  6.262594  6.307112 
dram[4]:  7.994573  8.550872  6.425843  6.521047  6.688915  7.078283  7.751037  8.300296  6.780167  7.129397  6.527650  6.642857  7.037736  7.624829  6.229787  6.367391 
dram[5]:  8.023192  8.362216  6.388393  6.790036  6.849633  7.114213  7.740332  8.118669  6.744048  6.827918  6.289037  6.661972  7.510067  7.849719  6.087227  6.395628 
dram[6]:  7.936572  8.213389  6.182112  6.522779  7.006258  6.976368  7.881690  8.438253  6.706021  6.875303  6.251101  6.659625  7.699725  7.568336  6.216102  6.335135 
dram[7]:  7.866488  8.399429  6.398883  6.344027  7.023839  7.274026  7.840559  8.274741  6.560694  6.768497  6.513793  6.598370  7.668038  7.950213  6.198942  6.478405 
dram[8]:  7.418136  8.226257  6.373051  6.742050  7.096324  7.338562  7.683127  8.176642  6.382022  6.921951  6.328125  6.644783  7.555256  7.731034  6.135220  6.328649 
dram[9]:  8.025886  8.431232  6.329282  6.585057  7.217783  7.219072  8.067626  8.191801  6.533333  6.696113  6.474886  6.610012  7.513405  7.536913  6.328294  6.373232 
dram[10]:  7.838881  8.411428  6.412094  6.644599  7.003750  7.128499  7.621768  8.178102  6.460751  6.683901  6.557225  6.607683  7.474667  7.755187  6.217854  6.591216 
average row locality = 1003762/142173 = 7.060145
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3454      3454      3379      3378      3315      3316      3314      3319      3316      3316      3299      3304      3265      3259      3417      3419 
dram[1]:      3453      3458      3382      3381      3317      3317      3316      3316      3315      3315      3294      3293      3258      3260      3420      3420 
dram[2]:      3458      3455      3378      3378      3315      3315      3314      3320      3315      3315      3298      3297      3257      3258      3419      3420 
dram[3]:      3454      3457      3371      3371      3316      3319      3315      3317      3312      3313      3293      3297      3265      3264      3418      3424 
dram[4]:      3459      3458      3371      3374      3317      3315      3317      3316      3313      3316      3293      3295      3262      3260      3427      3431 
dram[5]:      3453      3456      3371      3371      3315      3319      3316      3319      3312      3314      3300      3297      3260      3258      3434      3428 
dram[6]:      3458      3455      3375      3371      3315      3318      3315      3314      3317      3317      3297      3295      3259      3261      3438      3430 
dram[7]:      3457      3455      3372      3374      3315      3315      3316      3317      3317      3314      3293      3291      3261      3258      3431      3427 
dram[8]:      3456      3456      3369      3372      3315      3320      3315      3315      3323      3316      3295      3294      3266      3267      3426      3428 
dram[9]:      3454      3453      3373      3372      3314      3315      3317      3313      3314      3316      3294      3296      3267      3272      3429      3431 
dram[10]:      3458      3455      3371      3369      3314      3314      3315      3314      3316      3320      3295      3295      3266      3267      3427      3428 
total reads: 588739
bank skew: 3459/3257 = 1.06
chip skew: 53535/53506 = 1.00
number of total write accesses:
dram[0]:      2430      2435      2362      2365      2289      2287      2289      2290      2358      2365      2386      2389      2333      2329      2424      2427 
dram[1]:      2426      2434      2367      2365      2297      2294      2285      2290      2360      2359      2376      2376      2330      2330      2429      2430 
dram[2]:      2435      2425      2363      2361      2290      2286      2287      2293      2360      2358      2376      2380      2329      2330      2419      2428 
dram[3]:      2434      2429      2354      2352      2293      2287      2290      2288      2356      2355      2372      2379      2336      2333      2425      2429 
dram[4]:      2433      2425      2348      2358      2295      2291      2287      2295      2362      2359      2373      2378      2333      2329      2429      2427 
dram[5]:      2428      2431      2353      2353      2288      2287      2288      2291      2353      2360      2379      2379      2335      2331      2428      2424 
dram[6]:      2423      2434      2362      2356      2283      2291      2281      2289      2363      2362      2379      2379      2331      2332      2430      2430 
dram[7]:      2435      2433      2355      2361      2283      2286      2290      2285      2358      2358      2374      2377      2329      2331      2427      2423 
dram[8]:      2434      2434      2354      2352      2284      2294      2286      2286      2357      2360      2375      2374      2340      2338      2427      2426 
dram[9]:      2437      2432      2355      2357      2287      2287      2290      2282      2370      2369      2378      2382      2338      2343      2431      2426 
dram[10]:      2429      2433      2355      2352      2289      2289      2287      2288      2363      2368      2377      2381      2340      2340      2424      2425 
total reads: 415023
bank skew: 2437/2281 = 1.07
chip skew: 37764/37705 = 1.00
average mf latency per bank:
dram[0]:        896       911       631       643      1092      1104       964       982       667       678       899       901       875       850       666       678
dram[1]:        908       926       636       645      1095      1096       970       981       677       669       914       915       836       845       670       683
dram[2]:        905       918       632       669      1070      1078      1013      1019       663       670       905       909       900       910       671       677
dram[3]:        907       917       631       648      1067      1072      1013      1027       669       675       904       910       895       904       671       710
dram[4]:        911       915       639       662      1126      1130       992       999       671       670       905       932       876       817       685       687
dram[5]:        906       910       634       642      1124      1129      1027       999       668       679       864       865       807       815       685       689
dram[6]:        911       913       658       643      1141      1138       992       999       667       670       865       864       807       816       679       692
dram[7]:        920       922       634       644      1130      1136      1049      1054       669       668       861       857       807       819       682       679
dram[8]:        912       875       647       688      1126      1167      1029      1038       664       667       845       847       829       835       661       666
dram[9]:        871       877       649       658      1131      1137       995       958       677       681       848       850       833       836       673       699
dram[10]:        884       888       648       633      1096      1104       948       955       673       677       899       905       832       838       671       677
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6827825 n_nop=6478478 n_act=12811 n_pre=12795 n_req=91282 n_rd=214096 n_write=109645 bw_util=0.09483
n_activity=811209 dram_eff=0.7982
bk0: 13816a 6645647i bk1: 13816a 6640044i bk2: 13516a 6646916i bk3: 13512a 6637939i bk4: 13260a 6647065i bk5: 13264a 6642159i bk6: 13256a 6659445i bk7: 13276a 6651687i bk8: 13264a 6656366i bk9: 13264a 6649514i bk10: 13196a 6643946i bk11: 13216a 6638312i bk12: 13060a 6646853i bk13: 13036a 6642498i bk14: 13668a 6646553i bk15: 13676a 6637870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93474
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6827825 n_nop=6478649 n_act=12774 n_pre=12758 n_req=91263 n_rd=214060 n_write=109584 bw_util=0.0948
n_activity=810679 dram_eff=0.7985
bk0: 13812a 6645983i bk1: 13832a 6638305i bk2: 13528a 6645401i bk3: 13524a 6641841i bk4: 13268a 6649340i bk5: 13268a 6641855i bk6: 13264a 6655560i bk7: 13264a 6649942i bk8: 13260a 6656956i bk9: 13260a 6649558i bk10: 13176a 6642268i bk11: 13172a 6639485i bk12: 13032a 6649099i bk13: 13040a 6642176i bk14: 13680a 6641806i bk15: 13680a 6636010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94242
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6827825 n_nop=6478572 n_act=12824 n_pre=12808 n_req=91232 n_rd=214048 n_write=109573 bw_util=0.09479
n_activity=810968 dram_eff=0.7981
bk0: 13832a 6645676i bk1: 13820a 6641657i bk2: 13512a 6644275i bk3: 13512a 6640171i bk4: 13260a 6651889i bk5: 13260a 6643606i bk6: 13256a 6662023i bk7: 13280a 6651305i bk8: 13260a 6654374i bk9: 13260a 6651354i bk10: 13192a 6642621i bk11: 13188a 6639476i bk12: 13028a 6649073i bk13: 13032a 6642858i bk14: 13676a 6646326i bk15: 13680a 6639134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91502
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6827825 n_nop=6478319 n_act=12988 n_pre=12972 n_req=91218 n_rd=214024 n_write=109522 bw_util=0.09477
n_activity=811330 dram_eff=0.7976
bk0: 13816a 6646297i bk1: 13828a 6642744i bk2: 13484a 6647958i bk3: 13484a 6640493i bk4: 13264a 6648606i bk5: 13276a 6642973i bk6: 13260a 6656406i bk7: 13268a 6649640i bk8: 13248a 6659329i bk9: 13252a 6653443i bk10: 13172a 6645046i bk11: 13188a 6639194i bk12: 13060a 6647757i bk13: 13056a 6642517i bk14: 13672a 6642397i bk15: 13696a 6633988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92469
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6827825 n_nop=6478266 n_act=12967 n_pre=12951 n_req=91246 n_rd=214096 n_write=109545 bw_util=0.0948
n_activity=811669 dram_eff=0.7975
bk0: 13836a 6645461i bk1: 13832a 6643215i bk2: 13484a 6645860i bk3: 13496a 6637584i bk4: 13268a 6649356i bk5: 13260a 6642064i bk6: 13268a 6658022i bk7: 13264a 6650987i bk8: 13252a 6654248i bk9: 13264a 6650347i bk10: 13172a 6643520i bk11: 13180a 6640763i bk12: 13048a 6646870i bk13: 13040a 6642871i bk14: 13708a 6643706i bk15: 13724a 6635846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9268
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6827825 n_nop=6478324 n_act=12958 n_pre=12942 n_req=91231 n_rd=214092 n_write=109509 bw_util=0.09479
n_activity=812721 dram_eff=0.7963
bk0: 13812a 6647661i bk1: 13824a 6641641i bk2: 13484a 6646983i bk3: 13484a 6642072i bk4: 13260a 6651365i bk5: 13276a 6644041i bk6: 13264a 6656575i bk7: 13276a 6651273i bk8: 13248a 6657513i bk9: 13256a 6651196i bk10: 13200a 6642488i bk11: 13188a 6638534i bk12: 13040a 6647789i bk13: 13032a 6641089i bk14: 13736a 6641348i bk15: 13712a 6638728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91602
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6827825 n_nop=6478078 n_act=13008 n_pre=12992 n_req=91260 n_rd=214140 n_write=109607 bw_util=0.09483
n_activity=811993 dram_eff=0.7974
bk0: 13832a 6644944i bk1: 13820a 6638135i bk2: 13500a 6641112i bk3: 13484a 6636297i bk4: 13260a 6653469i bk5: 13272a 6643186i bk6: 13260a 6656541i bk7: 13256a 6651939i bk8: 13268a 6654986i bk9: 13268a 6647925i bk10: 13188a 6639899i bk11: 13180a 6636455i bk12: 13036a 6649488i bk13: 13044a 6640946i bk14: 13752a 6641104i bk15: 13720a 6633922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92468
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6827825 n_nop=6478424 n_act=12920 n_pre=12904 n_req=91218 n_rd=214052 n_write=109525 bw_util=0.09478
n_activity=811644 dram_eff=0.7973
bk0: 13828a 6644111i bk1: 13820a 6642123i bk2: 13488a 6646934i bk3: 13496a 6635688i bk4: 13260a 6653546i bk5: 13260a 6645555i bk6: 13264a 6654961i bk7: 13268a 6650430i bk8: 13268a 6655934i bk9: 13256a 6652021i bk10: 13172a 6643228i bk11: 13164a 6639045i bk12: 13044a 6647512i bk13: 13032a 6641453i bk14: 13724a 6640942i bk15: 13708a 6637153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91907
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6827825 n_nop=6478046 n_act=13030 n_pre=13014 n_req=91254 n_rd=214132 n_write=109603 bw_util=0.09483
n_activity=811584 dram_eff=0.7978
bk0: 13824a 6641257i bk1: 13824a 6640349i bk2: 13476a 6649047i bk3: 13488a 6642658i bk4: 13260a 6652011i bk5: 13280a 6643196i bk6: 13260a 6656843i bk7: 13260a 6650795i bk8: 13292a 6651702i bk9: 13264a 6651827i bk10: 13180a 6642683i bk11: 13176a 6640624i bk12: 13064a 6649141i bk13: 13068a 6643134i bk14: 13704a 6643638i bk15: 13712a 6637615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91158
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0x800ff280, atomic=0 1 entries : 0x7f82514434b0 :  mf: uid=20283802, sid09:w30, part=9, addr=0x800ff280, load , size=32, unknown  status = IN_PARTITION_DRAM (7252476), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6827825 n_nop=6478232 n_act=12927 n_pre=12911 n_req=91294 n_rd=214119 n_write=109636 bw_util=0.09483
n_activity=811295 dram_eff=0.7981
bk0: 13816a 6644463i bk1: 13812a 6640371i bk2: 13492a 6643744i bk3: 13488a 6639027i bk4: 13256a 6651791i bk5: 13260a 6644003i bk6: 13268a 6657208i bk7: 13252a 6651511i bk8: 13256a 6656787i bk9: 13264a 6650757i bk10: 13176a 6642436i bk11: 13183a 6637685i bk12: 13068a 6649272i bk13: 13088a 6641623i bk14: 13716a 6643396i bk15: 13724a 6637682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92492
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6827825 n_nop=6478254 n_act=12967 n_pre=12951 n_req=91264 n_rd=214096 n_write=109557 bw_util=0.0948
n_activity=811295 dram_eff=0.7979
bk0: 13832a 6644302i bk1: 13820a 6640463i bk2: 13484a 6646788i bk3: 13476a 6641815i bk4: 13256a 6652657i bk5: 13256a 6644956i bk6: 13260a 6654070i bk7: 13256a 6650091i bk8: 13264a 6654206i bk9: 13280a 6649331i bk10: 13180a 6645810i bk11: 13180a 6638324i bk12: 13064a 6648880i bk13: 13068a 6642606i bk14: 13708a 6645611i bk15: 13712a 6640039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91555

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92499, Miss = 26759, Miss_rate = 0.289, Pending_hits = 43971, Reservation_fails = 136
L2_cache_bank[1]: Access = 92518, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43926, Reservation_fails = 214
L2_cache_bank[2]: Access = 92413, Miss = 26755, Miss_rate = 0.290, Pending_hits = 43899, Reservation_fails = 190
L2_cache_bank[3]: Access = 92441, Miss = 26760, Miss_rate = 0.289, Pending_hits = 43923, Reservation_fails = 196
L2_cache_bank[4]: Access = 92406, Miss = 26754, Miss_rate = 0.290, Pending_hits = 43907, Reservation_fails = 164
L2_cache_bank[5]: Access = 92434, Miss = 26758, Miss_rate = 0.289, Pending_hits = 43920, Reservation_fails = 181
L2_cache_bank[6]: Access = 92387, Miss = 26744, Miss_rate = 0.289, Pending_hits = 43884, Reservation_fails = 190
L2_cache_bank[7]: Access = 92419, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43922, Reservation_fails = 156
L2_cache_bank[8]: Access = 92442, Miss = 26759, Miss_rate = 0.289, Pending_hits = 43925, Reservation_fails = 211
L2_cache_bank[9]: Access = 92465, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43938, Reservation_fails = 134
L2_cache_bank[10]: Access = 92448, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43924, Reservation_fails = 176
L2_cache_bank[11]: Access = 92456, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43932, Reservation_fails = 173
L2_cache_bank[12]: Access = 92446, Miss = 26774, Miss_rate = 0.290, Pending_hits = 43884, Reservation_fails = 189
L2_cache_bank[13]: Access = 92468, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43952, Reservation_fails = 194
L2_cache_bank[14]: Access = 92432, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43946, Reservation_fails = 227
L2_cache_bank[15]: Access = 92433, Miss = 26751, Miss_rate = 0.289, Pending_hits = 43922, Reservation_fails = 166
L2_cache_bank[16]: Access = 92475, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43932, Reservation_fails = 153
L2_cache_bank[17]: Access = 92483, Miss = 26768, Miss_rate = 0.289, Pending_hits = 43952, Reservation_fails = 136
L2_cache_bank[18]: Access = 92487, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43932, Reservation_fails = 144
L2_cache_bank[19]: Access = 92507, Miss = 26768, Miss_rate = 0.289, Pending_hits = 43935, Reservation_fails = 150
L2_cache_bank[20]: Access = 92486, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43952, Reservation_fails = 160
L2_cache_bank[21]: Access = 92484, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43948, Reservation_fails = 137
L2_total_cache_accesses = 2034029
L2_total_cache_misses = 588739
L2_total_cache_miss_rate = 0.2894
L2_total_cache_pending_hits = 966426
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 845114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 514804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 460982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1377780
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 655998
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 223
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=4330261
icnt_total_pkts_simt_to_mem=3280105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7541
	minimum = 6
	maximum = 64
Network latency average = 9.97314
	minimum = 6
	maximum = 56
Slowest packet = 3677983
Flit latency average = 9.10307
	minimum = 6
	maximum = 54
Slowest flit = 7391458
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.093982
	minimum = 0.0836874 (at node 15)
	maximum = 0.106853 (at node 29)
Accepted packet rate average = 0.093982
	minimum = 0.0836874 (at node 15)
	maximum = 0.106853 (at node 29)
Injected flit rate average = 0.187903
	minimum = 0.139519 (at node 15)
	maximum = 0.249069 (at node 29)
Accepted flit rate average= 0.187903
	minimum = 0.177901 (at node 35)
	maximum = 0.196317 (at node 23)
Injected packet length average = 1.99935
Accepted packet length average = 1.99935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0338 (15 samples)
	minimum = 6 (15 samples)
	maximum = 108.267 (15 samples)
Network latency average = 10.095 (15 samples)
	minimum = 6 (15 samples)
	maximum = 101.4 (15 samples)
Flit latency average = 9.97095 (15 samples)
	minimum = 6 (15 samples)
	maximum = 100.667 (15 samples)
Fragmentation average = 0.035035 (15 samples)
	minimum = 0 (15 samples)
	maximum = 40.7333 (15 samples)
Injected packet rate average = 0.0499827 (15 samples)
	minimum = 0.0444424 (15 samples)
	maximum = 0.0568657 (15 samples)
Accepted packet rate average = 0.0499827 (15 samples)
	minimum = 0.0444424 (15 samples)
	maximum = 0.0568657 (15 samples)
Injected flit rate average = 0.0969912 (15 samples)
	minimum = 0.0705213 (15 samples)
	maximum = 0.130464 (15 samples)
Accepted flit rate average = 0.0969912 (15 samples)
	minimum = 0.0899299 (15 samples)
	maximum = 0.103012 (15 samples)
Injected packet size average = 1.94049 (15 samples)
Accepted packet size average = 1.94049 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 57 sec (4497 sec)
gpgpu_simulation_rate = 74616 (inst/sec)
gpgpu_simulation_rate = 1612 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 65336
gpu_sim_insn = 20978048
gpu_ipc =     321.0795
gpu_tot_sim_cycle = 7539963
gpu_tot_sim_insn = 356530116
gpu_tot_ipc =      47.2854
gpu_tot_issued_cta = 1048576
max_total_param_size = 0
gpu_stall_dramfull = 343666
gpu_stall_icnt2sh    = 100572
partiton_reqs_in_parallel = 1437392
partiton_reqs_in_parallel_total    = 80552644
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.8741
partiton_reqs_in_parallel_util = 1437392
partiton_reqs_in_parallel_util_total    = 80552644
gpu_sim_cycle_parition_util = 65336
gpu_tot_sim_cycle_parition_util    = 3676386
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9124
partiton_replys_in_parallel = 67201
partiton_replys_in_parallel_total    = 2034029
L2_BW  =      97.4896 GB/Sec
L2_BW_total  =      26.4143 GB/Sec
gpu_total_sim_rate=77405

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12787428
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6356992
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6355200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12781129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6356992
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12787428
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
30902, 30135, 30669, 30284, 30599, 30108, 30502, 29797, 30289, 29876, 30213, 29576, 30049, 29387, 30063, 29217, 29865, 29174, 29703, 28967, 29775, 29073, 29566, 28942, 29335, 28836, 29406, 28660, 29253, 28735, 29160, 28685, 
gpgpu_n_tot_thrd_icount = 749197440
gpgpu_n_tot_w_icount = 23412420
gpgpu_n_stall_shd_mem = 434233
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1444852
gpgpu_n_mem_write_global = 656126
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23071732
gpgpu_n_store_insn = 10486523
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 101711872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197255
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1772983	W0_Idle:172619184	W0_Scoreboard:14230157	W1:16068	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:23396343	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11554736 {8:1444342,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45119408 {40:66302,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87133808 {40:526838,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5249008 {8:656126,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 409 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 7536484 
mrq_lat_table:300257 	16854 	25252 	47916 	95322 	138408 	198460 	114011 	72580 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1231388 	716949 	134440 	11505 	778 	37 	1810 	1816 	906 	1118 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41 	1745817 	181455 	14895 	4932 	88305 	42250 	16232 	571 	8 	782 	33 	1811 	1815 	906 	1118 	259 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	985869 	436031 	22938 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	197295 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1159 	141 	141 	2 	31 	41 	45 	15 	13 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    439156    439172    437622    437603    436094    438122    438713    390151    424666    468091    433872    433865    385914    385834    439134    416362 
dram[1]:    439161    381776    355190    437551    435957    438041    438716    438721    468109    468092    390595    433852    385865    356225    439068    439071 
dram[2]:    365325    353240    437552    437538    438035    438040    438711    438713    468094    381549    438564    433843    385911    397697    439056    416326 
dram[3]:    381939    439165    437623    437607    356697    438033    438415    389861    468100    468093    433507    433887    385921    385934    416326    439133 
dram[4]:    411245    381698    437589    308846    390666    425912    419694    438709    468088    468103    433886    315174    397760    397758    416341    439045 
dram[5]:    439159    356982    437532    347096    434870    347862    389856    437955    468097    431000    433267    329263    397744    397724    439034    439034 
dram[6]:    383138    439168    324038    437616    405479    418786    438706    438708    434358    468112    310630    347705    385914    385907    416323    439027 
dram[7]:    381918    381628    432852    366161    367088    436107    414480    393204    468093    468083    468110    433871    397688    397739    416322    416336 
dram[8]:    381554    439173    437534    437535    436070    358412    438710    359552    388521    388507    433898    433877    385846    352504    416324    439038 
dram[9]:    375850    439172    437528    437524    438126    366328    390082    438703    462247    468100    433876    433854    397740    352203    416322    439036 
dram[10]:    439179    396782    437586    437581    436599    438123    414205    436346    468101    468100    433869    386805    358740    385931    416332    416330 
average row accesses per activate:
dram[0]:  7.973226  8.010753  6.446785  6.611363  6.537931  6.893333  8.397341  8.293003  6.485360  6.667052  6.114650  6.374586  7.269577  7.869081  6.248415  6.387689 
dram[1]:  7.913564  8.237569  6.363935  6.718245  6.677608  6.986503  7.895833  8.181295  6.424749  6.816351  6.306593  6.517594  7.604307  7.847222  6.020325  6.294055 
dram[2]:  7.614304  8.081522  6.329706  6.668578  6.801435  6.918392  8.239130  7.930362  6.433519  6.746776  6.201726  6.449552  7.507979  7.843056  6.124352  6.260042 
dram[3]:  7.920213  8.179945  6.258900  6.402870  6.348941  6.716647  7.931660  7.942738  6.452301  6.710618  6.432735  6.636678  7.078750  7.427822  6.116856  6.131334 
dram[4]:  7.833114  8.405367  6.246767  6.323177  6.492589  6.912515  7.647850  8.203170  6.623705  6.901679  6.391982  6.500000  6.956950  7.436842  6.078894  6.224554 
dram[5]:  7.905711  8.246537  6.211991  6.561086  6.621653  6.853012  7.736054  8.118402  6.496045  6.595647  6.143162  6.506787  7.308785  7.710778  5.927073  6.222689 
dram[6]:  7.858653  7.957276  6.009297  6.324619  6.784946  6.813174  7.883333  8.447251  6.456887  6.719954  6.055789  6.494915  7.556150  7.348052  6.065306  6.175000 
dram[7]:  7.764323  8.190934  6.192102  6.179787  6.740521  6.948718  7.831956  8.170977  6.334434  6.585813  6.341060  6.439462  7.471599  7.755830  6.032553  6.271670 
dram[8]:  7.283272  8.119891  6.150583  6.578887  6.870617  7.068238  7.629530  8.088194  6.182404  6.648961  6.200864  6.457818  7.367532  7.577540  6.000000  6.138716 
dram[9]:  7.946667  8.260749  6.129747  6.435699  7.016049  6.925700  8.021156  8.144907  6.300547  6.487064  6.320132  6.388457  7.351491  7.440367  6.155602  6.233438 
dram[10]:  7.738961  8.266296  6.172340  6.441111  6.754157  6.952323  7.553785  8.115549  6.201075  6.431438  6.408027  6.431767  7.332471  7.589023  6.042813  6.417118 
average row locality = 1017108/147680 = 6.887243
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3505      3506      3428      3428      3367      3368      3364      3368      3369      3370      3349      3354      3310      3301      3468      3469 
dram[1]:      3503      3511      3433      3430      3368      3368      3367      3367      3372      3363      3339      3341      3300      3301      3474      3473 
dram[2]:      3508      3506      3429      3428      3365      3364      3366      3370      3366      3365      3347      3348      3300      3298      3470      3472 
dram[3]:      3504      3507      3423      3424      3371      3371      3365      3368      3361      3364      3341      3347      3306      3306      3469      3477 
dram[4]:      3511      3508      3422      3426      3369      3367      3371      3367      3363      3365      3342      3343      3303      3304      3479      3483 
dram[5]:      3505      3505      3424      3422      3368      3369      3366      3368      3364      3366      3346      3347      3303      3301      3485      3480 
dram[6]:      3506      3507      3430      3424      3365      3367      3364      3364      3372      3365      3347      3344      3302      3306      3492      3479 
dram[7]:      3507      3510      3424      3423      3374      3372      3365      3368      3368      3366      3343      3342      3304      3302      3483      3483 
dram[8]:      3510      3507      3420      3421      3366      3372      3368      3368      3373      3366      3342      3342      3311      3310      3475      3481 
dram[9]:      3505      3505      3430      3424      3364      3366      3367      3364      3364      3366      3342      3345      3311      3315      3482      3481 
dram[10]:      3508      3507      3422      3419      3366      3366      3369      3368      3372      3370      3345      3344      3310      3310      3480      3477 
total reads: 597546
bank skew: 3511/3298 = 1.06
chip skew: 54334/54302 = 1.00
number of total write accesses:
dram[0]:      2451      2454      2387      2390      2321      2319      2321      2321      2390      2397      2411      2415      2353      2349      2443      2446 
dram[1]:      2448      2453      2390      2388      2328      2326      2318      2319      2391      2390      2400      2401      2350      2349      2450      2456 
dram[2]:      2454      2442      2388      2387      2321      2316      2319      2324      2392      2390      2402      2405      2346      2349      2440      2450 
dram[3]:      2452      2448      2379      2377      2324      2318      2322      2319      2388      2387      2397      2407      2357      2354      2446      2452 
dram[4]:      2450      2443      2375      2385      2325      2322      2319      2326      2393      2391      2398      2403      2353      2348      2454      2449 
dram[5]:      2448      2449      2378      2378      2320      2319      2320      2323      2385      2392      2404      2405      2354      2351      2448      2444 
dram[6]:      2443      2453      2387      2382      2314      2322      2312      2321      2394      2394      2406      2404      2350      2352      2452      2449 
dram[7]:      2456      2453      2378      2386      2315      2319      2321      2319      2390      2390      2402      2402      2352      2352      2447      2450 
dram[8]:      2455      2453      2380      2375      2316      2325      2316      2318      2389      2392      2400      2399      2362      2358      2447      2449 
dram[9]:      2455      2451      2381      2381      2319      2320      2320      2313      2401      2401      2403      2411      2357      2362      2452      2447 
dram[10]:      2451      2453      2380      2378      2321      2321      2319      2321      2395      2399      2403      2406      2358      2359      2448      2446 
total reads: 419562
bank skew: 2456/2312 = 1.06
chip skew: 38174/38118 = 1.00
average mf latency per bank:
dram[0]:        900       915       638       650      1092      1104       966       984       673       684       902       904       878       854       674       686
dram[1]:        911       931       643       652      1096      1096       972       983       683       676       918       918       840       849       677       690
dram[2]:        909       923       639       676      1070      1079      1014      1020       669       676       908       912       903       913       678       684
dram[3]:        911       922       639       655      1067      1073      1014      1028       675       682       907       912       898       907       678       716
dram[4]:        916       920       646       669      1125      1130       993      1000       677       676       908       935       879       822       692       694
dram[5]:        910       915       641       649      1123      1128      1028      1001       674       685       868       869       812       819       693       696
dram[6]:        915       918       665       650      1140      1137       993      1000       673       676       869       868       811       819       686       699
dram[7]:        924       926       641       651      1129      1134      1050      1054       676       675       864       860       811       823       689       685
dram[8]:        916       879       654       694      1125      1167      1030      1039       670       674       848       851       833       839       668       673
dram[9]:        876       881       656       665      1130      1137       997       960       683       686       852       853       837       840       680       706
dram[10]:        889       892       655       640      1096      1103       950       957       679       684       902       908       836       842       678       684
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6949143 n_nop=6593976 n_act=13301 n_pre=13285 n_req=92492 n_rd=217296 n_write=111285 bw_util=0.09457
n_activity=836110 dram_eff=0.786
bk0: 14020a 6765688i bk1: 14024a 6759962i bk2: 13712a 6766626i bk3: 13712a 6757466i bk4: 13468a 6766425i bk5: 13472a 6761373i bk6: 13456a 6779277i bk7: 13472a 6771423i bk8: 13476a 6775674i bk9: 13480a 6768767i bk10: 13396a 6763419i bk11: 13416a 6757825i bk12: 13240a 6766760i bk13: 13204a 6762519i bk14: 13872a 6766235i bk15: 13876a 6757547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90181
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6949143 n_nop=6594177 n_act=13261 n_pre=13245 n_req=92467 n_rd=217240 n_write=111220 bw_util=0.09453
n_activity=835483 dram_eff=0.7863
bk0: 14012a 6765924i bk1: 14044a 6758355i bk2: 13732a 6765126i bk3: 13720a 6761534i bk4: 13472a 6768652i bk5: 13472a 6761018i bk6: 13468a 6775425i bk7: 13468a 6769783i bk8: 13488a 6776134i bk9: 13452a 6768855i bk10: 13356a 6761990i bk11: 13364a 6759129i bk12: 13200a 6769073i bk13: 13204a 6762163i bk14: 13896a 6761311i bk15: 13892a 6755456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9093
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6949143 n_nop=6594108 n_act=13325 n_pre=13309 n_req=92427 n_rd=217208 n_write=111193 bw_util=0.09452
n_activity=835743 dram_eff=0.7859
bk0: 14032a 6765731i bk1: 14024a 6761667i bk2: 13716a 6763925i bk3: 13712a 6759640i bk4: 13460a 6771356i bk5: 13456a 6762802i bk6: 13464a 6781704i bk7: 13480a 6770956i bk8: 13464a 6773686i bk9: 13460a 6770611i bk10: 13388a 6762197i bk11: 13392a 6758932i bk12: 13200a 6768972i bk13: 13192a 6762961i bk14: 13880a 6766033i bk15: 13888a 6758693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88241
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6949143 n_nop=6593775 n_act=13493 n_pre=13477 n_req=92431 n_rd=217216 n_write=111182 bw_util=0.09451
n_activity=836498 dram_eff=0.7852
bk0: 14016a 6766355i bk1: 14028a 6762692i bk2: 13692a 6767476i bk3: 13696a 6759929i bk4: 13484a 6767760i bk5: 13484a 6762123i bk6: 13460a 6776145i bk7: 13472a 6769427i bk8: 13444a 6778727i bk9: 13456a 6772601i bk10: 13364a 6764692i bk11: 13388a 6758697i bk12: 13224a 6767775i bk13: 13224a 6762350i bk14: 13876a 6762146i bk15: 13908a 6753520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89188
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6949143 n_nop=6593792 n_act=13441 n_pre=13425 n_req=92457 n_rd=217292 n_write=111193 bw_util=0.09454
n_activity=836513 dram_eff=0.7854
bk0: 14044a 6765432i bk1: 14032a 6763179i bk2: 13688a 6765438i bk3: 13704a 6757005i bk4: 13476a 6768641i bk5: 13468a 6761481i bk6: 13484a 6777524i bk7: 13468a 6770691i bk8: 13452a 6773813i bk9: 13460a 6769680i bk10: 13368a 6763245i bk11: 13372a 6760367i bk12: 13212a 6766988i bk13: 13216a 6762725i bk14: 13916a 6763329i bk15: 13932a 6755564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89393
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6949143 n_nop=6593822 n_act=13456 n_pre=13440 n_req=92437 n_rd=217276 n_write=111149 bw_util=0.09452
n_activity=837622 dram_eff=0.7842
bk0: 14020a 6767636i bk1: 14020a 6761717i bk2: 13696a 6766504i bk3: 13688a 6761504i bk4: 13472a 6770685i bk5: 13476a 6763333i bk6: 13464a 6776361i bk7: 13472a 6770975i bk8: 13456a 6776812i bk9: 13464a 6770362i bk10: 13384a 6762160i bk11: 13388a 6758096i bk12: 13212a 6767636i bk13: 13204a 6760968i bk14: 13940a 6760934i bk15: 13920a 6758308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88338
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6949143 n_nop=6593576 n_act=13500 n_pre=13484 n_req=92469 n_rd=217336 n_write=111247 bw_util=0.09457
n_activity=837267 dram_eff=0.7849
bk0: 14024a 6765098i bk1: 14028a 6757841i bk2: 13720a 6760531i bk3: 13696a 6755727i bk4: 13460a 6772810i bk5: 13468a 6762615i bk6: 13456a 6776443i bk7: 13456a 6771681i bk8: 13488a 6774234i bk9: 13460a 6767401i bk10: 13388a 6759345i bk11: 13376a 6755996i bk12: 13208a 6769522i bk13: 13224a 6760686i bk14: 13968a 6760641i bk15: 13916a 6753623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89179
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6949143 n_nop=6593682 n_act=13454 n_pre=13438 n_req=92466 n_rd=217336 n_write=111233 bw_util=0.09456
n_activity=838013 dram_eff=0.7842
bk0: 14028a 6764114i bk1: 14040a 6761868i bk2: 13696a 6766463i bk3: 13692a 6755254i bk4: 13496a 6772642i bk5: 13488a 6764552i bk6: 13460a 6774838i bk7: 13472a 6770050i bk8: 13472a 6775247i bk9: 13464a 6771312i bk10: 13372a 6762777i bk11: 13368a 6758639i bk12: 13216a 6767338i bk13: 13208a 6761353i bk14: 13932a 6760627i bk15: 13932a 6756351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88633
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6949143 n_nop=6593492 n_act=13542 n_pre=13526 n_req=92466 n_rd=217328 n_write=111255 bw_util=0.09457
n_activity=836762 dram_eff=0.7854
bk0: 14040a 6761102i bk1: 14028a 6760317i bk2: 13680a 6768468i bk3: 13684a 6762322i bk4: 13464a 6771285i bk5: 13488a 6762474i bk6: 13472a 6776588i bk7: 13472a 6770477i bk8: 13492a 6771038i bk9: 13464a 6770997i bk10: 13368a 6762333i bk11: 13368a 6760254i bk12: 13244a 6769005i bk13: 13240a 6763076i bk14: 13900a 6763351i bk15: 13924a 6757018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87901
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6949143 n_nop=6593717 n_act=13421 n_pre=13405 n_req=92505 n_rd=217324 n_write=111276 bw_util=0.09457
n_activity=836499 dram_eff=0.7857
bk0: 14020a 6764601i bk1: 14020a 6760390i bk2: 13720a 6763085i bk3: 13696a 6758672i bk4: 13456a 6771238i bk5: 13464a 6763044i bk6: 13468a 6776995i bk7: 13456a 6771307i bk8: 13456a 6776116i bk9: 13464a 6769928i bk10: 13368a 6762115i bk11: 13380a 6757041i bk12: 13244a 6769297i bk13: 13260a 6761709i bk14: 13928a 6763047i bk15: 13924a 6757324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8921
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6949143 n_nop=6593624 n_act=13487 n_pre=13471 n_req=92491 n_rd=217332 n_write=111229 bw_util=0.09456
n_activity=837014 dram_eff=0.7851
bk0: 14032a 6764253i bk1: 14028a 6760416i bk2: 13688a 6766247i bk3: 13676a 6761311i bk4: 13464a 6771950i bk5: 13464a 6764292i bk6: 13476a 6773551i bk7: 13472a 6769615i bk8: 13488a 6773318i bk9: 13480a 6768492i bk10: 13380a 6765385i bk11: 13376a 6757803i bk12: 13240a 6768836i bk13: 13240a 6762459i bk14: 13920a 6765162i bk15: 13908a 6759696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95551, Miss = 27160, Miss_rate = 0.284, Pending_hits = 46558, Reservation_fails = 136
L2_cache_bank[1]: Access = 95578, Miss = 27164, Miss_rate = 0.284, Pending_hits = 46524, Reservation_fails = 214
L2_cache_bank[2]: Access = 95466, Miss = 27156, Miss_rate = 0.284, Pending_hits = 46475, Reservation_fails = 190
L2_cache_bank[3]: Access = 95484, Miss = 27154, Miss_rate = 0.284, Pending_hits = 46492, Reservation_fails = 196
L2_cache_bank[4]: Access = 95456, Miss = 27151, Miss_rate = 0.284, Pending_hits = 46470, Reservation_fails = 164
L2_cache_bank[5]: Access = 95473, Miss = 27151, Miss_rate = 0.284, Pending_hits = 46480, Reservation_fails = 181
L2_cache_bank[6]: Access = 95419, Miss = 27140, Miss_rate = 0.284, Pending_hits = 46477, Reservation_fails = 190
L2_cache_bank[7]: Access = 95464, Miss = 27164, Miss_rate = 0.285, Pending_hits = 46513, Reservation_fails = 156
L2_cache_bank[8]: Access = 95506, Miss = 27160, Miss_rate = 0.284, Pending_hits = 46503, Reservation_fails = 211
L2_cache_bank[9]: Access = 95515, Miss = 27163, Miss_rate = 0.284, Pending_hits = 46531, Reservation_fails = 134
L2_cache_bank[10]: Access = 95495, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46525, Reservation_fails = 176
L2_cache_bank[11]: Access = 95498, Miss = 27158, Miss_rate = 0.284, Pending_hits = 46527, Reservation_fails = 173
L2_cache_bank[12]: Access = 95505, Miss = 27178, Miss_rate = 0.285, Pending_hits = 46466, Reservation_fails = 189
L2_cache_bank[13]: Access = 95519, Miss = 27156, Miss_rate = 0.284, Pending_hits = 46516, Reservation_fails = 194
L2_cache_bank[14]: Access = 95502, Miss = 27168, Miss_rate = 0.284, Pending_hits = 46505, Reservation_fails = 227
L2_cache_bank[15]: Access = 95510, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46516, Reservation_fails = 166
L2_cache_bank[16]: Access = 95537, Miss = 27165, Miss_rate = 0.284, Pending_hits = 46513, Reservation_fails = 153
L2_cache_bank[17]: Access = 95535, Miss = 27167, Miss_rate = 0.284, Pending_hits = 46543, Reservation_fails = 136
L2_cache_bank[18]: Access = 95554, Miss = 27165, Miss_rate = 0.284, Pending_hits = 46530, Reservation_fails = 144
L2_cache_bank[19]: Access = 95561, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46529, Reservation_fails = 150
L2_cache_bank[20]: Access = 95559, Miss = 27172, Miss_rate = 0.284, Pending_hits = 46547, Reservation_fails = 160
L2_cache_bank[21]: Access = 95543, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46535, Reservation_fails = 137
L2_total_cache_accesses = 2101230
L2_total_cache_misses = 597546
L2_total_cache_miss_rate = 0.2844
L2_total_cache_pending_hits = 1023275
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 901963
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 461110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1444852
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 656126
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=4464538
icnt_total_pkts_simt_to_mem=3347690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.22232
	minimum = 6
	maximum = 38
Network latency average = 9.03751
	minimum = 6
	maximum = 32
Slowest packet = 4068671
Flit latency average = 9.07509
	minimum = 6
	maximum = 32
Slowest flit = 7708742
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0205711
	minimum = 0.0181065 (at node 20)
	maximum = 0.0235477 (at node 43)
Accepted packet rate average = 0.0205711
	minimum = 0.0181065 (at node 20)
	maximum = 0.0235477 (at node 43)
Injected flit rate average = 0.0308962
	minimum = 0.0181525 (at node 20)
	maximum = 0.0470877 (at node 43)
Accepted flit rate average= 0.0308962
	minimum = 0.0233334 (at node 34)
	maximum = 0.0375676 (at node 11)
Injected packet length average = 1.50193
Accepted packet length average = 1.50193
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9206 (16 samples)
	minimum = 6 (16 samples)
	maximum = 103.875 (16 samples)
Network latency average = 10.0289 (16 samples)
	minimum = 6 (16 samples)
	maximum = 97.0625 (16 samples)
Flit latency average = 9.91496 (16 samples)
	minimum = 6 (16 samples)
	maximum = 96.375 (16 samples)
Fragmentation average = 0.0328454 (16 samples)
	minimum = 0 (16 samples)
	maximum = 38.1875 (16 samples)
Injected packet rate average = 0.0481445 (16 samples)
	minimum = 0.0427964 (16 samples)
	maximum = 0.0547833 (16 samples)
Accepted packet rate average = 0.0481445 (16 samples)
	minimum = 0.0427964 (16 samples)
	maximum = 0.0547833 (16 samples)
Injected flit rate average = 0.0928602 (16 samples)
	minimum = 0.0672482 (16 samples)
	maximum = 0.125253 (16 samples)
Accepted flit rate average = 0.0928602 (16 samples)
	minimum = 0.0857676 (16 samples)
	maximum = 0.0989218 (16 samples)
Injected packet size average = 1.92878 (16 samples)
Accepted packet size average = 1.92878 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 46 sec (4606 sec)
gpgpu_simulation_rate = 77405 (inst/sec)
gpgpu_simulation_rate = 1636 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 41946
gpu_sim_insn = 23069952
gpu_ipc =     549.9917
gpu_tot_sim_cycle = 7804059
gpu_tot_sim_insn = 379600068
gpu_tot_ipc =      48.6414
gpu_tot_issued_cta = 1114112
max_total_param_size = 0
gpu_stall_dramfull = 343718
gpu_stall_icnt2sh    = 117180
partiton_reqs_in_parallel = 922760
partiton_reqs_in_parallel_total    = 81990036
partiton_level_parallism =      21.9988
partiton_level_parallism_total  =      10.6243
partiton_reqs_in_parallel_util = 922760
partiton_reqs_in_parallel_util_total    = 81990036
gpu_sim_cycle_parition_util = 41946
gpu_tot_sim_cycle_parition_util    = 3741722
partiton_level_parallism_util =      21.9988
partiton_level_parallism_util_total  =      21.9133
partiton_replys_in_parallel = 197120
partiton_replys_in_parallel_total    = 2101230
L2_BW  =     445.4256 GB/Sec
L2_BW_total  =      27.9146 GB/Sec
gpu_total_sim_rate=78869

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13574628
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6619136
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6617344
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13568329
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6619136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13574628
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32933, 32133, 32646, 32282, 32570, 32052, 32500, 31768, 32266, 31847, 32190, 31493, 32053, 31358, 32034, 31195, 31809, 31172, 31701, 30965, 31746, 31023, 31537, 30892, 31333, 30807, 31377, 30610, 31224, 30712, 31131, 30656, 
gpgpu_n_tot_thrd_icount = 797481088
gpgpu_n_tot_w_icount = 24921284
gpgpu_n_stall_shd_mem = 434237
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1575924
gpgpu_n_mem_write_global = 722174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25168884
gpgpu_n_store_insn = 11535611
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 105906176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197259
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1823125	W0_Idle:172627926	W0_Scoreboard:15269674	W1:17604	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:24903671	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12603312 {8:1575414,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49858480 {40:66814,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 96570992 {40:526838,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5777392 {8:722174,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 395 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 7804058 
mrq_lat_table:325710 	18818 	28544 	53814 	105965 	156913 	222035 	118743 	73093 	7967 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1332990 	811892 	135015 	11505 	778 	37 	1810 	1816 	906 	1118 	259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41 	1920869 	202863 	15555 	4932 	88305 	42250 	16232 	571 	8 	782 	33 	1811 	1815 	906 	1118 	259 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1067501 	481921 	26488 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	263343 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1238 	146 	141 	2 	31 	41 	45 	15 	13 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    439156    439172    437622    437603    436094    438122    438713    390151    424666    468091    433872    433865    385914    385834    439134    416362 
dram[1]:    439161    381776    355190    437551    435957    438041    438716    438721    468109    468092    390595    433852    385865    356225    439068    439071 
dram[2]:    365325    353240    437552    437538    438035    438040    438711    438713    468094    381549    438564    433843    385911    397697    439056    416326 
dram[3]:    381939    439165    437623    437607    356697    438033    438415    389861    468100    468093    433507    433887    385921    385934    416326    439133 
dram[4]:    411245    381698    437589    308846    390666    425912    419694    438709    468088    468103    433886    315174    397760    397758    416341    439045 
dram[5]:    439159    356982    437532    347096    434870    347862    389856    437955    468097    431000    433267    329263    397744    397724    439034    439034 
dram[6]:    383138    439168    324038    437616    405479    418786    438706    438708    434358    468112    310630    347705    385914    385907    416323    439027 
dram[7]:    381918    381628    432852    366161    367088    436107    414480    393204    468093    468083    468110    433871    397688    397739    416322    416336 
dram[8]:    381554    439173    437534    437535    436070    358412    438710    359552    388521    388507    433898    433877    385846    352504    416324    439038 
dram[9]:    375850    439172    437528    437524    438126    366328    390082    438703    462247    468100    433876    433854    397740    352203    416322    439036 
dram[10]:    439179    396782    437586    437581    436599    438123    414205    436346    468101    468100    433869    386805    358740    385931    416332    416330 
average row accesses per activate:
dram[0]:  7.663529  7.709220  6.333001  6.482161  6.436722  6.771834  7.946223  7.934783  6.414286  6.572623  6.037392  6.197446  7.083333  7.615006  6.129858  6.258221 
dram[1]:  7.564460  7.906667  6.252456  6.559794  6.504712  6.726191  7.431654  7.611520  6.320603  6.658536  6.194472  6.395112  7.233645  7.367420  5.844905  6.166667 
dram[2]:  7.281250  7.772077  6.060057  6.497955  6.647374  6.687163  7.665432  7.607099  6.316583  6.649364  5.937736  6.291000  7.255569  7.434574  5.899635  6.193301 
dram[3]:  7.747919  7.894546  6.124638  6.288691  6.146389  6.497908  7.538275  7.648582  6.440452  6.519211  6.252988  6.443647  6.744565  7.078677  5.996289  6.040074 
dram[4]:  7.449772  8.108344  6.120890  6.027514  6.241968  6.722643  7.423445  7.609547  6.420837  6.786177  6.201581  6.213439  6.614072  7.012444  6.005556  5.998152 
dram[5]:  7.589744  7.795455  5.991493  6.379276  6.474948  6.806806  7.437650  7.819899  6.360689  6.422881  5.895970  6.352525  7.078767  7.535280  5.771555  6.168571 
dram[6]:  7.442286  7.580720  5.876041  6.114754  6.705628  6.568254  7.560440  8.105883  6.276172  6.594963  5.882243  6.231913  7.305425  6.950673  5.966024  6.097836 
dram[7]:  7.437856  7.801435  6.017078  6.039011  6.554382  6.704103  7.573871  7.905612  6.238332  6.477320  6.165849  6.211672  7.091533  7.426858  5.899909  6.152751 
dram[8]:  6.975427  7.745843  5.933583  6.492308  6.678879  6.966368  7.342012  7.839444  6.039347  6.478351  5.999045  6.361702  7.031674  7.366548  5.881926  6.073102 
dram[9]:  7.674118  7.924666  6.087332  6.245079  6.699784  6.784464  7.762203  7.767879  6.210267  6.392893  6.259960  6.223320  7.052213  7.209733  6.077788  6.076851 
dram[10]:  7.449143  7.951220  6.048664  6.336000  6.535789  6.805921  7.268150  7.763454  6.144390  6.355197  6.218379  6.274451  6.977553  7.367734  5.926807  6.221902 
average row locality = 1111687/166361 = 6.682377
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3890      3890      3804      3805      3735      3736      3734      3737      3737      3735      3716      3722      3678      3668      3848      3848 
dram[1]:      3888      3894      3809      3808      3736      3738      3735      3735      3740      3732      3707      3710      3668      3671      3855      3851 
dram[2]:      3892      3891      3806      3806      3732      3732      3736      3739      3734      3732      3719      3716      3666      3668      3850      3850 
dram[3]:      3888      3891      3797      3799      3739      3740      3733      3736      3729      3733      3711      3715      3674      3677      3846      3856 
dram[4]:      3897      3892      3796      3805      3738      3735      3739      3737      3733      3734      3709      3713      3673      3672      3859      3866 
dram[5]:      3889      3889      3799      3799      3735      3736      3735      3736      3733      3737      3716      3715      3671      3668      3866      3860 
dram[6]:      3892      3892      3804      3799      3734      3736      3732      3732      3741      3734      3717      3713      3670      3673      3872      3858 
dram[7]:      3892      3893      3798      3800      3743      3741      3733      3735      3735      3736      3713      3709      3673      3669      3862      3864 
dram[8]:      3897      3891      3797      3796      3734      3739      3739      3736      3743      3735      3709      3710      3679      3677      3855      3860 
dram[9]:      3890      3890      3804      3801      3734      3735      3735      3730      3732      3736      3710      3715      3679      3684      3861      3862 
dram[10]:      3893      3891      3796      3795      3735      3736      3739      3736      3741      3739      3716      3711      3679      3678      3860      3858 
total reads: 663168
bank skew: 3897/3666 = 1.06
chip skew: 60303/60264 = 1.00
number of total write accesses:
dram[0]:      2624      2632      2548      2554      2470      2467      2472      2468      2549      2555      2581      2587      2527      2523      2619      2623 
dram[1]:      2625      2629      2556      2555      2476      2477      2463      2476      2549      2547      2568      2570      2524      2525      2627      2624 
dram[2]:      2632      2622      2551      2549      2470      2467      2473      2476      2551      2545      2575      2575      2523      2525      2616      2622 
dram[3]:      2628      2622      2542      2540      2475      2472      2471      2467      2544      2545      2567      2574      2531      2531      2618      2625 
dram[4]:      2629      2619      2533      2548      2479      2470      2467      2480      2553      2550      2567      2575      2531      2527      2627      2624 
dram[5]:      2623      2628      2540      2542      2468      2465      2468      2473      2545      2551      2575      2574      2530      2526      2627      2617 
dram[6]:      2620      2635      2548      2542      2462      2471      2460      2469      2554      2551      2577      2575      2525      2527      2625      2624 
dram[7]:      2631      2629      2544      2547      2464      2467      2470      2463      2547      2547      2570      2571      2525      2525      2622      2621 
dram[8]:      2632      2631      2546      2534      2464      2475      2465      2465      2550      2549      2572      2569      2537      2533      2621      2620 
dram[9]:      2633      2632      2539      2544      2470      2466      2467      2461      2559      2561      2575      2583      2534      2538      2624      2622 
dram[10]:      2625      2629      2543      2541      2474      2471      2468      2467      2557      2559      2577      2576      2538      2533      2618      2619 
total reads: 448519
bank skew: 2635/2460 = 1.07
chip skew: 40808/40743 = 1.00
average mf latency per bank:
dram[0]:        865       880       626       638      1043      1054       927       944       658       669       867       870       845       822       659       670
dram[1]:        876       894       631       639      1047      1047       933       943       667       661       882       882       809       818       662       675
dram[2]:        874       887       628       662      1023      1032       972       978       654       662       873       878       868       877       664       669
dram[3]:        875       887       627       642      1020      1025       971       985       660       667       871       878       862       870       662       699
dram[4]:        879       884       633       655      1072      1078       952       959       662       661       873       898       844       793       674       678
dram[5]:        875       880       629       637      1072      1078       984       959       659       670       836       837       784       791       676       680
dram[6]:        879       881       650       638      1086      1085       952       959       658       662       836       836       783       791       670       682
dram[7]:        887       890       629       639      1077      1083      1004      1009       660       660       833       830       783       794       673       670
dram[8]:        881       847       641       679      1073      1112       985       995       655       659       818       821       804       810       654       659
dram[9]:        843       848       643       652      1077      1085       956       923       668       671       822       824       807       810       665       688
dram[10]:        855       859       642       630      1046      1054       912       919       663       668       867       873       806       812       662       669
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612     22097     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    127280     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7027029 n_nop=6634343 n_act=14900 n_pre=14884 n_req=101082 n_rd=241132 n_write=121770 bw_util=0.1033
n_activity=912521 dram_eff=0.7954
bk0: 15560a 6824787i bk1: 15560a 6817560i bk2: 15216a 6826055i bk3: 15220a 6814800i bk4: 14940a 6826896i bk5: 14944a 6821162i bk6: 14936a 6838675i bk7: 14948a 6831613i bk8: 14948a 6836390i bk9: 14940a 6828513i bk10: 14864a 6823704i bk11: 14888a 6815888i bk12: 14712a 6825738i bk13: 14672a 6820929i bk14: 15392a 6824272i bk15: 15392a 6816054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98251
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x800ff580, atomic=0 1 entries : 0x7f825322bd90 :  mf: uid=22945266, sid13:w16, part=1, addr=0x800ff5e0, load , size=32, unknown  status = IN_PARTITION_DRAM (7804058), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7027029 n_nop=6634256 n_act=14992 n_pre=14976 n_req=101068 n_rd=241106 n_write=121699 bw_util=0.1033
n_activity=911854 dram_eff=0.7958
bk0: 15552a 6824151i bk1: 15576a 6816186i bk2: 15236a 6823352i bk3: 15232a 6818368i bk4: 14944a 6828560i bk5: 14952a 6819519i bk6: 14940a 6835295i bk7: 14940a 6827677i bk8: 14960a 6836148i bk9: 14928a 6828173i bk10: 14828a 6821161i bk11: 14838a 6818049i bk12: 14672a 6828344i bk13: 14684a 6819483i bk14: 15420a 6818824i bk15: 15404a 6813309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98762
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7027029 n_nop=6634097 n_act=15074 n_pre=15058 n_req=101041 n_rd=241076 n_write=121724 bw_util=0.1033
n_activity=912050 dram_eff=0.7956
bk0: 15568a 6823160i bk1: 15564a 6819519i bk2: 15224a 6821899i bk3: 15224a 6816681i bk4: 14928a 6831138i bk5: 14928a 6820833i bk6: 14944a 6838867i bk7: 14956a 6829525i bk8: 14936a 6833475i bk9: 14928a 6831176i bk10: 14876a 6819491i bk11: 14864a 6816749i bk12: 14664a 6827260i bk13: 14672a 6820103i bk14: 15400a 6822927i bk15: 15400a 6816786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97005
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7027029 n_nop=6634002 n_act=15175 n_pre=15159 n_req=101016 n_rd=241056 n_write=121637 bw_util=0.1032
n_activity=912813 dram_eff=0.7947
bk0: 15552a 6826601i bk1: 15564a 6820555i bk2: 15188a 6826224i bk3: 15196a 6818429i bk4: 14956a 6826586i bk5: 14960a 6819772i bk6: 14932a 6837043i bk7: 14944a 6828892i bk8: 14916a 6840409i bk9: 14932a 6832569i bk10: 14844a 6824011i bk11: 14860a 6817272i bk12: 14696a 6826139i bk13: 14708a 6818985i bk14: 15384a 6822037i bk15: 15424a 6812108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97177
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7027029 n_nop=6633657 n_act=15252 n_pre=15236 n_req=101077 n_rd=241192 n_write=121692 bw_util=0.1033
n_activity=912893 dram_eff=0.795
bk0: 15588a 6822384i bk1: 15568a 6821326i bk2: 15184a 6824604i bk3: 15220a 6813508i bk4: 14952a 6826153i bk5: 14940a 6820619i bk6: 14956a 6837763i bk7: 14948a 6828669i bk8: 14932a 6833552i bk9: 14936a 6829660i bk10: 14836a 6822436i bk11: 14852a 6817650i bk12: 14692a 6824359i bk13: 14688a 6819345i bk14: 15436a 6822377i bk15: 15464a 6811890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9729
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7027029 n_nop=6634000 n_act=15139 n_pre=15123 n_req=101036 n_rd=241136 n_write=121631 bw_util=0.1032
n_activity=914026 dram_eff=0.7938
bk0: 15556a 6826298i bk1: 15556a 6819974i bk2: 15196a 6824150i bk3: 15196a 6818856i bk4: 14940a 6829717i bk5: 14944a 6822073i bk6: 14940a 6836995i bk7: 14944a 6830376i bk8: 14932a 6836221i bk9: 14948a 6829724i bk10: 14864a 6819344i bk11: 14860a 6816830i bk12: 14684a 6825559i bk13: 14672a 6819031i bk14: 15464a 6819342i bk15: 15440a 6817285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9651
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7027029 n_nop=6633665 n_act=15234 n_pre=15218 n_req=101064 n_rd=241196 n_write=121716 bw_util=0.1033
n_activity=913709 dram_eff=0.7944
bk0: 15568a 6822796i bk1: 15568a 6815492i bk2: 15216a 6819480i bk3: 15196a 6812702i bk4: 14936a 6832209i bk5: 14944a 6820460i bk6: 14928a 6836895i bk7: 14928a 6831500i bk8: 14964a 6834152i bk9: 14936a 6826955i bk10: 14868a 6818172i bk11: 14852a 6813487i bk12: 14680a 6828639i bk13: 14692a 6817984i bk14: 15488a 6819061i bk15: 15432a 6811505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96693
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7027029 n_nop=6633911 n_act=15162 n_pre=15146 n_req=101039 n_rd=241184 n_write=121626 bw_util=0.1033
n_activity=914467 dram_eff=0.7935
bk0: 15568a 6822365i bk1: 15572a 6819430i bk2: 15192a 6824361i bk3: 15200a 6812575i bk4: 14972a 6831532i bk5: 14964a 6822214i bk6: 14932a 6835678i bk7: 14940a 6830006i bk8: 14940a 6836489i bk9: 14944a 6830716i bk10: 14852a 6821200i bk11: 14836a 6816243i bk12: 14692a 6824811i bk13: 14676a 6819286i bk14: 15448a 6819661i bk15: 15456a 6813849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96454
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7027029 n_nop=6633696 n_act=15219 n_pre=15203 n_req=101060 n_rd=241188 n_write=121723 bw_util=0.1033
n_activity=913041 dram_eff=0.795
bk0: 15588a 6818070i bk1: 15564a 6818442i bk2: 15188a 6824562i bk3: 15184a 6820002i bk4: 14936a 6831322i bk5: 14956a 6822651i bk6: 14956a 6837370i bk7: 14944a 6830172i bk8: 14972a 6831159i bk9: 14940a 6830730i bk10: 14836a 6820652i bk11: 14840a 6818440i bk12: 14716a 6827770i bk13: 14708a 6821825i bk14: 15420a 6822617i bk15: 15440a 6815264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95795
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7027029 n_nop=6633977 n_act=15059 n_pre=15043 n_req=101106 n_rd=241192 n_write=121758 bw_util=0.1033
n_activity=912928 dram_eff=0.7951
bk0: 15560a 6822800i bk1: 15560a 6818160i bk2: 15216a 6822340i bk3: 15204a 6814751i bk4: 14936a 6830675i bk5: 14940a 6822180i bk6: 14940a 6837357i bk7: 14920a 6830850i bk8: 14928a 6836070i bk9: 14944a 6829555i bk10: 14840a 6820244i bk11: 14860a 6813024i bk12: 14716a 6828098i bk13: 14736a 6820411i bk14: 15444a 6822715i bk15: 15448a 6814281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97494
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7027029 n_nop=6633801 n_act=15156 n_pre=15140 n_req=101098 n_rd=241212 n_write=121720 bw_util=0.1033
n_activity=913398 dram_eff=0.7947
bk0: 15572a 6823095i bk1: 15564a 6818232i bk2: 15184a 6823342i bk3: 15180a 6818551i bk4: 14940a 6830306i bk5: 14944a 6823255i bk6: 14956a 6833362i bk7: 14944a 6829318i bk8: 14964a 6832983i bk9: 14956a 6827951i bk10: 14864a 6821805i bk11: 14844a 6815221i bk12: 14716a 6825715i bk13: 14712a 6821253i bk14: 15440a 6824660i bk15: 15432a 6817680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96474

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104511, Miss = 30142, Miss_rate = 0.288, Pending_hits = 49532, Reservation_fails = 136
L2_cache_bank[1]: Access = 104538, Miss = 30141, Miss_rate = 0.288, Pending_hits = 49496, Reservation_fails = 214
L2_cache_bank[2]: Access = 104426, Miss = 30138, Miss_rate = 0.289, Pending_hits = 49449, Reservation_fails = 190
L2_cache_bank[3]: Access = 104450, Miss = 30139, Miss_rate = 0.289, Pending_hits = 49468, Reservation_fails = 196
L2_cache_bank[4]: Access = 104428, Miss = 30135, Miss_rate = 0.289, Pending_hits = 49442, Reservation_fails = 164
L2_cache_bank[5]: Access = 104440, Miss = 30134, Miss_rate = 0.289, Pending_hits = 49456, Reservation_fails = 181
L2_cache_bank[6]: Access = 104371, Miss = 30117, Miss_rate = 0.289, Pending_hits = 49448, Reservation_fails = 190
L2_cache_bank[7]: Access = 104421, Miss = 30147, Miss_rate = 0.289, Pending_hits = 49487, Reservation_fails = 156
L2_cache_bank[8]: Access = 104463, Miss = 30144, Miss_rate = 0.289, Pending_hits = 49476, Reservation_fails = 211
L2_cache_bank[9]: Access = 104479, Miss = 30154, Miss_rate = 0.289, Pending_hits = 49506, Reservation_fails = 134
L2_cache_bank[10]: Access = 104456, Miss = 30144, Miss_rate = 0.289, Pending_hits = 49499, Reservation_fails = 176
L2_cache_bank[11]: Access = 104457, Miss = 30140, Miss_rate = 0.289, Pending_hits = 49500, Reservation_fails = 173
L2_cache_bank[12]: Access = 104458, Miss = 30162, Miss_rate = 0.289, Pending_hits = 49441, Reservation_fails = 189
L2_cache_bank[13]: Access = 104479, Miss = 30137, Miss_rate = 0.288, Pending_hits = 49489, Reservation_fails = 194
L2_cache_bank[14]: Access = 104456, Miss = 30149, Miss_rate = 0.289, Pending_hits = 49478, Reservation_fails = 227
L2_cache_bank[15]: Access = 104460, Miss = 30147, Miss_rate = 0.289, Pending_hits = 49488, Reservation_fails = 166
L2_cache_bank[16]: Access = 104504, Miss = 30153, Miss_rate = 0.289, Pending_hits = 49488, Reservation_fails = 153
L2_cache_bank[17]: Access = 104486, Miss = 30144, Miss_rate = 0.288, Pending_hits = 49517, Reservation_fails = 136
L2_cache_bank[18]: Access = 104509, Miss = 30145, Miss_rate = 0.288, Pending_hits = 49506, Reservation_fails = 144
L2_cache_bank[19]: Access = 104525, Miss = 30153, Miss_rate = 0.288, Pending_hits = 49506, Reservation_fails = 150
L2_cache_bank[20]: Access = 104534, Miss = 30159, Miss_rate = 0.289, Pending_hits = 49523, Reservation_fails = 160
L2_cache_bank[21]: Access = 104499, Miss = 30144, Miss_rate = 0.288, Pending_hits = 49510, Reservation_fails = 137
L2_total_cache_accesses = 2298350
L2_total_cache_misses = 663168
L2_total_cache_miss_rate = 0.2885
L2_total_cache_pending_hits = 1088705
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19497
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 967390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 589037
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 526960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1575924
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722174
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=4923802
icnt_total_pkts_simt_to_mem=3676394
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7303
	minimum = 6
	maximum = 58
Network latency average = 9.92918
	minimum = 6
	maximum = 55
Slowest packet = 4206509
Flit latency average = 9.06901
	minimum = 6
	maximum = 53
Slowest flit = 8144490
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0939897
	minimum = 0.0835737 (at node 23)
	maximum = 0.106985 (at node 48)
Accepted packet rate average = 0.0939897
	minimum = 0.0835737 (at node 23)
	maximum = 0.106985 (at node 48)
Injected flit rate average = 0.187857
	minimum = 0.139361 (at node 23)
	maximum = 0.249028 (at node 48)
Accepted flit rate average= 0.187857
	minimum = 0.177852 (at node 43)
	maximum = 0.196185 (at node 13)
Injected packet length average = 1.9987
Accepted packet length average = 1.9987
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9094 (17 samples)
	minimum = 6 (17 samples)
	maximum = 101.176 (17 samples)
Network latency average = 10.023 (17 samples)
	minimum = 6 (17 samples)
	maximum = 94.5882 (17 samples)
Flit latency average = 9.8652 (17 samples)
	minimum = 6 (17 samples)
	maximum = 93.8235 (17 samples)
Fragmentation average = 0.0309133 (17 samples)
	minimum = 0 (17 samples)
	maximum = 35.9412 (17 samples)
Injected packet rate average = 0.0508413 (17 samples)
	minimum = 0.0451951 (17 samples)
	maximum = 0.057854 (17 samples)
Accepted packet rate average = 0.0508413 (17 samples)
	minimum = 0.0451951 (17 samples)
	maximum = 0.057854 (17 samples)
Injected flit rate average = 0.0984483 (17 samples)
	minimum = 0.0714901 (17 samples)
	maximum = 0.132534 (17 samples)
Accepted flit rate average = 0.0984483 (17 samples)
	minimum = 0.0911843 (17 samples)
	maximum = 0.104643 (17 samples)
Injected packet size average = 1.93639 (17 samples)
Accepted packet size average = 1.93639 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 20 min, 13 sec (4813 sec)
gpgpu_simulation_rate = 78869 (inst/sec)
gpgpu_simulation_rate = 1621 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 18 
gpu_sim_cycle = 1091613
gpu_sim_insn = 20984576
gpu_ipc =      19.2235
gpu_tot_sim_cycle = 9117822
gpu_tot_sim_insn = 400584644
gpu_tot_ipc =      43.9342
gpu_tot_issued_cta = 1179648
max_total_param_size = 0
gpu_stall_dramfull = 343718
gpu_stall_icnt2sh    = 117352
partiton_reqs_in_parallel = 24015486
partiton_reqs_in_parallel_total    = 82912796
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.7274
partiton_reqs_in_parallel_util = 24015486
partiton_reqs_in_parallel_util_total    = 82912796
gpu_sim_cycle_parition_util = 1091613
gpu_tot_sim_cycle_parition_util    = 3783668
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9327
partiton_replys_in_parallel = 68864
partiton_replys_in_parallel_total    = 2298350
L2_BW  =       5.9794 GB/Sec
L2_BW_total  =      24.6083 GB/Sec
gpu_total_sim_rate=70413

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14368228
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7143424
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7141632
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14361929
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7143424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14368228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
34793, 33950, 34460, 34099, 34476, 33869, 34340, 33585, 34011, 33618, 34030, 33218, 33847, 33057, 33828, 32753, 33557, 32759, 33515, 32480, 33514, 32587, 33216, 32433, 32940, 32371, 33010, 32105, 32877, 32207, 32718, 32174, 
gpgpu_n_tot_thrd_icount = 841988224
gpgpu_n_tot_w_icount = 26312132
gpgpu_n_stall_shd_mem = 434237
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1644532
gpgpu_n_mem_write_global = 722430
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26220532
gpgpu_n_store_insn = 11535867
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114294784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197259
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1981302	W0_Idle:229475663	W0_Scoreboard:18054102	W1:32196	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:26279927	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13148080 {8:1643510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49868720 {40:67070,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99294832 {40:594934,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5779440 {8:722430,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 391 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 9115515 
mrq_lat_table:337385 	19579 	28777 	54010 	107417 	156932 	222035 	118743 	73093 	7967 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1391970 	821632 	135063 	11527 	789 	53 	1833 	1827 	910 	1121 	265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	45 	1985909 	205671 	15558 	4932 	89170 	42250 	16257 	604 	21 	792 	49 	1834 	1826 	910 	1121 	265 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1119263 	498723 	26532 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	263483 	116 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1408 	178 	145 	6 	37 	51 	52 	19 	15 	13 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    546951    520681    511227    529313    512546    512499    475629    474807    544292    468091    457064    493110    511674    604902    505357    594519 
dram[1]:    559676    533951    394073    511045    559532    463980    443443    443232    468109    600837    511263    511227    512857    512104    514435    594529 
dram[2]:    485765    552904    511245    486075    946899    512570    485013    483647    485324    508214    533419    533195    510970    604829    509548    512936 
dram[3]:    476775    560738    511379    524427    512881    510684    485020    455132    485028    521925    509600    533184    512883    534082    514862    583898 
dram[4]:    503082    498900    486440    486473    957281    512623    485182    485006    468088    560235    486492    594474    445256    535768    560638    500071 
dram[5]:    603480    578081    535774    522747    464448    504145    484924    514552    507648    534253    485646    508885    526889    535218    488322    588147 
dram[6]:    579741    535182    582081    559336    514319    503310    484933    485199    508972    565507    511038    555866    512838    526648    514191    513523 
dram[7]:    508173    533862    432852    511312    503691    510845    446345    485193    509049    484066    486861    511309    541700    488991    488477    567344 
dram[8]:    466700    485498    511258    533440    561012    551862    484905    484951    533780    484964    487177    524459    520956    504496    594622    439038 
dram[9]:    540495    439172    561236    533495    956118    486510    484949    485104    507851    534209    487626    508801    533284    570834    486769    537471 
dram[10]:    485623    499155    437586    498525    488742    488803    484965    484998    485246    508759    508612    486538    533616    535893    507945    537057 
average row accesses per activate:
dram[0]:  7.578826  7.481859  6.163950  6.287805  6.175663  6.529595  7.705019  7.796778  6.218750  6.408635  5.922863  6.031132  6.964484  7.492216  5.973564  6.097765 
dram[1]:  7.413948  7.787736  6.111955  6.388504  6.321285  6.514995  7.326340  7.480998  6.150434  6.392570  6.019905  6.167798  7.096372  7.221453  5.695312  6.011916 
dram[2]:  7.087983  7.579310  5.873175  6.273879  6.414883  6.491228  7.488704  7.377778  6.089780  6.434783  5.788374  6.110259  7.046119  7.238150  5.727273  6.012832 
dram[3]:  7.543478  7.760895  5.935305  6.128817  6.028736  6.324297  7.393654  7.562500  6.226027  6.293768  6.083253  6.224829  6.566492  6.905391  5.860340  5.880825 
dram[4]:  7.215301  7.963724  5.927054  5.862352  6.047070  6.506722  7.292005  7.453254  6.311199  6.578512  6.032289  6.082218  6.555439  6.824619  5.850534  5.884408 
dram[5]:  7.401124  7.615473  5.803975  6.132760  6.301603  6.540541  7.325175  7.729730  6.179612  6.212476  5.774252  6.206628  6.930387  7.354460  5.649786  6.023897 
dram[6]:  7.354190  7.409193  5.720641  5.954545  6.463992  6.335010  7.408501  7.890977  6.104306  6.398594  5.744815  6.082139  7.111237  6.795011  5.848889  5.965455 
dram[7]:  7.172638  7.536530  5.846364  5.879231  6.355556  6.496388  7.391304  7.804969  6.005650  6.329026  5.945845  6.042776  6.949002  7.200000  5.774165  6.013749 
dram[8]:  6.803498  7.530217  5.743521  6.324778  6.450256  6.698194  7.270520  7.661388  5.871087  6.253190  5.852806  6.187926  6.834783  7.191075  5.773369  5.957312 
dram[9]:  7.465537  7.745305  5.944496  6.085308  6.504653  6.543184  7.676435  7.620146  6.068506  6.211295  6.054183  6.013195  6.848584  7.060606  5.908273  5.936709 
dram[10]:  7.270925  7.733881  5.897059  6.107517  6.283151  6.565762  7.159272  7.657734  5.948790  6.205053  6.048387  6.095694  6.718250  7.225547  5.785714  6.109972 
average row locality = 1126023/173031 = 6.507638
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3941      3945      3856      3865      3791      3788      3791      3791      3788      3795      3766      3776      3725      3713      3906      3902 
dram[1]:      3943      3949      3862      3867      3788      3792      3789      3791      3797      3789      3756      3759      3714      3714      3911      3907 
dram[2]:      3949      3948      3860      3860      3791      3791      3793      3798      3793      3787      3770      3770      3715      3713      3908      3910 
dram[3]:      3943      3947      3854      3857      3788      3797      3788      3790      3787      3786      3762      3764      3721      3724      3902      3913 
dram[4]:      3952      3947      3859      3858      3787      3790      3794      3789      3785      3787      3758      3761      3715      3717      3917      3919 
dram[5]:      3942      3945      3855      3851      3789      3793      3786      3788      3789      3791      3769      3768      3719      3716      3926      3913 
dram[6]:      3942      3950      3857      3851      3789      3794      3784      3791      3794      3790      3767      3765      3717      3716      3930      3913 
dram[7]:      3950      3952      3857      3853      3797      3794      3788      3788      3797      3788      3770      3761      3722      3719      3921      3917 
dram[8]:      3955      3949      3854      3848      3792      3796      3791      3793      3796      3790      3760      3760      3728      3726      3906      3913 
dram[9]:      3950      3945      3859      3851      3789      3791      3788      3785      3786      3788      3767      3769      3729      3730      3920      3917 
dram[10]:      3954      3948      3848      3852      3795      3789      3793      3789      3799      3793      3770      3765      3729      3724      3916      3912 
total reads: 672642
bank skew: 3955/3713 = 1.07
chip skew: 61176/61123 = 1.00
number of total write accesses:
dram[0]:      2645      2654      2573      2580      2502      2500      2504      2501      2580      2588      2607      2617      2550      2543      2647      2647 
dram[1]:      2648      2655      2580      2579      2508      2508      2497      2508      2581      2578      2595      2600      2545      2547      2650      2652 
dram[2]:      2657      2646      2577      2577      2502      2499      2505      2510      2583      2577      2603      2603      2549      2548      2644      2650 
dram[3]:      2650      2642      2568      2566      2506      2502      2504      2502      2576      2577      2595      2604      2550      2553      2644      2650 
dram[4]:      2650      2639      2560      2573      2508      2502      2499      2509      2583      2581      2594      2601      2552      2548      2659      2648 
dram[5]:      2645      2650      2570      2570      2500      2499      2499      2504      2576      2583      2600      2600      2553      2550      2656      2641 
dram[6]:      2640      2659      2573      2568      2494      2503      2491      2506      2585      2583      2604      2603      2548      2549      2650      2649 
dram[7]:      2656      2650      2574      2573      2495      2501      2502      2495      2581      2579      2598      2596      2546      2545      2650      2644 
dram[8]:      2658      2655      2573      2559      2497      2507      2498      2497      2580      2582      2602      2595      2560      2559      2641      2646 
dram[9]:      2657      2654      2567      2569      2501      2497      2499      2494      2592      2591      2602      2611      2558      2561      2650      2649 
dram[10]:      2648      2649      2568      2567      2507      2501      2500      2498      2590      2592      2605      2605      2566      2555      2645      2644 
total reads: 453381
bank skew: 2659/2491 = 1.07
chip skew: 41252/41185 = 1.00
average mf latency per bank:
dram[0]:        869       883       633       644      1045      1055       929       946       664       702       898       872       848       826       666       676
dram[1]:        879       897       637       646      1047      1054       963       945       673       667       884       887       813       822       668       680
dram[2]:        878       891       665       670      1025      1032       973       979       662       668       876       880       870       883       669       676
dram[3]:        880       891       635       652      1022      1027       973       986       669       672       874       884       869       873       685       704
dram[4]:        883       888       640       661      1073      1079       958       961       695       667       878       902       848       797       680       684
dram[5]:        879       884       637       643      1078      1079       986       961       665       676       840       841       787       794       685       686
dram[6]:        883       891       687       645      1086      1085       955       960       663       668       839       839       786       795       679       688
dram[7]:        890       896       635       645      1077      1082      1009      1011       666       666       836       834       788       799       683       676
dram[8]:        884       850       648       685      1073      1111       986       995       661       665       822       825       810       813       662       668
dram[9]:        847       858       649       658      1077      1085       957       925       673       677       825       827       812       816       672       694
dram[10]:        860       865       676       636      1046      1054       914       922       668       674       870       877       811       816       668       675
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051    175778    175778    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210    196480     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     81891    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612    175778     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    196479     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181    176379     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9053993 n_nop=8654949 n_act=15489 n_pre=15473 n_req=102377 n_rd=244556 n_write=123526 bw_util=0.08131
n_activity=941653 dram_eff=0.7818
bk0: 15764a 8850365i bk1: 15780a 8842763i bk2: 15424a 8851177i bk3: 15460a 8839806i bk4: 15164a 8851564i bk5: 15152a 8845929i bk6: 15164a 8863624i bk7: 15164a 8856766i bk8: 15152a 8861348i bk9: 15180a 8853452i bk10: 15064a 8848987i bk11: 15104a 8840847i bk12: 14900a 8851188i bk13: 14852a 8846568i bk14: 15624a 8849231i bk15: 15608a 8841073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53924
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9053993 n_nop=8654890 n_act=15574 n_pre=15558 n_req=102359 n_rd=244512 n_write=123459 bw_util=0.08128
n_activity=940221 dram_eff=0.7827
bk0: 15772a 8849637i bk1: 15796a 8841401i bk2: 15448a 8848661i bk3: 15468a 8843412i bk4: 15152a 8853479i bk5: 15168a 8844318i bk6: 15156a 8860383i bk7: 15164a 8852707i bk8: 15188a 8861126i bk9: 15156a 8852892i bk10: 15024a 8846246i bk11: 15036a 8842922i bk12: 14856a 8853803i bk13: 14856a 8844992i bk14: 15644a 8843898i bk15: 15628a 8838288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54317
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9053993 n_nop=8654351 n_act=15739 n_pre=15723 n_req=102386 n_rd=244624 n_write=123556 bw_util=0.08133
n_activity=942587 dram_eff=0.7812
bk0: 15796a 8848421i bk1: 15792a 8844758i bk2: 15440a 8846878i bk3: 15440a 8841495i bk4: 15164a 8855929i bk5: 15164a 8845565i bk6: 15172a 8864055i bk7: 15192a 8854284i bk8: 15172a 8858120i bk9: 15148a 8855993i bk10: 15080a 8844586i bk11: 15080a 8841627i bk12: 14860a 8852436i bk13: 14852a 8845519i bk14: 15632a 8847796i bk15: 15640a 8841664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52959
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9053993 n_nop=8654584 n_act=15774 n_pre=15758 n_req=102312 n_rd=244492 n_write=123385 bw_util=0.08126
n_activity=941562 dram_eff=0.7814
bk0: 15772a 8851941i bk1: 15788a 8846004i bk2: 15416a 8851141i bk3: 15428a 8843363i bk4: 15152a 8851744i bk5: 15188a 8844709i bk6: 15152a 8862192i bk7: 15160a 8854048i bk8: 15148a 8865181i bk9: 15144a 8857292i bk10: 15048a 8849021i bk11: 15056a 8842177i bk12: 14884a 8851410i bk13: 14896a 8844306i bk14: 15608a 8847122i bk15: 15652a 8837037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5309
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9053993 n_nop=8654413 n_act=15828 n_pre=15812 n_req=102341 n_rd=244540 n_write=123400 bw_util=0.08128
n_activity=941116 dram_eff=0.7819
bk0: 15808a 8847599i bk1: 15788a 8846739i bk2: 15436a 8849495i bk3: 15432a 8838511i bk4: 15148a 8851142i bk5: 15160a 8845374i bk6: 15176a 8862980i bk7: 15156a 8853810i bk8: 15140a 8858823i bk9: 15148a 8854575i bk10: 15032a 8847510i bk11: 15044a 8842861i bk12: 14860a 8850124i bk13: 14868a 8844669i bk14: 15668a 8847285i bk15: 15676a 8837162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53177
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9053993 n_nop=8654568 n_act=15737 n_pre=15721 n_req=102336 n_rd=244560 n_write=123407 bw_util=0.08128
n_activity=943110 dram_eff=0.7803
bk0: 15768a 8851756i bk1: 15780a 8845278i bk2: 15420a 8848962i bk3: 15404a 8843630i bk4: 15156a 8854634i bk5: 15172a 8846615i bk6: 15144a 8862301i bk7: 15152a 8855719i bk8: 15156a 8861107i bk9: 15164a 8854552i bk10: 15076a 8844578i bk11: 15072a 8841890i bk12: 14876a 8850968i bk13: 14864a 8844347i bk14: 15704a 8844224i bk15: 15652a 8842440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52578
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9053993 n_nop=8654283 n_act=15825 n_pre=15809 n_req=102355 n_rd=244600 n_write=123476 bw_util=0.08131
n_activity=941647 dram_eff=0.7818
bk0: 15768a 8848409i bk1: 15800a 8840723i bk2: 15428a 8844559i bk3: 15404a 8837808i bk4: 15156a 8857031i bk5: 15176a 8845012i bk6: 15136a 8862049i bk7: 15164a 8856231i bk8: 15176a 8859144i bk9: 15160a 8851742i bk10: 15068a 8843364i bk11: 15060a 8838515i bk12: 14868a 8853815i bk13: 14864a 8843401i bk14: 15720a 8844179i bk15: 15652a 8836649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52716
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9053993 n_nop=8654325 n_act=15797 n_pre=15781 n_req=102359 n_rd=244696 n_write=123394 bw_util=0.08131
n_activity=944397 dram_eff=0.7795
bk0: 15800a 8847449i bk1: 15808a 8844518i bk2: 15428a 8849126i bk3: 15412a 8837623i bk4: 15188a 8856404i bk5: 15176a 8846954i bk6: 15152a 8860675i bk7: 15152a 8855232i bk8: 15188a 8861044i bk9: 15152a 8855859i bk10: 15080a 8845908i bk11: 15044a 8841273i bk12: 14888a 8850227i bk13: 14876a 8844577i bk14: 15684a 8844600i bk15: 15668a 8838951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5253
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9053993 n_nop=8654212 n_act=15831 n_pre=15815 n_req=102366 n_rd=244628 n_write=123507 bw_util=0.08132
n_activity=941944 dram_eff=0.7816
bk0: 15820a 8843280i bk1: 15796a 8843602i bk2: 15416a 8849377i bk3: 15392a 8845092i bk4: 15168a 8856058i bk5: 15184a 8847335i bk6: 15164a 8862612i bk7: 15172a 8855185i bk8: 15184a 8856084i bk9: 15160a 8855348i bk10: 15040a 8845658i bk11: 15040a 8843519i bk12: 14912a 8852996i bk13: 14904a 8847070i bk14: 15624a 8848080i bk15: 15652a 8840304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52022
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9053993 n_nop=8654495 n_act=15662 n_pre=15646 n_req=102416 n_rd=244656 n_write=123534 bw_util=0.08133
n_activity=942067 dram_eff=0.7817
bk0: 15800a 8847966i bk1: 15780a 8843523i bk2: 15436a 8847390i bk3: 15404a 8839925i bk4: 15156a 8855531i bk5: 15164a 8846988i bk6: 15152a 8862650i bk7: 15140a 8855839i bk8: 15144a 8861012i bk9: 15152a 8854487i bk10: 15068a 8845152i bk11: 15076a 8837786i bk12: 14916a 8853340i bk13: 14920a 8845788i bk14: 15680a 8847676i bk15: 15668a 8839259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53333
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9053993 n_nop=8654253 n_act=15776 n_pre=15760 n_req=102416 n_rd=244704 n_write=123500 bw_util=0.08134
n_activity=943026 dram_eff=0.7809
bk0: 15816a 8848261i bk1: 15792a 8843457i bk2: 15392a 8848508i bk3: 15408a 8843308i bk4: 15180a 8854859i bk5: 15156a 8848095i bk6: 15172a 8858557i bk7: 15156a 8854563i bk8: 15196a 8857695i bk9: 15172a 8852946i bk10: 15080a 8846789i bk11: 15060a 8840258i bk12: 14916a 8850728i bk13: 14896a 8846742i bk14: 15664a 8849713i bk15: 15648a 8842883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52551

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107618, Miss = 30564, Miss_rate = 0.284, Pending_hits = 52111, Reservation_fails = 136
L2_cache_bank[1]: Access = 107674, Miss = 30575, Miss_rate = 0.284, Pending_hits = 52090, Reservation_fails = 214
L2_cache_bank[2]: Access = 107535, Miss = 30560, Miss_rate = 0.284, Pending_hits = 52037, Reservation_fails = 190
L2_cache_bank[3]: Access = 107586, Miss = 30568, Miss_rate = 0.284, Pending_hits = 52033, Reservation_fails = 196
L2_cache_bank[4]: Access = 107593, Miss = 30579, Miss_rate = 0.284, Pending_hits = 52032, Reservation_fails = 164
L2_cache_bank[5]: Access = 107590, Miss = 30577, Miss_rate = 0.284, Pending_hits = 52048, Reservation_fails = 181
L2_cache_bank[6]: Access = 107489, Miss = 30545, Miss_rate = 0.284, Pending_hits = 52046, Reservation_fails = 190
L2_cache_bank[7]: Access = 107554, Miss = 30578, Miss_rate = 0.284, Pending_hits = 52076, Reservation_fails = 156
L2_cache_bank[8]: Access = 107576, Miss = 30567, Miss_rate = 0.284, Pending_hits = 52059, Reservation_fails = 211
L2_cache_bank[9]: Access = 107586, Miss = 30568, Miss_rate = 0.284, Pending_hits = 52081, Reservation_fails = 134
L2_cache_bank[10]: Access = 107588, Miss = 30575, Miss_rate = 0.284, Pending_hits = 52082, Reservation_fails = 176
L2_cache_bank[11]: Access = 107584, Miss = 30565, Miss_rate = 0.284, Pending_hits = 52068, Reservation_fails = 173
L2_cache_bank[12]: Access = 107553, Miss = 30580, Miss_rate = 0.284, Pending_hits = 52016, Reservation_fails = 189
L2_cache_bank[13]: Access = 107609, Miss = 30570, Miss_rate = 0.284, Pending_hits = 52096, Reservation_fails = 194
L2_cache_bank[14]: Access = 107637, Miss = 30602, Miss_rate = 0.284, Pending_hits = 52069, Reservation_fails = 227
L2_cache_bank[15]: Access = 107571, Miss = 30572, Miss_rate = 0.284, Pending_hits = 52076, Reservation_fails = 166
L2_cache_bank[16]: Access = 107643, Miss = 30582, Miss_rate = 0.284, Pending_hits = 52054, Reservation_fails = 153
L2_cache_bank[17]: Access = 107608, Miss = 30575, Miss_rate = 0.284, Pending_hits = 52128, Reservation_fails = 136
L2_cache_bank[18]: Access = 107649, Miss = 30588, Miss_rate = 0.284, Pending_hits = 52096, Reservation_fails = 144
L2_cache_bank[19]: Access = 107648, Miss = 30576, Miss_rate = 0.284, Pending_hits = 52065, Reservation_fails = 150
L2_cache_bank[20]: Access = 107700, Miss = 30604, Miss_rate = 0.284, Pending_hits = 52111, Reservation_fails = 160
L2_cache_bank[21]: Access = 107623, Miss = 30572, Miss_rate = 0.284, Pending_hits = 52104, Reservation_fails = 137
L2_total_cache_accesses = 2367214
L2_total_cache_misses = 672642
L2_total_cache_miss_rate = 0.2841
L2_total_cache_pending_hits = 1145578
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1024263
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 598511
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 527216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1644532
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722430
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=5061274
icnt_total_pkts_simt_to_mem=3746026
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.08356
	minimum = 6
	maximum = 39
Network latency average = 8.93325
	minimum = 6
	maximum = 34
Slowest packet = 4641308
Flit latency average = 8.94519
	minimum = 6
	maximum = 34
Slowest flit = 8670469
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00126169
	minimum = 0.00109792 (at node 7)
	maximum = 0.00145702 (at node 42)
Accepted packet rate average = 0.00126169
	minimum = 0.00109792 (at node 7)
	maximum = 0.00145702 (at node 42)
Injected flit rate average = 0.00189723
	minimum = 0.00110341 (at node 7)
	maximum = 0.00290992 (at node 42)
Accepted flit rate average= 0.00189723
	minimum = 0.00143 (at node 40)
	maximum = 0.00230989 (at node 21)
Injected packet length average = 1.50372
Accepted packet length average = 1.50372
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8079 (18 samples)
	minimum = 6 (18 samples)
	maximum = 97.7222 (18 samples)
Network latency average = 9.96249 (18 samples)
	minimum = 6 (18 samples)
	maximum = 91.2222 (18 samples)
Flit latency average = 9.81408 (18 samples)
	minimum = 6 (18 samples)
	maximum = 90.5 (18 samples)
Fragmentation average = 0.0291959 (18 samples)
	minimum = 0 (18 samples)
	maximum = 33.9444 (18 samples)
Injected packet rate average = 0.0480868 (18 samples)
	minimum = 0.0427452 (18 samples)
	maximum = 0.0547209 (18 samples)
Accepted packet rate average = 0.0480868 (18 samples)
	minimum = 0.0427452 (18 samples)
	maximum = 0.0547209 (18 samples)
Injected flit rate average = 0.0930844 (18 samples)
	minimum = 0.0675798 (18 samples)
	maximum = 0.125333 (18 samples)
Accepted flit rate average = 0.0930844 (18 samples)
	minimum = 0.086198 (18 samples)
	maximum = 0.098958 (18 samples)
Injected packet size average = 1.93576 (18 samples)
Accepted packet size average = 1.93576 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 34 min, 49 sec (5689 sec)
gpgpu_simulation_rate = 70413 (inst/sec)
gpgpu_simulation_rate = 1602 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 42175
gpu_sim_insn = 23071232
gpu_ipc =     547.0357
gpu_tot_sim_cycle = 9382147
gpu_tot_sim_insn = 423655876
gpu_tot_ipc =      45.1555
gpu_tot_issued_cta = 1245184
max_total_param_size = 0
gpu_stall_dramfull = 343784
gpu_stall_icnt2sh    = 133322
partiton_reqs_in_parallel = 927784
partiton_reqs_in_parallel_total    = 106928282
partiton_level_parallism =      21.9984
partiton_level_parallism_total  =      11.4959
partiton_reqs_in_parallel_util = 927784
partiton_reqs_in_parallel_util_total    = 106928282
gpu_sim_cycle_parition_util = 42175
gpu_tot_sim_cycle_parition_util    = 4875281
partiton_level_parallism_util =      21.9984
partiton_level_parallism_util_total  =      21.9333
partiton_replys_in_parallel = 197632
partiton_replys_in_parallel_total    = 2367214
L2_BW  =     444.1577 GB/Sec
L2_BW_total  =      25.9116 GB/Sec
gpu_total_sim_rate=71927

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15156196
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7405568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7403776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15149897
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7405568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15156196
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
36764, 35933, 36464, 36070, 36474, 35819, 36338, 35568, 35982, 35616, 36007, 35216, 35818, 35034, 35778, 34724, 35507, 34709, 35513, 34409, 35518, 34523, 35187, 34404, 34911, 34342, 35008, 34049, 34882, 34184, 34701, 34145, 
gpgpu_n_tot_thrd_icount = 890321024
gpgpu_n_tot_w_icount = 27822532
gpgpu_n_stall_shd_mem = 434569
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1775604
gpgpu_n_mem_write_global = 788990
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28317684
gpgpu_n_store_insn = 12585467
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 118489088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197591
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2030948	W0_Idle:229484655	W0_Scoreboard:19103118	W1:35268	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:27787255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14196656 {8:1774582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54628272 {40:68094,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108732016 {40:594934,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6311920 {8:788990,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 379 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 9382146 
mrq_lat_table:361152 	21635 	32200 	60120 	118929 	176703 	244954 	123803 	73625 	7969 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1490453 	920032 	135812 	11527 	789 	53 	1833 	1827 	910 	1121 	265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	51 	2161888 	226566 	16271 	4971 	89170 	42250 	16257 	604 	21 	792 	49 	1834 	1826 	910 	1121 	265 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1201637 	544340 	29613 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	263483 	66676 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1489 	182 	145 	6 	37 	51 	52 	19 	15 	13 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    546951    520681    511227    529313    512546    512499    475629    474807    544292    468091    457064    493110    511674    604902    505357    594519 
dram[1]:    559676    533951    394073    511045    559532    463980    443443    443232    468109    600837    511263    511227    512857    512104    514435    594529 
dram[2]:    485765    552904    511245    486075    946899    512570    485013    483647    485324    508214    533419    533195    510970    604829    509548    512936 
dram[3]:    476775    560738    511379    524427    512881    510684    485020    455132    485028    521925    509600    533184    512883    534082    514862    583898 
dram[4]:    503082    498900    486440    486473    957281    512623    485182    485006    468088    560235    486492    594474    445256    535768    560638    500071 
dram[5]:    603480    578081    535774    522747    464448    504145    484924    514552    507648    534253    485646    508885    526889    535218    488322    588147 
dram[6]:    579741    535182    582081    559336    514319    503310    484933    485199    508972    565507    511038    555866    512838    526648    514191    513523 
dram[7]:    508173    533862    432852    511312    503691    510845    446345    485193    509049    484066    486861    511309    541700    488991    488477    567344 
dram[8]:    466700    485498    511258    533440    561012    551862    484905    484951    533780    484964    487177    524459    520956    504496    594622    439038 
dram[9]:    540495    439172    561236    533495    956118    486510    484949    485104    507851    534209    487626    508801    533284    570834    486769    537471 
dram[10]:    485623    499155    437586    498525    488742    488803    484965    484998    485246    508759    508612    486538    533616    535893    507945    537057 
average row accesses per activate:
dram[0]:  7.388832  7.193775  6.027658  6.090592  6.022104  6.310185  7.262260  7.348436  6.174575  6.234446  5.795474  5.871186  6.589372  7.004115  5.827049  5.901245 
dram[1]:  6.974659  7.395661  5.869857  6.216192  6.154471  6.368814  6.943935  7.165967  6.004348  6.224526  5.798991  6.008703  6.723320  6.954035  5.464724  5.844828 
dram[2]:  6.638889  7.205231  5.664234  6.099563  6.216044  6.231261  7.041237  7.137931  5.835443  6.271156  5.572464  5.948409  6.715696  6.776893  5.509302  5.898755 
dram[3]:  7.159159  7.454640  5.759934  5.976824  5.969325  6.086530  6.996920  7.275641  5.977469  6.075771  5.833474  6.045534  6.343256  6.530144  5.701205  5.740323 
dram[4]:  6.825880  7.712743  5.750413  5.733990  5.859966  6.305555  6.993846  7.073575  6.077465  6.529356  5.826858  5.892491  6.238792  6.508119  5.672235  5.703763 
dram[5]:  7.248479  7.221774  5.658536  6.003451  6.118598  6.332714  7.106583  7.284492  6.140820  6.063213  5.599190  6.050788  6.559192  6.986653  5.577795  5.870355 
dram[6]:  6.997062  7.082922  5.543720  5.829983  6.264273  6.187840  7.052905  7.380282  5.908547  6.210432  5.521149  5.960276  6.736894  6.571429  5.655828  5.805216 
dram[7]:  6.850861  7.263692  5.723911  5.635408  6.112903  6.335814  7.096976  7.429508  5.884157  6.149733  5.773601  5.781407  6.535954  6.813000  5.647899  5.828969 
dram[8]:  6.573785  7.177355  5.573258  6.112577  6.208941  6.476281  6.910750  7.440437  5.716294  6.086420  5.698020  6.057118  6.435970  6.912867  5.612954  5.910224 
dram[9]:  7.080948  7.428423  5.891617  5.992255  6.299446  6.401693  7.197466  7.180380  5.893435  6.109637  5.940722  5.906143  6.611810  6.826174  5.705364  5.750605 
dram[10]:  6.835878  7.335721  5.785536  5.873525  6.084821  6.362278  6.790050  7.385033  5.728099  6.002604  5.896758  5.827993  6.443503  6.920893  5.558158  5.967282 
average row locality = 1221175/194355 = 6.283219
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4325      4332      4233      4243      4158      4159      4157      4159      4157      4163      4136      4143      4094      4084      4286      4285 
dram[1]:      4328      4333      4239      4242      4156      4160      4161      4160      4165      4158      4127      4131      4083      4084      4293      4291 
dram[2]:      4336      4334      4239      4238      4161      4164      4166      4169      4163      4156      4142      4141      4082      4080      4288      4287 
dram[3]:      4327      4331      4229      4233      4156      4168      4158      4158      4158      4155      4131      4133      4090      4092      4283      4293 
dram[4]:      4336      4327      4232      4237      4156      4157      4163      4160      4155      4155      4132      4131      4086      4086      4299      4301 
dram[5]:      4327      4331      4231      4225      4159      4163      4153      4154      4155      4161      4137      4137      4086      4082      4305      4294 
dram[6]:      4326      4337      4234      4226      4156      4164      4155      4158      4165      4160      4138      4133      4086      4084      4309      4296 
dram[7]:      4335      4336      4232      4232      4167      4162      4155      4156      4167      4158      4140      4131      4092      4087      4300      4301 
dram[8]:      4338      4332      4225      4224      4160      4165      4162      4161      4166      4160      4132      4128      4097      4095      4286      4294 
dram[9]:      4335      4330      4232      4229      4159      4158      4159      4156      4157      4156      4137      4137      4098      4098      4302      4300 
dram[10]:      4338      4337      4226      4230      4159      4160      4164      4159      4171      4162      4137      4135      4102      4095      4300      4293 
total reads: 738393
bank skew: 4338/4080 = 1.06
chip skew: 67168/67095 = 1.00
number of total write accesses:
dram[0]:      2820      2833      2741      2749      2653      2656      2655      2653      2740      2751      2778      2785      2726      2724      2823      2826 
dram[1]:      2828      2826      2752      2745      2657      2661      2651      2662      2740      2745      2768      2773      2721      2724      2833      2828 
dram[2]:      2834      2828      2745      2746      2658      2653      2664      2662      2752      2736      2779      2777      2721      2724      2819      2821 
dram[3]:      2825      2818      2729      2730      2655      2655      2657      2652      2740      2741      2770      2771      2729      2732      2815      2825 
dram[4]:      2838      2815      2726      2747      2665      2653      2656      2666      2749      2740      2767      2775      2733      2728      2831      2823 
dram[5]:      2820      2833      2729      2733      2651      2651      2648      2657      2735      2745      2778      2773      2729      2723      2829      2815 
dram[6]:      2818      2838      2740      2735      2647      2655      2644      2654      2748      2746      2780      2769      2725      2724      2823      2827 
dram[7]:      2831      2826      2734      2739      2655      2649      2651      2642      2741      2742      2771      2772      2725      2726      2822      2822 
dram[8]:      2834      2831      2736      2726      2645      2661      2652      2647      2745      2742      2774      2765      2738      2728      2820      2816 
dram[9]:      2838      2831      2726      2734      2657      2647      2657      2651      2756      2754      2778      2785      2732      2735      2824      2825 
dram[10]:      2826      2830      2734      2736      2656      2654      2660      2650      2760      2753      2774      2777      2741      2729      2820      2820 
total reads: 482782
bank skew: 2838/2642 = 1.07
chip skew: 43930/43844 = 1.00
average mf latency per bank:
dram[0]:        841       855       622       635      1004      1013       896       913       651       687       867       844       819       799       652       662
dram[1]:        850       867       626       635      1007      1012       928       911       660       654       855       856       787       796       655       665
dram[2]:        848       861       652       657       985       992       937       943       649       655       845       851       841       853       657       663
dram[3]:        851       861       624       640       983       987       936       949       655       659       844       854       839       844       671       688
dram[4]:        853       858       629       648      1030      1036       923       926       679       655       848       870       819       773       665       671
dram[5]:        849       855       626       632      1034      1035       948       926       652       662       812       814       764       770       670       671
dram[6]:        853       860       673       633      1042      1041       920       927       650       655       812       814       763       772       665       674
dram[7]:        860       867       624       633      1032      1040       971       974       652       653       809       807       764       776       669       662
dram[8]:        854       823       636       670      1030      1065       948       958       649       653       795       801       785       788       649       655
dram[9]:        820       831       638       646      1033      1041       922       892       660       664       799       802       787       791       659       678
dram[10]:        832       837       662       627      1006      1013       882       891       656       661       842       849       785       791       656       661
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051    175778    175778    124017    173607    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     37853     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210    196480     83357    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     81891    173374
dram[4]:     127164    127173     63690    127253    247683    247711    247602    247612    175778     22091    123999    126754    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220    196479     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731    179951    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     96317
dram[10]:     127188    127181    176379     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9132304 n_nop=8694997 n_act=17376 n_pre=17360 n_req=111027 n_rd=268456 n_write=134115 bw_util=0.08816
n_activity=1018400 dram_eff=0.7906
bk0: 17300a 8909362i bk1: 17328a 8897637i bk2: 16932a 8910088i bk3: 16972a 8895139i bk4: 16632a 8910687i bk5: 16636a 8902996i bk6: 16628a 8921741i bk7: 16636a 8913964i bk8: 16628a 8921704i bk9: 16652a 8910687i bk10: 16544a 8907628i bk11: 16572a 8898455i bk12: 16376a 8908433i bk13: 16336a 8902407i bk14: 17144a 8904653i bk15: 17140a 8895912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60776
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x800ff580, atomic=0 1 entries : 0x7f8241a59230 :  mf: uid=25614025, sid20:w31, part=1, addr=0x800ff5e0, load , size=32, unknown  status = IN_PARTITION_DRAM (9382146), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9132304 n_nop=8694747 n_act=17530 n_pre=17514 n_req=111025 n_rd=268442 n_write=134071 bw_util=0.08815
n_activity=1016971 dram_eff=0.7916
bk0: 17312a 8905812i bk1: 17332a 8897793i bk2: 16956a 8904884i bk3: 16968a 8901001i bk4: 16624a 8913458i bk5: 16640a 8902995i bk6: 16644a 8918317i bk7: 16640a 8910152i bk8: 16660a 8919437i bk9: 16632a 8910355i bk10: 16508a 8900959i bk11: 16522a 8900363i bk12: 16332a 8912091i bk13: 16336a 8902459i bk14: 17172a 8899839i bk15: 17164a 8894588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6089
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9132304 n_nop=8694035 n_act=17771 n_pre=17755 n_req=111065 n_rd=268584 n_write=134159 bw_util=0.0882
n_activity=1019349 dram_eff=0.7902
bk0: 17344a 8903041i bk1: 17336a 8899063i bk2: 16956a 8900930i bk3: 16952a 8897389i bk4: 16644a 8912969i bk5: 16656a 8901363i bk6: 16664a 8920282i bk7: 16676a 8910415i bk8: 16652a 8913315i bk9: 16624a 8912987i bk10: 16568a 8900274i bk11: 16564a 8898352i bk12: 16328a 8909151i bk13: 16320a 8901813i bk14: 17152a 8903117i bk15: 17148a 8897714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60188
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9132304 n_nop=8694590 n_act=17722 n_pre=17706 n_req=110939 n_rd=268380 n_write=133906 bw_util=0.0881
n_activity=1018278 dram_eff=0.7901
bk0: 17308a 8909169i bk1: 17324a 8903562i bk2: 16916a 8908353i bk3: 16932a 8900761i bk4: 16624a 8911352i bk5: 16672a 8901598i bk6: 16632a 8920092i bk7: 16632a 8913169i bk8: 16632a 8923541i bk9: 16620a 8915259i bk10: 16524a 8905328i bk11: 16532a 8899992i bk12: 16360a 8909302i bk13: 16368a 8901175i bk14: 17132a 8904419i bk15: 17172a 8894741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59183
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9132304 n_nop=8694189 n_act=17783 n_pre=17767 n_req=111025 n_rd=268452 n_write=134113 bw_util=0.08816
n_activity=1017866 dram_eff=0.791
bk0: 17344a 8902669i bk1: 17308a 8904976i bk2: 16928a 8906381i bk3: 16948a 8895651i bk4: 16624a 8909811i bk5: 16628a 8903491i bk6: 16652a 8920614i bk7: 16640a 8910303i bk8: 16620a 8915375i bk9: 16620a 8913792i bk10: 16528a 8904320i bk11: 16524a 8900724i bk12: 16344a 8907364i bk13: 16344a 8901826i bk14: 17196a 8903959i bk15: 17204a 8892832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59832
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9132304 n_nop=8694792 n_act=17589 n_pre=17573 n_req=110949 n_rd=268400 n_write=133950 bw_util=0.08812
n_activity=1019879 dram_eff=0.789
bk0: 17308a 8910423i bk1: 17324a 8899612i bk2: 16924a 8908693i bk3: 16900a 8902099i bk4: 16636a 8914750i bk5: 16652a 8905001i bk6: 16612a 8922505i bk7: 16616a 8913540i bk8: 16620a 8921061i bk9: 16644a 8912321i bk10: 16548a 8903220i bk11: 16548a 8900125i bk12: 16344a 8909735i bk13: 16328a 8902399i bk14: 17220a 8901991i bk15: 17176a 8900015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.585
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9132304 n_nop=8694194 n_act=17789 n_pre=17773 n_req=111000 n_rd=268508 n_write=134040 bw_util=0.08816
n_activity=1018391 dram_eff=0.7906
bk0: 17304a 8905702i bk1: 17348a 8896787i bk2: 16936a 8900755i bk3: 16904a 8894766i bk4: 16624a 8916275i bk5: 16656a 8903275i bk6: 16620a 8918971i bk7: 16632a 8915028i bk8: 16660a 8917840i bk9: 16640a 8910463i bk10: 16552a 8899131i bk11: 16532a 8896237i bk12: 16344a 8911583i bk13: 16336a 8901625i bk14: 17236a 8901234i bk15: 17184a 8892974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.593
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9132304 n_nop=8694253 n_act=17764 n_pre=17748 n_req=110999 n_rd=268604 n_write=133935 bw_util=0.08816
n_activity=1021104 dram_eff=0.7884
bk0: 17340a 8903829i bk1: 17344a 8901148i bk2: 16928a 8908007i bk3: 16928a 8893328i bk4: 16668a 8914355i bk5: 16648a 8905638i bk6: 16620a 8919034i bk7: 16624a 8913180i bk8: 16668a 8919217i bk9: 16632a 8914416i bk10: 16560a 8903624i bk11: 16524a 8897737i bk12: 16368a 8907332i bk13: 16348a 8901369i bk14: 17200a 8902973i bk15: 17204a 8895862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59108
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9132304 n_nop=8694316 n_act=17737 n_pre=17721 n_req=110985 n_rd=268500 n_write=134030 bw_util=0.08816
n_activity=1018780 dram_eff=0.7902
bk0: 17352a 8901691i bk1: 17328a 8900455i bk2: 16900a 8907208i bk3: 16896a 8902994i bk4: 16640a 8914064i bk5: 16660a 8906642i bk6: 16648a 8923080i bk7: 16644a 8914758i bk8: 16664a 8914771i bk9: 16640a 8914144i bk10: 16528a 8903804i bk11: 16512a 8902039i bk12: 16388a 8909997i bk13: 16380a 8906495i bk14: 17144a 8905845i bk15: 17176a 8897892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58222
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9132304 n_nop=8694566 n_act=17522 n_pre=17506 n_req=111073 n_rd=268572 n_write=134138 bw_util=0.08819
n_activity=1018860 dram_eff=0.7905
bk0: 17340a 8903073i bk1: 17320a 8899700i bk2: 16928a 8906028i bk3: 16916a 8896013i bk4: 16636a 8915500i bk5: 16632a 8906281i bk6: 16636a 8920023i bk7: 16624a 8912361i bk8: 16628a 8918481i bk9: 16624a 8912137i bk10: 16548a 8902042i bk11: 16548a 8894370i bk12: 16392a 8911906i bk13: 16392a 8904542i bk14: 17208a 8904867i bk15: 17200a 8895005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60185
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9132304 n_nop=8694038 n_act=17773 n_pre=17757 n_req=111088 n_rd=268672 n_write=134064 bw_util=0.0882
n_activity=1019882 dram_eff=0.7898
bk0: 17352a 8902662i bk1: 17348a 8897883i bk2: 16904a 8905145i bk3: 16920a 8897459i bk4: 16636a 8912795i bk5: 16640a 8905548i bk6: 16656a 8915952i bk7: 16636a 8913007i bk8: 16684a 8913224i bk9: 16648a 8910622i bk10: 16548a 8903920i bk11: 16540a 8895600i bk12: 16408a 8908397i bk13: 16380a 8903646i bk14: 17200a 8904947i bk15: 17172a 8899841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116600, Miss = 33546, Miss_rate = 0.288, Pending_hits = 55080, Reservation_fails = 136
L2_cache_bank[1]: Access = 116673, Miss = 33568, Miss_rate = 0.288, Pending_hits = 55061, Reservation_fails = 214
L2_cache_bank[2]: Access = 116516, Miss = 33552, Miss_rate = 0.288, Pending_hits = 55013, Reservation_fails = 190
L2_cache_bank[3]: Access = 116570, Miss = 33559, Miss_rate = 0.288, Pending_hits = 55006, Reservation_fails = 196
L2_cache_bank[4]: Access = 116596, Miss = 33577, Miss_rate = 0.288, Pending_hits = 55003, Reservation_fails = 164
L2_cache_bank[5]: Access = 116582, Miss = 33569, Miss_rate = 0.288, Pending_hits = 55018, Reservation_fails = 181
L2_cache_bank[6]: Access = 116466, Miss = 33532, Miss_rate = 0.288, Pending_hits = 55017, Reservation_fails = 190
L2_cache_bank[7]: Access = 116529, Miss = 33563, Miss_rate = 0.288, Pending_hits = 55048, Reservation_fails = 156
L2_cache_bank[8]: Access = 116571, Miss = 33559, Miss_rate = 0.288, Pending_hits = 55030, Reservation_fails = 211
L2_cache_bank[9]: Access = 116561, Miss = 33554, Miss_rate = 0.288, Pending_hits = 55051, Reservation_fails = 134
L2_cache_bank[10]: Access = 116554, Miss = 33553, Miss_rate = 0.288, Pending_hits = 55053, Reservation_fails = 176
L2_cache_bank[11]: Access = 116560, Miss = 33547, Miss_rate = 0.288, Pending_hits = 55034, Reservation_fails = 173
L2_cache_bank[12]: Access = 116529, Miss = 33569, Miss_rate = 0.288, Pending_hits = 54988, Reservation_fails = 189
L2_cache_bank[13]: Access = 116585, Miss = 33558, Miss_rate = 0.288, Pending_hits = 55068, Reservation_fails = 194
L2_cache_bank[14]: Access = 116625, Miss = 33588, Miss_rate = 0.288, Pending_hits = 55037, Reservation_fails = 227
L2_cache_bank[15]: Access = 116552, Miss = 33563, Miss_rate = 0.288, Pending_hits = 55048, Reservation_fails = 166
L2_cache_bank[16]: Access = 116625, Miss = 33566, Miss_rate = 0.288, Pending_hits = 55023, Reservation_fails = 153
L2_cache_bank[17]: Access = 116577, Miss = 33559, Miss_rate = 0.288, Pending_hits = 55100, Reservation_fails = 136
L2_cache_bank[18]: Access = 116631, Miss = 33579, Miss_rate = 0.288, Pending_hits = 55067, Reservation_fails = 144
L2_cache_bank[19]: Access = 116633, Miss = 33564, Miss_rate = 0.288, Pending_hits = 55037, Reservation_fails = 150
L2_cache_bank[20]: Access = 116696, Miss = 33597, Miss_rate = 0.288, Pending_hits = 55078, Reservation_fails = 160
L2_cache_bank[21]: Access = 116615, Miss = 33571, Miss_rate = 0.288, Pending_hits = 55079, Reservation_fails = 137
L2_total_cache_accesses = 2564846
L2_total_cache_misses = 738393
L2_total_cache_miss_rate = 0.2879
L2_total_cache_pending_hits = 1210939
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1089614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593367
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74514
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1775604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 788990
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=5521050
icnt_total_pkts_simt_to_mem=4075754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6625
	minimum = 6
	maximum = 88
Network latency average = 9.86942
	minimum = 6
	maximum = 80
Slowest packet = 4739320
Flit latency average = 9.01643
	minimum = 6
	maximum = 78
Slowest flit = 8816082
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937222
	minimum = 0.0834282 (at node 3)
	maximum = 0.106736 (at node 32)
Accepted packet rate average = 0.0937222
	minimum = 0.0834282 (at node 3)
	maximum = 0.106736 (at node 32)
Injected flit rate average = 0.187202
	minimum = 0.13915 (at node 21)
	maximum = 0.248008 (at node 32)
Accepted flit rate average= 0.187202
	minimum = 0.177266 (at node 38)
	maximum = 0.195144 (at node 13)
Injected packet length average = 1.99741
Accepted packet length average = 1.99741
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8003 (19 samples)
	minimum = 6 (19 samples)
	maximum = 97.2105 (19 samples)
Network latency average = 9.95759 (19 samples)
	minimum = 6 (19 samples)
	maximum = 90.6316 (19 samples)
Flit latency average = 9.7721 (19 samples)
	minimum = 6 (19 samples)
	maximum = 89.8421 (19 samples)
Fragmentation average = 0.0276592 (19 samples)
	minimum = 0 (19 samples)
	maximum = 32.1579 (19 samples)
Injected packet rate average = 0.0504887 (19 samples)
	minimum = 0.0448865 (19 samples)
	maximum = 0.0574585 (19 samples)
Accepted packet rate average = 0.0504887 (19 samples)
	minimum = 0.0448865 (19 samples)
	maximum = 0.0574585 (19 samples)
Injected flit rate average = 0.0980379 (19 samples)
	minimum = 0.0713466 (19 samples)
	maximum = 0.131789 (19 samples)
Accepted flit rate average = 0.0980379 (19 samples)
	minimum = 0.090991 (19 samples)
	maximum = 0.10402 (19 samples)
Injected packet size average = 1.94178 (19 samples)
Accepted packet size average = 1.94178 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 38 min, 10 sec (5890 sec)
gpgpu_simulation_rate = 71927 (inst/sec)
gpgpu_simulation_rate = 1592 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 20 
gpu_sim_cycle = 1859444
gpu_sim_insn = 20997632
gpu_ipc =      11.2924
gpu_tot_sim_cycle = 11463741
gpu_tot_sim_insn = 444653508
gpu_tot_ipc =      38.7878
gpu_tot_issued_cta = 1310720
max_total_param_size = 0
gpu_stall_dramfull = 343784
gpu_stall_icnt2sh    = 133507
partiton_reqs_in_parallel = 40907768
partiton_reqs_in_parallel_total    = 107856066
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.9769
partiton_reqs_in_parallel_util = 40907768
partiton_reqs_in_parallel_util_total    = 107856066
gpu_sim_cycle_parition_util = 1859444
gpu_tot_sim_cycle_parition_util    = 4917456
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9516
partiton_replys_in_parallel = 72192
partiton_replys_in_parallel_total    = 2564846
L2_BW  =       3.6799 GB/Sec
L2_BW_total  =      21.8034 GB/Sec
gpu_total_sim_rate=60554

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15956964
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7929856
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7928064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15950665
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7929856
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15956964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
38644, 37704, 38281, 37953, 38314, 37613, 38126, 37290, 37799, 37314, 37821, 36915, 37632, 36759, 37500, 36426, 37252, 36337, 37235, 36111, 37266, 36179, 36909, 35988, 36590, 35998, 36687, 35682, 36561, 35853, 36357, 35812, 
gpgpu_n_tot_thrd_icount = 935295104
gpgpu_n_tot_w_icount = 29227972
gpgpu_n_stall_shd_mem = 434569
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1847284
gpgpu_n_mem_write_global = 789502
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29372404
gpgpu_n_store_insn = 12585979
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 126877696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197591
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2181546	W0_Idle:313571837	W0_Scoreboard:37653101	W1:64452	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:29163511	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14761904 {8:1845238,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54648752 {40:68606,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111558256 {40:665590,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6316016 {8:789502,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 383 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 11461435 
mrq_lat_table:374366 	22515 	32471 	60390 	120603 	176741 	244954 	123803 	73625 	7969 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1551713 	930699 	135826 	11534 	804 	56 	1846 	1836 	988 	1221 	291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	54 	2230333 	228271 	16278 	4971 	90937 	42250 	16265 	612 	27 	806 	52 	1847 	1835 	988 	1221 	291 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1256687 	560936 	29647 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	263483 	67188 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1668 	200 	146 	11 	42 	56 	58 	27 	27 	26 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    546951    520681    511227    529313    512546    512499    490939    483654    633641    508615    457064    493110    511674    639457    505357    594519 
dram[1]:    559676    533951    489604    593323    559532    737581    443443    443232    468109    600837    511263    511227    512857    512104    514435    594529 
dram[2]:    485765    552904    511245    491596    946899    512570    490769    488457    488358    508214    636993    533195    510970    604829    509548    512936 
dram[3]:    476775    560738    618002    524427    512881    510684    488461    455132    636458    521925    509600    533184    512883    534082    514862    583898 
dram[4]:    503082    498900    486440    493386    957281    512623    491005    485006    468088    560235    486492    594474    445256    535768    579761    500071 
dram[5]:    603480    578081    535774    522747    464448    504145    484924    514552    507648    534253    485646    508885    526889    535218    488322    588147 
dram[6]:    579741    535182    582081    559336    514319    592421    484933    485199    508972    565507    511038    555866    512838    526648    514191    513523 
dram[7]:    508173    533862    493502    511312    503691    510845    446345    894196    562086    484066    494051    511309    541700    488991    488477    567344 
dram[8]:    466700    485498    511258    533440    561012    551862    490001    489333    533780    484964    487177    654843    520956    504496    635469    488059 
dram[9]:    540495    439172    561236    533495    956118    486510    484949    485104    507851    614809    487626    508801    533284    570834    637745    537471 
dram[10]:    490692    499155    494251    498525    488742    488803    484965    485875    485246    508759    508612    486538    638440    535893    507945    537057 
average row accesses per activate:
dram[0]:  7.159406  6.954023  5.824547  5.895087  5.853390  6.046329  6.994939  7.162863  5.944728  6.062284  5.621491  5.701869  6.378928  6.816832  5.658556  5.762210 
dram[1]:  6.715079  7.210945  5.661342  6.082616  5.873622  6.215827  6.761252  6.925926  5.755337  6.003430  5.646204  5.800166  6.493874  6.751961  5.292308  5.704348 
dram[2]:  6.369527  6.953020  5.448885  5.852066  6.063158  6.044620  6.838105  6.997978  5.632424  6.059844  5.394312  5.740377  6.446211  6.563394  5.361401  5.752198 
dram[3]:  6.993237  7.220559  5.577989  5.770867  5.771930  5.932189  6.820336  7.035605  5.780992  5.897890  5.681301  5.846282  6.181004  6.298086  5.515709  5.575734 
dram[4]:  6.578662  7.402252  5.585115  5.586561  5.685855  6.022648  6.832016  6.884577  5.843333  6.334542  5.634972  5.738310  6.103540  6.238698  5.526799  5.572643 
dram[5]:  7.059512  6.863079  5.468992  5.814356  5.872449  6.061403  6.836472  7.128099  5.923664  5.923012  5.400308  5.850460  6.305023  6.738748  5.449887  5.715079 
dram[6]:  6.824363  6.868496  5.405199  5.663987  6.043783  6.004344  6.804541  7.102775  5.705212  6.065915  5.310606  5.838898  6.505661  6.314103  5.521008  5.578704 
dram[7]:  6.616226  7.006763  5.531348  5.480993  5.839932  6.163393  6.886341  7.236096  5.717551  5.912162  5.591853  5.633656  6.384259  6.635838  5.497334  5.683754 
dram[8]:  6.440994  6.886256  5.380046  5.947635  6.026178  6.221024  6.742188  7.159751  5.486698  5.861088  5.524073  5.926146  6.176628  6.667633  5.444109  5.779471 
dram[9]:  6.835371  7.205765  5.743067  5.795399  6.082747  6.140444  7.059305  6.915832  5.727719  5.914696  5.775578  5.742015  6.410946  6.654476  5.580495  5.604814 
dram[10]:  6.606557  7.225324  5.575830  5.680612  5.870008  6.180680  6.603432  7.118313  5.548107  5.798180  5.763591  5.677210  6.236036  6.672464  5.368499  5.782051 
average row locality = 1237522/203290 = 6.087471
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4385      4397      4297      4303      4223      4228      4221      4220      4216      4224      4200      4201      4146      4134      4353      4342 
dram[1]:      4402      4394      4305      4296      4228      4219      4225      4222      4229      4221      4189      4191      4139      4136      4361      4358 
dram[2]:      4409      4397      4306      4303      4219      4226      4227      4226      4227      4217      4207      4200      4143      4132      4349      4348 
dram[3]:      4387      4392      4287      4291      4221      4223      4218      4226      4221      4215      4188      4196      4141      4151      4350      4358 
dram[4]:      4407      4393      4296      4291      4217      4224      4225      4221      4224      4212      4193      4192      4139      4142      4358      4359 
dram[5]:      4387      4404      4294      4284      4220      4226      4212      4210      4218      4220      4202      4200      4146      4135      4373      4357 
dram[6]:      4383      4398      4300      4285      4222      4223      4216      4224      4228      4214      4197      4195      4141      4141      4373      4367 
dram[7]:      4401      4399      4293      4295      4241      4221      4220      4219      4227      4221      4198      4192      4140      4136      4365      4357 
dram[8]:      4398      4403      4294      4287      4223      4228      4219      4220      4233      4224      4193      4185      4158      4147      4355      4360 
dram[9]:      4400      4391      4288      4290      4219      4225      4217      4218      4216      4217      4191      4195      4153      4153      4360      4362 
dram[10]:      4400      4395      4294      4293      4218      4222      4227      4227      4239      4223      4191      4193      4155      4150      4373      4362 
total reads: 749203
bank skew: 4409/4132 = 1.07
chip skew: 68162/68065 = 1.00
number of total write accesses:
dram[0]:      2846      2863      2774      2777      2684      2689      2690      2685      2775      2784      2810      2818      2756      2751      2856      2855 
dram[1]:      2857      2853      2783      2772      2697      2693      2685      2697      2781      2779      2801      2804      2751      2751      2863      2858 
dram[2]:      2865      2855      2783      2778      2693      2683      2700      2695      2791      2770      2811      2809      2748      2753      2846      2848 
dram[3]:      2851      2843      2758      2761      2688      2688      2691      2690      2774      2774      2800      2802      2757      2758      2848      2857 
dram[4]:      2869      2839      2758      2776      2697      2690      2689      2698      2788      2775      2800      2803      2758      2758      2860      2852 
dram[5]:      2849      2864      2761      2763      2686      2684      2686      2690      2766      2781      2813      2803      2758      2752      2859      2844 
dram[6]:      2844      2862      2770      2761      2680      2688      2677      2687      2778      2780      2813      2800      2755      2754      2854      2863 
dram[7]:      2857      2853      2765      2770      2691      2682      2687      2677      2777      2779      2803      2805      2755      2752      2853      2850 
dram[8]:      2861      2862      2770      2755      2683      2696      2685      2682      2779      2780      2806      2796      2766      2754      2853      2847 
dram[9]:      2866      2858      2753      2763      2691      2683      2687      2684      2789      2786      2809      2816      2758      2761      2850      2857 
dram[10]:      2854      2852      2765      2768      2691      2688      2700      2692      2796      2787      2806      2807      2767      2756      2853      2854 
total reads: 488319
bank skew: 2869/2677 = 1.07
chip skew: 44436/44340 = 1.00
average mf latency per bank:
dram[0]:        844       857       636       640      1014      1022       949       924       691       719       886       847       886       829       690       667
dram[1]:        894       881       665       641      1028      1032       956       912       676       668       884       876       839       798       719       679
dram[2]:        850       873       673       696       995      1028       961       944       696       669       864       853       852       910       696       669
dram[3]:        854       880       639       650      1017       988       937       967       660       723       846       857       841       855       726       752
dram[4]:        883       861       644       662      1047      1049       924       948       719       659       867       884       821       816       679       680
dram[5]:        912       876       675       638      1049      1075       949       927       704       684       859       838       831       773       676       710
dram[6]:        858       863       704       639      1057      1041       958       928       660       659       846       861       789       803       695       695
dram[7]:        872       869       645       656      1030      1058       989      1022       696       675       820       810       796       779       675       676
dram[8]:        891       850       647       727      1031      1110       953       959       662       686       807       813       825       809       671       677
dram[9]:        823       877       662       656      1051      1060       942       912       664       686       802       805       799       802       664       682
dram[10]:        835       865       667       649      1015      1036       882       892       660       665       871       860       788       803       661       666
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633    123057    192817    175778    124017    192817    127111    122605     36930
dram[1]:     187314    127202    122839     63702    247658    247650    247618    247591     62825     63978    124031    123994    201184    127120    123423     62826
dram[2]:     127171    127210    196480    177864    247672    247652    247626    247677    201869     62863    123970    124023    127174    192817    123106     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021    201869    123984    124021    127175    127163    181626    192817
dram[4]:     184228    127173     71235    127253    247683    247711    247602    247612    192817     22091    123999    126754    127151    127166     62595     36903
dram[5]:     192817    127188    177864     63689    247698    247671    247600    247592    201869    123882    123996    123955    204069    127157     36882    123392
dram[6]:     127193    127220    196479     63684    247686    247674    247577    247600     33661     22049    124005    123948    127155    127132    181623    122533
dram[7]:     127188    127197     71248    122844    247652    247702    247625    247587    201869    122827    123978    123968    198579    127158     36927     62825
dram[8]:     177869    177859     63731    179951    247671    247695    247610    247660     63898    201869    123990    123952    127144    127151    123391    123007
dram[9]:     127192    177864     95023     63735    247678    247689    247650    247656     22065    123142    124002    124003    127123    127149     36925     96317
dram[10]:     127188    177864    176379    122864    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12585018 n_nop=12140217 n_act=18171 n_pre=18155 n_req=112503 n_rd=272360 n_write=136115 bw_util=0.06491
n_activity=1052090 dram_eff=0.7765
bk0: 17540a 12359993i bk1: 17588a 12348043i bk2: 17188a 12360256i bk3: 17212a 12345684i bk4: 16892a 12361129i bk5: 16912a 12352873i bk6: 16884a 12371959i bk7: 16880a 12364425i bk8: 16864a 12371834i bk9: 16896a 12361042i bk10: 16800a 12357993i bk11: 16804a 12348716i bk12: 16584a 12359090i bk13: 16536a 12353259i bk14: 17412a 12354829i bk15: 17368a 12346542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16714
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12585018 n_nop=12139757 n_act=18351 n_pre=18335 n_req=112540 n_rd=272460 n_write=136115 bw_util=0.06493
n_activity=1051748 dram_eff=0.7769
bk0: 17608a 12356035i bk1: 17576a 12348520i bk2: 17220a 12355076i bk3: 17184a 12351799i bk4: 16912a 12363030i bk5: 16876a 12353547i bk6: 16900a 12368733i bk7: 16888a 12360401i bk8: 16916a 12369317i bk9: 16884a 12360537i bk10: 16756a 12351267i bk11: 16764a 12350633i bk12: 16556a 12362508i bk13: 16544a 12353137i bk14: 17444a 12350033i bk15: 17432a 12344856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16802
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12585018 n_nop=12139069 n_act=18613 n_pre=18597 n_req=112564 n_rd=272544 n_write=136195 bw_util=0.06496
n_activity=1053568 dram_eff=0.7759
bk0: 17636a 12353087i bk1: 17588a 12349487i bk2: 17224a 12350700i bk3: 17212a 12347322i bk4: 16876a 12363585i bk5: 16904a 12351738i bk6: 16908a 12370707i bk7: 16904a 12361000i bk8: 16908a 12363373i bk9: 16868a 12363176i bk10: 16828a 12350557i bk11: 16800a 12348533i bk12: 16572a 12359299i bk13: 16528a 12352279i bk14: 17396a 12353542i bk15: 17392a 12348190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16288
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12585018 n_nop=12139856 n_act=18514 n_pre=18498 n_req=112405 n_rd=272260 n_write=135890 bw_util=0.06486
n_activity=1052213 dram_eff=0.7758
bk0: 17548a 12359829i bk1: 17568a 12354174i bk2: 17148a 12358813i bk3: 17164a 12351032i bk4: 16884a 12361576i bk5: 16892a 12352120i bk6: 16872a 12370719i bk7: 16904a 12363405i bk8: 16884a 12373727i bk9: 16860a 12365595i bk10: 16752a 12355918i bk11: 16784a 12350286i bk12: 16564a 12360047i bk13: 16604a 12351525i bk14: 17400a 12354541i bk15: 17432a 12344935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15559
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12585018 n_nop=12139375 n_act=18591 n_pre=18575 n_req=112503 n_rd=272372 n_write=136105 bw_util=0.06491
n_activity=1051711 dram_eff=0.7768
bk0: 17628a 12352826i bk1: 17572a 12355344i bk2: 17184a 12356728i bk3: 17164a 12346283i bk4: 16868a 12360220i bk5: 16896a 12353287i bk6: 16900a 12371222i bk7: 16884a 12360710i bk8: 16896a 12365303i bk9: 16848a 12364221i bk10: 16772a 12354549i bk11: 16768a 12351269i bk12: 16556a 12358210i bk13: 16568a 12352158i bk14: 17432a 12354611i bk15: 17436a 12343393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16029
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12585018 n_nop=12139812 n_act=18440 n_pre=18424 n_req=112447 n_rd=272352 n_write=135990 bw_util=0.06489
n_activity=1054294 dram_eff=0.7746
bk0: 17548a 12361177i bk1: 17616a 12349608i bk2: 17176a 12358796i bk3: 17136a 12352565i bk4: 16880a 12364768i bk5: 16904a 12355004i bk6: 16848a 12372790i bk7: 16840a 12364210i bk8: 16872a 12371301i bk9: 16880a 12362698i bk10: 16808a 12353376i bk11: 16800a 12350345i bk12: 16584a 12359866i bk13: 16540a 12352943i bk14: 17492a 12352293i bk15: 17428a 12350353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15067
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12585018 n_nop=12139388 n_act=18603 n_pre=18587 n_req=112473 n_rd=272428 n_write=136012 bw_util=0.06491
n_activity=1052200 dram_eff=0.7764
bk0: 17532a 12356400i bk1: 17592a 12347318i bk2: 17200a 12351156i bk3: 17140a 12345273i bk4: 16888a 12366380i bk5: 16892a 12353591i bk6: 16864a 12369416i bk7: 16896a 12365234i bk8: 16912a 12368102i bk9: 16856a 12361013i bk10: 16788a 12349202i bk11: 16780a 12346808i bk12: 16564a 12362125i bk13: 16564a 12351886i bk14: 17492a 12351689i bk15: 17468a 12342761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15649
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12585018 n_nop=12139443 n_act=18562 n_pre=18546 n_req=112481 n_rd=272500 n_write=135967 bw_util=0.06491
n_activity=1054827 dram_eff=0.7745
bk0: 17604a 12354290i bk1: 17596a 12351622i bk2: 17172a 12358238i bk3: 17180a 12343810i bk4: 16964a 12364080i bk5: 16884a 12356135i bk6: 16880a 12369326i bk7: 16876a 12363588i bk8: 16908a 12369601i bk9: 16884a 12364428i bk10: 16792a 12353905i bk11: 16768a 12348044i bk12: 16560a 12358199i bk13: 16544a 12352234i bk14: 17460a 12353331i bk15: 17428a 12346438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15506
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12585018 n_nop=12139294 n_act=18571 n_pre=18555 n_req=112502 n_rd=272508 n_write=136090 bw_util=0.06493
n_activity=1053404 dram_eff=0.7758
bk0: 17592a 12352451i bk1: 17612a 12350718i bk2: 17176a 12357230i bk3: 17148a 12353399i bk4: 16892a 12364304i bk5: 16912a 12356719i bk6: 16876a 12373506i bk7: 16880a 12364839i bk8: 16932a 12364658i bk9: 16896a 12364150i bk10: 16772a 12354132i bk11: 16740a 12352594i bk12: 16632a 12360258i bk13: 16588a 12357065i bk14: 17420a 12356051i bk15: 17440a 12348328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14865
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12585018 n_nop=12140020 n_act=18286 n_pre=18270 n_req=112506 n_rd=272380 n_write=136062 bw_util=0.06491
n_activity=1052456 dram_eff=0.7762
bk0: 17600a 12353623i bk1: 17564a 12350315i bk2: 17152a 12356659i bk3: 17160a 12346337i bk4: 16876a 12365745i bk5: 16900a 12356232i bk6: 16868a 12370783i bk7: 16872a 12362627i bk8: 16864a 12368825i bk9: 16868a 12362522i bk10: 16764a 12352469i bk11: 16780a 12344795i bk12: 16612a 12362514i bk13: 16612a 12355271i bk14: 17440a 12355710i bk15: 17448a 12345506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16284
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12585018 n_nop=12139080 n_act=18589 n_pre=18573 n_req=112598 n_rd=272648 n_write=136128 bw_util=0.06496
n_activity=1054413 dram_eff=0.7754
bk0: 17600a 12353097i bk1: 17580a 12348904i bk2: 17176a 12355279i bk3: 17172a 12347581i bk4: 16872a 12363005i bk5: 16888a 12355920i bk6: 16908a 12366269i bk7: 16908a 12362979i bk8: 16956a 12363261i bk9: 16892a 12360825i bk10: 16764a 12354541i bk11: 16772a 12346159i bk12: 16620a 12358970i bk13: 16600a 12354199i bk14: 17492a 12354824i bk15: 17448a 12350011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16131

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119887, Miss = 34041, Miss_rate = 0.284, Pending_hits = 57693, Reservation_fails = 136
L2_cache_bank[1]: Access = 119945, Miss = 34049, Miss_rate = 0.284, Pending_hits = 57675, Reservation_fails = 214
L2_cache_bank[2]: Access = 119867, Miss = 34078, Miss_rate = 0.284, Pending_hits = 57638, Reservation_fails = 190
L2_cache_bank[3]: Access = 119822, Miss = 34037, Miss_rate = 0.284, Pending_hits = 57592, Reservation_fails = 196
L2_cache_bank[4]: Access = 119928, Miss = 34087, Miss_rate = 0.284, Pending_hits = 57579, Reservation_fails = 164
L2_cache_bank[5]: Access = 119841, Miss = 34049, Miss_rate = 0.284, Pending_hits = 57600, Reservation_fails = 181
L2_cache_bank[6]: Access = 119718, Miss = 34013, Miss_rate = 0.284, Pending_hits = 57607, Reservation_fails = 190
L2_cache_bank[7]: Access = 119796, Miss = 34052, Miss_rate = 0.284, Pending_hits = 57634, Reservation_fails = 156
L2_cache_bank[8]: Access = 119859, Miss = 34059, Miss_rate = 0.284, Pending_hits = 57624, Reservation_fails = 211
L2_cache_bank[9]: Access = 119800, Miss = 34034, Miss_rate = 0.284, Pending_hits = 57627, Reservation_fails = 134
L2_cache_bank[10]: Access = 119841, Miss = 34052, Miss_rate = 0.284, Pending_hits = 57654, Reservation_fails = 176
L2_cache_bank[11]: Access = 119839, Miss = 34036, Miss_rate = 0.284, Pending_hits = 57622, Reservation_fails = 173
L2_cache_bank[12]: Access = 119806, Miss = 34060, Miss_rate = 0.284, Pending_hits = 57550, Reservation_fails = 189
L2_cache_bank[13]: Access = 119865, Miss = 34047, Miss_rate = 0.284, Pending_hits = 57657, Reservation_fails = 194
L2_cache_bank[14]: Access = 119923, Miss = 34085, Miss_rate = 0.284, Pending_hits = 57615, Reservation_fails = 227
L2_cache_bank[15]: Access = 119801, Miss = 34040, Miss_rate = 0.284, Pending_hits = 57649, Reservation_fails = 166
L2_cache_bank[16]: Access = 119938, Miss = 34073, Miss_rate = 0.284, Pending_hits = 57640, Reservation_fails = 153
L2_cache_bank[17]: Access = 119845, Miss = 34054, Miss_rate = 0.284, Pending_hits = 57707, Reservation_fails = 136
L2_cache_bank[18]: Access = 119875, Miss = 34044, Miss_rate = 0.284, Pending_hits = 57621, Reservation_fails = 144
L2_cache_bank[19]: Access = 119918, Miss = 34051, Miss_rate = 0.284, Pending_hits = 57620, Reservation_fails = 150
L2_cache_bank[20]: Access = 120000, Miss = 34097, Miss_rate = 0.284, Pending_hits = 57690, Reservation_fails = 160
L2_cache_bank[21]: Access = 119924, Miss = 34065, Miss_rate = 0.284, Pending_hits = 57688, Reservation_fails = 137
L2_total_cache_accesses = 2637038
L2_total_cache_misses = 749203
L2_total_cache_miss_rate = 0.2841
L2_total_cache_pending_hits = 1267982
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25954
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1146657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593879
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74514
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1847284
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 789502
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=5664922
icnt_total_pkts_simt_to_mem=4149482
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.83437
	minimum = 6
	maximum = 34
Network latency average = 8.70877
	minimum = 6
	maximum = 34
Slowest packet = 5227305
Flit latency average = 8.7292
	minimum = 6
	maximum = 34
Slowest flit = 9743849
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000776491
	minimum = 0.000662026 (at node 23)
	maximum = 0.000901076 (at node 30)
Accepted packet rate average = 0.000776491
	minimum = 0.000662026 (at node 23)
	maximum = 0.000901076 (at node 30)
Injected flit rate average = 0.00117024
	minimum = 0.00066848 (at node 23)
	maximum = 0.00179489 (at node 30)
Accepted flit rate average= 0.00117024
	minimum = 0.000886556 (at node 37)
	maximum = 0.00142489 (at node 8)
Injected packet length average = 1.50709
Accepted packet length average = 1.50709
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.702 (20 samples)
	minimum = 6 (20 samples)
	maximum = 94.05 (20 samples)
Network latency average = 9.89515 (20 samples)
	minimum = 6 (20 samples)
	maximum = 87.8 (20 samples)
Flit latency average = 9.71996 (20 samples)
	minimum = 6 (20 samples)
	maximum = 87.05 (20 samples)
Fragmentation average = 0.0262763 (20 samples)
	minimum = 0 (20 samples)
	maximum = 30.55 (20 samples)
Injected packet rate average = 0.0480031 (20 samples)
	minimum = 0.0426752 (20 samples)
	maximum = 0.0546307 (20 samples)
Accepted packet rate average = 0.0480031 (20 samples)
	minimum = 0.0426752 (20 samples)
	maximum = 0.0546307 (20 samples)
Injected flit rate average = 0.0931945 (20 samples)
	minimum = 0.0678127 (20 samples)
	maximum = 0.12529 (20 samples)
Accepted flit rate average = 0.0931945 (20 samples)
	minimum = 0.0864858 (20 samples)
	maximum = 0.0988906 (20 samples)
Injected packet size average = 1.94143 (20 samples)
Accepted packet size average = 1.94143 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 2 min, 23 sec (7343 sec)
gpgpu_simulation_rate = 60554 (inst/sec)
gpgpu_simulation_rate = 1561 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 42421
gpu_sim_insn = 23073772
gpu_ipc =     543.9233
gpu_tot_sim_cycle = 11728312
gpu_tot_sim_insn = 467727280
gpu_tot_ipc =      39.8802
gpu_tot_issued_cta = 1376256
max_total_param_size = 0
gpu_stall_dramfull = 343845
gpu_stall_icnt2sh    = 149487
partiton_reqs_in_parallel = 933201
partiton_reqs_in_parallel_total    = 148763834
partiton_level_parallism =      21.9986
partiton_level_parallism_total  =      12.7637
partiton_reqs_in_parallel_util = 933201
partiton_reqs_in_parallel_util_total    = 148763834
gpu_sim_cycle_parition_util = 42421
gpu_tot_sim_cycle_parition_util    = 6776900
partiton_level_parallism_util =      21.9986
partiton_level_parallism_util_total  =      21.9519
partiton_replys_in_parallel = 198640
partiton_replys_in_parallel_total    = 2637038
L2_BW  =     443.8343 GB/Sec
L2_BW_total  =      22.9169 GB/Sec
gpu_total_sim_rate=62148

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16746444
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8192000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8190208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16740145
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8192000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16746444
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
40585, 39708, 40306, 39903, 40324, 39617, 40130, 39294, 39782, 39291, 39825, 38886, 39621, 38736, 39471, 38409, 39256, 38335, 39233, 38082, 39216, 38168, 38934, 37944, 38588, 37975, 38685, 37659, 38532, 37836, 38328, 37801, 
gpgpu_n_tot_thrd_icount = 983724672
gpgpu_n_tot_w_icount = 30741396
gpgpu_n_stall_shd_mem = 434619
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1978356
gpgpu_n_mem_write_global = 857070
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 31469556
gpgpu_n_store_insn = 13636595
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131072000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197641
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2231767	W0_Idle:313581320	W0_Scoreboard:38710974	W1:70524	W2:24	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:30670839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15810480 {8:1976310,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59448720 {40:70635,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120995440 {40:665590,72:1310720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6856560 {8:857070,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 373 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 11728311 
mrq_lat_table:396458 	24581 	36015 	66859 	132794 	196868 	267966 	129783 	74219 	7979 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1647396 	1032766 	136716 	11534 	804 	56 	1846 	1836 	988 	1221 	291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	58 	2408255 	248477 	16783 	4974 	90937 	42250 	16265 	612 	27 	806 	52 	1847 	1835 	988 	1221 	291 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1338410 	607258 	32674 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	263483 	134756 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1744 	209 	146 	11 	42 	56 	58 	27 	27 	26 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    546951    520681    511227    529313    512546    512499    490939    483654    633641    508615    457064    493110    511674    639457    505357    594519 
dram[1]:    559676    533951    489604    593323    559532    737581    443443    443232    468109    600837    511263    511227    512857    512104    514435    594529 
dram[2]:    485765    552904    511245    491596    946899    512570    490769    488457    488358    508214    636993    533195    510970    604829    509548    512936 
dram[3]:    476775    560738    618002    524427    512881    510684    488461    455132    636458    521925    509600    533184    512883    534082    514862    583898 
dram[4]:    503082    498900    486440    493386    957281    512623    491005    485006    468088    560235    486492    594474    445256    535768    579761    500071 
dram[5]:    603480    578081    535774    522747    464448    504145    484924    514552    507648    534253    485646    508885    526889    535218    488322    588147 
dram[6]:    579741    535182    582081    559336    514319    592421    484933    485199    508972    565507    511038    555866    512838    526648    514191    513523 
dram[7]:    508173    533862    493502    511312    503691    510845    446345    894196    562086    484066    494051    511309    541700    488991    488477    567344 
dram[8]:    466700    485498    511258    533440    561012    551862    490001    489333    533780    484964    487177    654843    520956    504496    635469    488059 
dram[9]:    540495    439172    561236    533495    956118    486510    484949    485104    507851    614809    487626    508801    533284    570834    637745    537471 
dram[10]:    490692    499155    494251    498525    488742    488803    484965    485875    485246    508759    508612    486538    638440    535893    507945    537057 
average row accesses per activate:
dram[0]:  6.729077  6.543406  5.615328  5.697761  5.695253  5.825509  6.597691  6.810440  5.713961  5.854264  5.445245  5.550257  6.182724  6.433391  5.450912  5.557623 
dram[1]:  6.366151  6.947509  5.411765  5.919969  5.652009  5.952838  6.506562  6.565256  5.585492  5.884465  5.449024  5.634529  6.072712  6.272344  5.213950  5.491873 
dram[2]:  6.012260  6.572269  5.263085  5.652593  5.849057  5.833856  6.447710  6.714672  5.406295  5.819938  5.212267  5.550735  6.146281  6.210526  5.192102  5.541429 
dram[3]:  6.637447  6.831146  5.426733  5.554093  5.570037  5.793935  6.476936  6.621886  5.591988  5.776073  5.494530  5.650187  5.907143  6.119967  5.339986  5.432565 
dram[4]:  6.254589  7.101093  5.401989  5.502894  5.500740  5.828639  6.516637  6.510044  5.635075  6.195062  5.395714  5.610119  5.817826  5.998390  5.340425  5.435664 
dram[5]:  6.717485  6.500415  5.351656  5.678625  5.626041  5.882307  6.557913  6.748411  5.689342  5.786043  5.283217  5.730448  5.990346  6.469512  5.305650  5.510638 
dram[6]:  6.431987  6.548037  5.197135  5.496017  5.805316  5.823806  6.478185  6.782847  5.508759  5.907378  5.084734  5.625931  6.179402  6.052888  5.386851  5.420320 
dram[7]:  6.356911  6.692637  5.332866  5.357998  5.603151  5.862096  6.554185  6.832567  5.594955  5.741051  5.361702  5.491982  6.004032  6.298646  5.333333  5.492928 
dram[8]:  6.159842  6.553601  5.212474  5.840647  5.812500  6.067645  6.320883  6.796889  5.360795  5.691610  5.335689  5.729833  5.831382  6.384220  5.305537  5.582315 
dram[9]:  6.536341  6.825480  5.587629  5.649332  5.912490  5.872928  6.807693  6.556437  5.596139  5.755725  5.514975  5.585366  6.165289  6.315834  5.447793  5.416435 
dram[10]:  6.326052  6.772964  5.383581  5.480576  5.713297  5.915739  6.203997  6.712613  5.430824  5.575221  5.589630  5.483309  5.955343  6.260285  5.156291  5.596972 
average row locality = 1333607/227654 = 5.858043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4772      4786      4676      4684      4594      4595      4590      4590      4588      4597      4570      4572      4516      4505      4735      4726 
dram[1]:      4785      4780      4683      4674      4599      4592      4595      4589      4600      4592      4560      4559      4508      4506      4739      4735 
dram[2]:      4796      4784      4689      4682      4587      4597      4598      4599      4602      4588      4575      4570      4510      4504      4731      4731 
dram[3]:      4772      4779      4666      4668      4590      4595      4589      4595      4590      4590      4556      4566      4510      4518      4731      4740 
dram[4]:      4792      4779      4677      4664      4586      4597      4594      4593      4598      4585      4569      4561      4505      4513      4741      4742 
dram[5]:      4774      4788      4669      4662      4588      4598      4580      4582      4590      4594      4571      4569      4515      4501      4755      4742 
dram[6]:      4773      4787      4678      4659      4587      4592      4586      4594      4599      4582      4572      4571      4512      4511      4755      4747 
dram[7]:      4786      4784      4673      4667      4611      4592      4592      4592      4599      4591      4573      4562      4512      4507      4744      4739 
dram[8]:      4782      4788      4667      4664      4595      4595      4591      4594      4602      4590      4565      4555      4527      4513      4739      4742 
dram[9]:      4782      4780      4665      4668      4585      4598      4586      4589      4586      4586      4561      4568      4522      4522      4742      4741 
dram[10]:      4784      4780      4668      4675      4588      4591      4596      4601      4608      4600      4567      4564      4523      4519      4753      4741 
total reads: 815141
bank skew: 4796/4501 = 1.07
chip skew: 74158/74055 = 1.00
number of total write accesses:
dram[0]:      3027      3053      2944      2951      2844      2850      2839      2847      2943      2955      2988      2993      2928      2932      3038      3038 
dram[1]:      3039      3029      2953      2945      2856      2855      2842      2856      2946      2946      2976      2980      2925      2933      3035      3036 
dram[2]:      3050      3037      2953      2949      2853      2847      2862      2861      2956      2943      2988      2979      2927      2930      3026      3027 
dram[3]:      3027      3029      2926      2930      2846      2856      2853      2848      2948      2942      2977      2977      2933      2930      3028      3034 
dram[4]:      3045      3018      2929      2941      2851      2852      2848      2861      2953      2942      2985      2979      2936      2937      3040      3031 
dram[5]:      3025      3045      2925      2936      2844      2849      2837      2848      2937      2951      2984      2978      2931      2926      3039      3028 
dram[6]:      3029      3051      2941      2931      2838      2845      2838      2840      2948      2944      2989      2979      2928      2928      3029      3042 
dram[7]:      3033      3033      2937      2936      2858      2847      2847      2835      2943      2947      2987      2973      2933      2938      3032      3028 
dram[8]:      3041      3037      2938      2923      2845      2850      2855      2835      2946      2940      2985      2974      2943      2931      3023      3023 
dram[9]:      3042      3042      2923      2936      2847      2843      2848      2846      2952      2954      2989      2989      2938      2937      3032      3037 
dram[10]:      3035      3036      2939      2943      2845      2851      2855      2850      2968      2960      2979      2992      2945      2937      3033      3022 
total reads: 518466
bank skew: 3053/2835 = 1.08
chip skew: 47190/47083 = 1.00
average mf latency per bank:
dram[0]:        819       832       627       632       977       985       918       894       677       703       858       823       858       804       676       655
dram[1]:        866       854       653       630       990       994       923       883       664       656       856       848       814       776       704       667
dram[2]:        825       846       661       683       960       991       928       912       683       657       839       828       825       880       682       658
dram[3]:        828       853       629       640       981       953       905       934       648       707       821       832       816       829       710       735
dram[4]:        856       836       634       651      1010      1010       894       916       704       648       840       858       798       794       666       667
dram[5]:        883       850       663       628      1010      1033       917       898       688       671       833       814       808       753       663       695
dram[6]:        832       837       690       629      1018      1004       925       898       648       648       821       834       769       782       681       682
dram[7]:        846       844       634       645       992      1018       954       985       683       663       796       788       774       758       663       665
dram[8]:        863       826       637       712       992      1067       919       926       651       673       785       790       801       786       659       664
dram[9]:        800       850       650       645      1012      1020       910       882       652       673       779       783       776       781       651       669
dram[10]:        811       839       654       639       979       998       856       864       649       652       844       835       767       780       649       655
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633    123057    192817    175778    124017    192817    127111    122605     36930
dram[1]:     187314    127202    122839     63702    247658    247650    247618    247591     62825     63978    124031    123994    201184    127120    123423     62826
dram[2]:     127171    127210    196480    177864    247672    247652    247626    247677    201869     62863    123970    124023    127174    192817    123106     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021    201869    123984    124021    127175    127163    181626    192817
dram[4]:     184228    127173     71235    127253    247683    247711    247602    247612    192817     22091    123999    126754    127151    127166     62595     36903
dram[5]:     192817    127188    177864     63689    247698    247671    247600    247592    201869    123882    123996    123955    204069    127157     36882    123392
dram[6]:     127193    127220    196479     63684    247686    247674    247577    247600     33661     22049    124005    123948    127155    127132    181623    122533
dram[7]:     127188    127197     71248    122844    247652    247702    247625    247587    201869    122827    123978    123968    198579    127158     36927     62825
dram[8]:     177869    177859     63731    179951    247671    247695    247610    247660     63898    201869    123990    123952    127144    127151    123391    123007
dram[9]:     127192    177864     95023     63735    247678    247689    247650    247656     22065    123142    124002    124003    127123    127149     36925     96317
dram[10]:     127188    177864    176379    122864    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12663786 n_nop=12179726 n_act=20399 n_pre=20383 n_req=121266 n_rd=296384 n_write=146894 bw_util=0.07001
n_activity=1129423 dram_eff=0.785
bk0: 19088a 12414513i bk1: 19144a 12401484i bk2: 18704a 12414634i bk3: 18736a 12400800i bk4: 18376a 12417457i bk5: 18380a 12409026i bk6: 18360a 12428853i bk7: 18360a 12420915i bk8: 18352a 12427750i bk9: 18388a 12416745i bk10: 18280a 12414350i bk11: 18288a 12404505i bk12: 18064a 12416444i bk13: 18020a 12409827i bk14: 18940a 12408845i bk15: 18904a 12400742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22484
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12663786 n_nop=12179459 n_act=20567 n_pre=20551 n_req=121248 n_rd=296384 n_write=146825 bw_util=0.07
n_activity=1129087 dram_eff=0.7851
bk0: 19140a 12411860i bk1: 19120a 12405388i bk2: 18732a 12411512i bk3: 18696a 12408469i bk4: 18396a 12419776i bk5: 18368a 12409785i bk6: 18380a 12427271i bk7: 18356a 12416894i bk8: 18400a 12426279i bk9: 18368a 12417715i bk10: 18240a 12408213i bk11: 18236a 12407625i bk12: 18032a 12418813i bk13: 18024a 12409137i bk14: 18956a 12407534i bk15: 18940a 12400359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21681
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12663786 n_nop=12178416 n_act=20917 n_pre=20901 n_req=121331 n_rd=296572 n_write=146980 bw_util=0.07005
n_activity=1130879 dram_eff=0.7844
bk0: 19184a 12405830i bk1: 19136a 12403314i bk2: 18756a 12404803i bk3: 18728a 12401723i bk4: 18348a 12420072i bk5: 18388a 12407529i bk6: 18392a 12425468i bk7: 18396a 12415840i bk8: 18408a 12418576i bk9: 18352a 12418523i bk10: 18300a 12405658i bk11: 18280a 12404328i bk12: 18040a 12415346i bk13: 18016a 12407454i bk14: 18924a 12408198i bk15: 18924a 12402868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21933
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12663786 n_nop=12179530 n_act=20698 n_pre=20682 n_req=121139 n_rd=296220 n_write=146656 bw_util=0.06994
n_activity=1129531 dram_eff=0.7842
bk0: 19088a 12416328i bk1: 19116a 12407349i bk2: 18664a 12415249i bk3: 18672a 12407030i bk4: 18360a 12418258i bk5: 18380a 12407326i bk6: 18356a 12427106i bk7: 18380a 12418790i bk8: 18360a 12430166i bk9: 18360a 12421102i bk10: 18224a 12412142i bk11: 18264a 12406527i bk12: 18040a 12415648i bk13: 18072a 12407399i bk14: 18924a 12409575i bk15: 18960a 12398953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20854
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12663786 n_nop=12179065 n_act=20765 n_pre=20749 n_req=121244 n_rd=296384 n_write=146823 bw_util=0.07
n_activity=1129103 dram_eff=0.7851
bk0: 19168a 12409097i bk1: 19116a 12411165i bk2: 18708a 12411746i bk3: 18656a 12402855i bk4: 18344a 12418162i bk5: 18388a 12407721i bk6: 18376a 12428846i bk7: 18372a 12416891i bk8: 18392a 12422449i bk9: 18340a 12421836i bk10: 18276a 12408045i bk11: 18244a 12406703i bk12: 18020a 12415490i bk13: 18052a 12406892i bk14: 18964a 12409842i bk15: 18968a 12398540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21563
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12663786 n_nop=12179648 n_act=20586 n_pre=20570 n_req=121161 n_rd=296312 n_write=146670 bw_util=0.06996
n_activity=1131602 dram_eff=0.7829
bk0: 19096a 12416249i bk1: 19152a 12405099i bk2: 18676a 12416687i bk3: 18648a 12408727i bk4: 18352a 12421884i bk5: 18392a 12410806i bk6: 18320a 12430064i bk7: 18328a 12420537i bk8: 18360a 12427512i bk9: 18376a 12419205i bk10: 18284a 12410275i bk11: 18276a 12407035i bk12: 18060a 12416913i bk13: 18004a 12409554i bk14: 19020a 12407517i bk15: 18968a 12404083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20394
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12663786 n_nop=12178964 n_act=20843 n_pre=20827 n_req=121205 n_rd=296420 n_write=146732 bw_util=0.06999
n_activity=1129500 dram_eff=0.7847
bk0: 19092a 12411118i bk1: 19148a 12402011i bk2: 18712a 12405150i bk3: 18636a 12401077i bk4: 18348a 12422225i bk5: 18368a 12409662i bk6: 18344a 12426540i bk7: 18376a 12422999i bk8: 18396a 12424575i bk9: 18328a 12418663i bk10: 18288a 12403786i bk11: 18284a 12401889i bk12: 18048a 12417472i bk13: 18044a 12407271i bk14: 19020a 12407859i bk15: 18988a 12398705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2103
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0x800ffb80, atomic=0 1 entries : 0x7f823d226200 :  mf: uid=28297221, sid16:w27, part=7, addr=0x800ffb80, load , size=32, unknown  status = IN_PARTITION_DRAM (11728311), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12663786 n_nop=12178951 n_act=20805 n_pre=20789 n_req=121231 n_rd=296492 n_write=146749 bw_util=0.07
n_activity=1132260 dram_eff=0.7829
bk0: 19144a 12411395i bk1: 19136a 12406020i bk2: 18692a 12413729i bk3: 18668a 12400085i bk4: 18444a 12419473i bk5: 18368a 12411329i bk6: 18368a 12425692i bk7: 18368a 12418941i bk8: 18396a 12428202i bk9: 18364a 12422050i bk10: 18292a 12407731i bk11: 18244a 12405763i bk12: 18048a 12413971i bk13: 18028a 12408927i bk14: 18976a 12408681i bk15: 18956a 12402144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2097
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12663786 n_nop=12179096 n_act=20761 n_pre=20745 n_req=121198 n_rd=296436 n_write=146748 bw_util=0.06999
n_activity=1130844 dram_eff=0.7838
bk0: 19128a 12409608i bk1: 19152a 12405712i bk2: 18668a 12412749i bk3: 18656a 12410574i bk4: 18380a 12420872i bk5: 18380a 12414598i bk6: 18364a 12429705i bk7: 18376a 12421773i bk8: 18408a 12421709i bk9: 18360a 12422203i bk10: 18260a 12409739i bk11: 18220a 12409189i bk12: 18108a 12416517i bk13: 18052a 12414822i bk14: 18956a 12411337i bk15: 18968a 12404555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.19769
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12663786 n_nop=12179760 n_act=20430 n_pre=20414 n_req=121236 n_rd=296324 n_write=146858 bw_util=0.06999
n_activity=1129812 dram_eff=0.7845
bk0: 19128a 12409874i bk1: 19120a 12403695i bk2: 18660a 12413133i bk3: 18672a 12400253i bk4: 18340a 12423530i bk5: 18392a 12411751i bk6: 18344a 12428400i bk7: 18356a 12419180i bk8: 18344a 12426709i bk9: 18344a 12418325i bk10: 18244a 12409631i bk11: 18272a 12400587i bk12: 18088a 12419799i bk13: 18088a 12411560i bk14: 18968a 12412403i bk15: 18964a 12400153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21365
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12663786 n_nop=12178498 n_act=20884 n_pre=20868 n_req=121348 n_rd=296632 n_write=146904 bw_util=0.07005
n_activity=1131824 dram_eff=0.7838
bk0: 19136a 12410180i bk1: 19120a 12404158i bk2: 18672a 12410986i bk3: 18700a 12401790i bk4: 18352a 12422066i bk5: 18364a 12412345i bk6: 18384a 12422227i bk7: 18404a 12419483i bk8: 18432a 12420143i bk9: 18400a 12415965i bk10: 18268a 12409708i bk11: 18256a 12400697i bk12: 18092a 12416693i bk13: 18076a 12409642i bk14: 19012a 12410416i bk15: 18964a 12406976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21224

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128918, Miss = 37041, Miss_rate = 0.287, Pending_hits = 60666, Reservation_fails = 136
L2_cache_bank[1]: Access = 128989, Miss = 37055, Miss_rate = 0.287, Pending_hits = 60641, Reservation_fails = 215
L2_cache_bank[2]: Access = 128896, Miss = 37069, Miss_rate = 0.288, Pending_hits = 60596, Reservation_fails = 190
L2_cache_bank[3]: Access = 128849, Miss = 37027, Miss_rate = 0.287, Pending_hits = 60555, Reservation_fails = 196
L2_cache_bank[4]: Access = 128966, Miss = 37088, Miss_rate = 0.288, Pending_hits = 60544, Reservation_fails = 164
L2_cache_bank[5]: Access = 128875, Miss = 37055, Miss_rate = 0.288, Pending_hits = 60565, Reservation_fails = 181
L2_cache_bank[6]: Access = 128749, Miss = 37004, Miss_rate = 0.287, Pending_hits = 60566, Reservation_fails = 190
L2_cache_bank[7]: Access = 128820, Miss = 37051, Miss_rate = 0.288, Pending_hits = 60599, Reservation_fails = 156
L2_cache_bank[8]: Access = 128886, Miss = 37062, Miss_rate = 0.288, Pending_hits = 60589, Reservation_fails = 211
L2_cache_bank[9]: Access = 128826, Miss = 37034, Miss_rate = 0.287, Pending_hits = 60593, Reservation_fails = 134
L2_cache_bank[10]: Access = 128865, Miss = 37042, Miss_rate = 0.287, Pending_hits = 60609, Reservation_fails = 176
L2_cache_bank[11]: Access = 128875, Miss = 37036, Miss_rate = 0.287, Pending_hits = 60585, Reservation_fails = 173
L2_cache_bank[12]: Access = 128840, Miss = 37062, Miss_rate = 0.288, Pending_hits = 60521, Reservation_fails = 190
L2_cache_bank[13]: Access = 128890, Miss = 37043, Miss_rate = 0.287, Pending_hits = 60620, Reservation_fails = 194
L2_cache_bank[14]: Access = 128968, Miss = 37090, Miss_rate = 0.288, Pending_hits = 60581, Reservation_fails = 227
L2_cache_bank[15]: Access = 128825, Miss = 37034, Miss_rate = 0.287, Pending_hits = 60614, Reservation_fails = 166
L2_cache_bank[16]: Access = 128968, Miss = 37068, Miss_rate = 0.287, Pending_hits = 60604, Reservation_fails = 153
L2_cache_bank[17]: Access = 128859, Miss = 37041, Miss_rate = 0.287, Pending_hits = 60667, Reservation_fails = 136
L2_cache_bank[18]: Access = 128887, Miss = 37029, Miss_rate = 0.287, Pending_hits = 60583, Reservation_fails = 144
L2_cache_bank[19]: Access = 128948, Miss = 37052, Miss_rate = 0.287, Pending_hits = 60588, Reservation_fails = 150
L2_cache_bank[20]: Access = 129024, Miss = 37087, Miss_rate = 0.287, Pending_hits = 60651, Reservation_fails = 160
L2_cache_bank[21]: Access = 128955, Miss = 37071, Miss_rate = 0.287, Pending_hits = 60651, Reservation_fails = 137
L2_total_cache_accesses = 2835678
L2_total_cache_misses = 815141
L2_total_cache_miss_rate = 0.2875
L2_total_cache_pending_hits = 1333188
L2_total_cache_reservation_fails = 3779
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1211826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 739842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 660641
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75283
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3779
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1978356
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 857070
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=6125706
icnt_total_pkts_simt_to_mem=4481229
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5635
	minimum = 6
	maximum = 69
Network latency average = 9.80169
	minimum = 6
	maximum = 66
Slowest packet = 5278905
Flit latency average = 8.96766
	minimum = 6
	maximum = 64
Slowest flit = 9823261
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936539
	minimum = 0.0832744 (at node 26)
	maximum = 0.106612 (at node 42)
Accepted packet rate average = 0.0936539
	minimum = 0.0832744 (at node 26)
	maximum = 0.106612 (at node 42)
Injected flit rate average = 0.18683
	minimum = 0.139015 (at node 17)
	maximum = 0.247065 (at node 42)
Accepted flit rate average= 0.18683
	minimum = 0.177357 (at node 46)
	maximum = 0.194578 (at node 20)
Injected packet length average = 1.99489
Accepted packet length average = 1.99489
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6954 (21 samples)
	minimum = 6 (21 samples)
	maximum = 92.8571 (21 samples)
Network latency average = 9.8907 (21 samples)
	minimum = 6 (21 samples)
	maximum = 86.7619 (21 samples)
Flit latency average = 9.68413 (21 samples)
	minimum = 6 (21 samples)
	maximum = 85.9524 (21 samples)
Fragmentation average = 0.025025 (21 samples)
	minimum = 0 (21 samples)
	maximum = 29.0952 (21 samples)
Injected packet rate average = 0.0501769 (21 samples)
	minimum = 0.0446085 (21 samples)
	maximum = 0.057106 (21 samples)
Accepted packet rate average = 0.0501769 (21 samples)
	minimum = 0.0446085 (21 samples)
	maximum = 0.057106 (21 samples)
Injected flit rate average = 0.0976533 (21 samples)
	minimum = 0.0712033 (21 samples)
	maximum = 0.131088 (21 samples)
Accepted flit rate average = 0.0976533 (21 samples)
	minimum = 0.090813 (21 samples)
	maximum = 0.103447 (21 samples)
Injected packet size average = 1.94618 (21 samples)
Accepted packet size average = 1.94618 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 26 sec (7526 sec)
gpgpu_simulation_rate = 62148 (inst/sec)
gpgpu_simulation_rate = 1558 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 22 
gpu_sim_cycle = 2053285
gpu_sim_insn = 21023540
gpu_ipc =      10.2390
gpu_tot_sim_cycle = 14125308
gpu_tot_sim_insn = 488750820
gpu_tot_ipc =      34.6011
gpu_tot_issued_cta = 1441792
max_total_param_size = 0
gpu_stall_dramfull = 343845
gpu_stall_icnt2sh    = 149688
partiton_reqs_in_parallel = 45172270
partiton_reqs_in_parallel_total    = 149697035
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.7958
partiton_reqs_in_parallel_util = 45172270
partiton_reqs_in_parallel_util_total    = 149697035
gpu_sim_cycle_parition_util = 2053285
gpu_tot_sim_cycle_parition_util    = 6819321
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9630
partiton_replys_in_parallel = 78760
partiton_replys_in_parallel_total    = 2835678
L2_BW  =       3.6357 GB/Sec
L2_BW_total  =      19.5565 GB/Sec
gpu_total_sim_rate=53910

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17561324
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8716288
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8714496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17555025
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8716288
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17561324
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
42494, 41594, 42166, 41831, 42230, 41569, 42016, 41012, 41596, 41174, 41748, 40723, 41386, 40569, 41311, 40150, 41050, 40014, 41044, 39687, 40987, 39824, 40656, 39600, 40310, 39697, 40430, 39355, 40211, 39492, 39981, 39361, 
gpgpu_n_tot_thrd_icount = 1029618048
gpgpu_n_tot_w_icount = 32175564
gpgpu_n_stall_shd_mem = 434635
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056100
gpgpu_n_mem_write_global = 858086
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 32530372
gpgpu_n_store_insn = 13637615
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 139460608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197657
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2385061	W0_Idle:392736275	W0_Scoreboard:73057124	W1:128208	W2:252	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:32047095	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16416112 {8:2052014,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59489360 {40:71651,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 124025296 {40:741265,72:1310737,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6864688 {8:858086,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 383 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 14123013 
mrq_lat_table:412735 	25539 	36392 	67263 	134930 	196981 	267969 	129783 	74219 	7979 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1711851 	1046477 	136716 	11534 	816 	71 	1868 	1892 	1249 	1449 	291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	58 	2481513 	249993 	16788 	4974 	94324 	42250 	16265 	612 	27 	818 	67 	1872 	1888 	1249 	1449 	291 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1397670 	625662 	32754 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	263483 	135772 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1937 	229 	147 	16 	49 	61 	71 	45 	47 	38 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    546951    520681    511227    529313    512546    512499    490939    492382    633641    508615    457064    493110    511674    639457    505357    594519 
dram[1]:    559676    533951    489604    593323    559532    737581    443443    443232    468109    600837    511263    511227    512857    512104    514435    594529 
dram[2]:    485765    552904    511245    491596    946899    512570    490769    488457    488358    508214    636993    533195    510970    604829    509548    512936 
dram[3]:    556263    560738    618002    524427    512881    510684    488461    490104    636458    563272    509600    533184    512883    534082    514862    583898 
dram[4]:    503082    498900    486440    493386    957281    512623    491005    485006    468088    560235    486492    594474    445256    535768    579761    500071 
dram[5]:    603480    578081    535774    522747    464448    504145    484924    514552    507648    534253    485646    508885    526889    535218    488322    588147 
dram[6]:    579741    535182    582081    559336    514319    592421    484933    485199    508972    565507    511038    555866    512838    526648    514191    513523 
dram[7]:    508173    563595    493502    511312    503691    510845    446345    894196    562086    484066    494051    511309    541700    488991    488477    567344 
dram[8]:    466700    485498    511258    533440    561012    551862    547064    489333    533780    495059    487177    654843    520956    504496    635469    547720 
dram[9]:    540495    439172    561236    533495    956118    486510    484949    485104    507851    614809    487626    508801    533284    570834    637745    537471 
dram[10]:    490692    499155    494251    498525    488742    488803    484965    485875    485246    508759    508612    486538    638440    535893    507945    537057 
average row accesses per activate:
dram[0]:  6.480722  6.253931  5.428070  5.438683  5.462428  5.575534  6.309106  6.557776  5.477452  5.659276  5.273352  5.343772  5.914644  6.103560  5.240212  5.353700 
dram[1]:  6.130502  6.583748  5.235811  5.669603  5.452124  5.740121  6.215107  6.238880  5.380886  5.612290  5.233766  5.428977  5.843411  6.004777  5.068722  5.268000 
dram[2]:  5.820307  6.317675  5.079895  5.407252  5.600445  5.651946  6.191176  6.440476  5.235695  5.579752  5.025540  5.392253  5.893667  5.961265  5.073548  5.384932 
dram[3]:  6.380952  6.483634  5.213513  5.329648  5.410036  5.584627  6.189853  6.355761  5.376404  5.578832  5.263411  5.412014  5.681203  5.886026  5.148269  5.248170 
dram[4]:  6.058734  6.819672  5.178955  5.293836  5.303860  5.609503  6.228806  6.235585  5.418490  5.972592  5.151780  5.359440  5.640718  5.812789  5.142578  5.218915 
dram[5]:  6.432169  6.207975  5.169685  5.452683  5.423546  5.678947  6.297162  6.506896  5.485632  5.586559  5.095681  5.501795  5.744292  6.181296  5.152796  5.341232 
dram[6]:  6.182031  6.327751  5.019481  5.291895  5.601783  5.618020  6.257261  6.447189  5.311635  5.690760  4.917308  5.407198  5.937008  5.823166  5.233113  5.227363 
dram[7]:  6.041857  6.384058  5.127406  5.156104  5.378992  5.628912  6.286190  6.562228  5.359440  5.512949  5.183108  5.287690  5.813416  6.017502  5.114563  5.344874 
dram[8]:  5.879349  6.297383  4.997414  5.582609  5.600445  5.792496  6.073836  6.599825  5.151311  5.440654  5.169926  5.487437  5.627786  6.083803  5.154450  5.389079 
dram[9]:  6.277471  6.522596  5.381818  5.475514  5.572587  5.675169  6.530277  6.301084  5.384399  5.497491  5.303596  5.392832  5.856260  6.075502  5.270541  5.248836 
dram[10]:  6.060305  6.477941  5.194351  5.309016  5.484035  5.678437  5.924219  6.398986  5.212593  5.368532  5.372632  5.291925  5.736164  6.019920  4.991798  5.404255 
average row locality = 1353875/240301 = 5.634080
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4841      4868      4751      4772      4673      4675      4668      4662      4667      4664      4652      4643      4588      4578      4818      4808 
dram[1]:      4867      4868      4758      4745      4679      4663      4682      4673      4670      4679      4640      4630      4576      4572      4817      4823 
dram[2]:      4879      4860      4767      4766      4662      4667      4675      4674      4685      4675      4648      4641      4576      4575      4803      4802 
dram[3]:      4844      4861      4750      4744      4661      4663      4667      4668      4670      4660      4632      4641      4587      4580      4815      4819 
dram[4]:      4864      4854      4761      4745      4668      4668      4676      4668      4680      4650      4643      4644      4566      4576      4820      4822 
dram[5]:      4857      4861      4745      4746      4668      4665      4662      4656      4660      4662      4646      4644      4581      4578      4844      4822 
dram[6]:      4853      4854      4750      4738      4663      4662      4659      4682      4678      4655      4646      4642      4579      4580      4836      4827 
dram[7]:      4870      4860      4753      4752      4686      4666      4666      4665      4676      4676      4643      4632      4573      4587      4830      4811 
dram[8]:      4867      4868      4751      4745      4671      4673      4672      4662      4672      4673      4643      4629      4596      4585      4815      4830 
dram[9]:      4863      4859      4737      4742      4670      4682      4661      4667      4665      4669      4641      4644      4602      4590      4821      4815 
dram[10]:      4866      4859      4750      4737      4669      4667      4681      4678      4688      4675      4638      4640      4587      4586      4837      4814 
total reads: 828591
bank skew: 4879/4566 = 1.07
chip skew: 75372/75262 = 1.00
number of total write accesses:
dram[0]:      3059      3087      2984      2989      2887      2891      2884      2886      2985      2993      3026      3036      2965      2966      3079      3078 
dram[1]:      3072      3072      2991      2977      2894      2891      2888      2901      2987      2993      3017      3014      2962      2970      3075      3079 
dram[2]:      3089      3075      2990      2988      2893      2884      2903      2900      3001      2986      3026      3016      2962      2966      3061      3060 
dram[3]:      3062      3062      2966      2968      2886      2893      2897      2889      2986      2983      3021      3017      2969      2960      3067      3069 
dram[4]:      3079      3050      2966      2984      2890      2888      2892      2902      2998      2977      3028      3020      2970      2969      3079      3069 
dram[5]:      3061      3079      2963      2975      2887      2888      2882      2892      2976      2986      3023      3020      2967      2957      3081      3067 
dram[6]:      3060      3081      2980      2967      2877      2883      2881      2887      2992      2982      3025      3020      2961      2961      3066      3082 
dram[7]:      3069      3069      2974      2977      2893      2888      2890      2875      2988      2987      3028      3014      2967      2977      3072      3062 
dram[8]:      3076      3073      2980      2959      2884      2892      2896      2875      2988      2982      3024      3015      2979      2965      3061      3065 
dram[9]:      3078      3079      2959      2973      2892      2883      2888      2888      2997      3000      3028      3030      2976      2974      3069      3074 
dram[10]:      3073      3070      2974      2977      2888      2891      2902      2892      3011      3002      3018      3028      2979      2969      3075      3060 
total reads: 525284
bank skew: 3089/2875 = 1.07
chip skew: 47809/47695 = 1.00
average mf latency per bank:
dram[0]:        861       869       655       709       998      1034       935       940       731       736       893       825       889       855       712       704
dram[1]:        885       923       705       665      1038      1048       961       911       675       690       914       859       838       819       711       701
dram[2]:        863       897       672       753       992      1003       962       929       717       691       839       844       850       907       734       679
dram[3]:        859       898       679       661      1013       987       965       976       685       748       867       866       857       836       743       776
dram[4]:        874       845       696       679      1084      1019       939       916       731       657       857       899       808       813       734       687
dram[5]:        897       865       704       669      1049      1071       929       936       707       676       836       855       825       788       696       722
dram[6]:        879       844       725       657      1065      1029       924       954       657       700       865       843       776       821       704       721
dram[7]:        888       853       638       668      1013      1042       973      1016       735       706       827       798       808       782       671       686
dram[8]:        899       882       650       736      1066      1081       960       936       695       722       817       793       839       805       662       698
dram[9]:        848       885       680       662      1048      1044       939       914       728       697       788       833       802       825       696       691
dram[10]:        846       874       686       687      1018      1025       880       905       669       711       863       850       798       822       700       668
maximum mf latency per bank:
dram[0]:     127177    127939    129759    127934    247678    247651    247680    247633    127938    192817    175778    124017    192817    127111    122605    123035
dram[1]:     187314    127202    127933    123665    247658    247650    247618    247591     62951     63978    124031    123994    201184    127120    123423    123292
dram[2]:     127935    127210    196480    177864    247672    247652    247626    247677    201869    123662    123970    124023    127174    192817    123217     63677
dram[3]:     127194    127936    127942     63697    247681    247680    247587    247607    127933    201869    123984    124021    127175    127163    181626    192817
dram[4]:     184228    127173    123007    127253    247683    247711    247602    247612    192817     39241    123999    126754    127151    127166    123349     62579
dram[5]:     192817    127188    177864    127938    247698    247671    247600    247592    201869    123882    123996    123955    204069    127157     63636    123392
dram[6]:     127193    127220    196479     73091    247686    247674    247577    247600     39241    123338    124005    123948    127155    127132    181623    122957
dram[7]:     127188    127197     71248    123034    247652    247702    247625    247587    201869    128520    123978    123968    198579    127158     37770    123187
dram[8]:     177869    177859     73085    179951    247671    247695    247610    247660    128541    201869    123990    123952    127144    127151    123391    123007
dram[9]:     127192    177864    127934     73086    247678    247689    247650    247656    123665    123142    124002    124003    127123    127149     73087     96317
dram[10]:     127188    177864    176379    129791    247676    247632    247636    247628     70811    123475    124004    124031    127133    127116    123341     73086
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16476434 n_nop=15982606 n_act=21569 n_pre=21553 n_req=123123 n_rd=301312 n_write=149394 bw_util=0.05471
n_activity=1171234 dram_eff=0.7696
bk0: 19364a 16224416i bk1: 19472a 16210869i bk2: 19004a 16224365i bk3: 19088a 16209756i bk4: 18692a 16226520i bk5: 18700a 16218257i bk6: 18672a 16238176i bk7: 18648a 16230675i bk8: 18668a 16236843i bk9: 18656a 16226476i bk10: 18608a 16223948i bk11: 18572a 16213878i bk12: 18352a 16225838i bk13: 18312a 16219162i bk14: 19272a 16217859i bk15: 19232a 16209728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.941966
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16476434 n_nop=15982245 n_act=21744 n_pre=21728 n_req=123125 n_rd=301368 n_write=149349 bw_util=0.05471
n_activity=1171190 dram_eff=0.7697
bk0: 19468a 16221457i bk1: 19472a 16214249i bk2: 19032a 16221127i bk3: 18980a 16218087i bk4: 18716a 16229323i bk5: 18652a 16219524i bk6: 18728a 16236178i bk7: 18692a 16225943i bk8: 18680a 16235831i bk9: 18716a 16226369i bk10: 18560a 16217317i bk11: 18520a 16217379i bk12: 18304a 16228594i bk13: 18288a 16218716i bk14: 19268a 16217157i bk15: 19292a 16209433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.935771
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16476434 n_nop=15981576 n_act=22013 n_pre=21997 n_req=123155 n_rd=301420 n_write=149428 bw_util=0.05473
n_activity=1171829 dram_eff=0.7695
bk0: 19516a 16215075i bk1: 19440a 16213011i bk2: 19068a 16214301i bk3: 19064a 16210861i bk4: 18648a 16229145i bk5: 18668a 16217328i bk6: 18700a 16234917i bk7: 18696a 16225341i bk8: 18740a 16227899i bk9: 18700a 16227387i bk10: 18592a 16215235i bk11: 18564a 16214179i bk12: 18304a 16225036i bk13: 18300a 16217138i bk14: 19212a 16218113i bk15: 19208a 16212760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.937664
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16476434 n_nop=15982592 n_act=21855 n_pre=21839 n_req=122957 n_rd=301048 n_write=149100 bw_util=0.05464
n_activity=1171537 dram_eff=0.7685
bk0: 19376a 16225930i bk1: 19444a 16216637i bk2: 19000a 16224397i bk3: 18976a 16216390i bk4: 18644a 16228205i bk5: 18652a 16217072i bk6: 18668a 16236509i bk7: 18672a 16228351i bk8: 18680a 16239422i bk9: 18640a 16230797i bk10: 18528a 16221230i bk11: 18564a 16215843i bk12: 18348a 16225144i bk13: 18320a 16217297i bk14: 19260a 16218824i bk15: 19276a 16208552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.929429
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16476434 n_nop=15982119 n_act=21918 n_pre=21902 n_req=123066 n_rd=301220 n_write=149275 bw_util=0.05468
n_activity=1171566 dram_eff=0.769
bk0: 19456a 16218780i bk1: 19416a 16220918i bk2: 19044a 16220995i bk3: 18980a 16211760i bk4: 18672a 16227588i bk5: 18672a 16217205i bk6: 18704a 16238182i bk7: 18672a 16226262i bk8: 18720a 16231880i bk9: 18600a 16231774i bk10: 18572a 16217058i bk11: 18576a 16215762i bk12: 18264a 16225631i bk13: 18304a 16216913i bk14: 19280a 16219103i bk15: 19288a 16207663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.934875
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16476434 n_nop=15982698 n_act=21705 n_pre=21689 n_req=123001 n_rd=301188 n_write=149154 bw_util=0.05466
n_activity=1173313 dram_eff=0.7676
bk0: 19428a 16225458i bk1: 19444a 16214697i bk2: 18980a 16226229i bk3: 18984a 16218045i bk4: 18672a 16231185i bk5: 18660a 16220431i bk6: 18648a 16239429i bk7: 18624a 16230021i bk8: 18640a 16236950i bk9: 18648a 16228961i bk10: 18584a 16219796i bk11: 18576a 16216189i bk12: 18324a 16226520i bk13: 18312a 16219248i bk14: 19376a 16216714i bk15: 19288a 16213459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.925874
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16476434 n_nop=15982184 n_act=21949 n_pre=21933 n_req=123009 n_rd=301216 n_write=149152 bw_util=0.05467
n_activity=1169845 dram_eff=0.77
bk0: 19412a 16220832i bk1: 19416a 16212085i bk2: 19000a 16214568i bk3: 18952a 16210475i bk4: 18652a 16231608i bk5: 18648a 16219163i bk6: 18636a 16236137i bk7: 18728a 16231902i bk8: 18712a 16233998i bk9: 18620a 16228276i bk10: 18584a 16213499i bk11: 18568a 16211277i bk12: 18316a 16227215i bk13: 18320a 16217148i bk14: 19344a 16217429i bk15: 19308a 16207895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.930716
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16476434 n_nop=15981861 n_act=21982 n_pre=21966 n_req=123076 n_rd=301384 n_write=149241 bw_util=0.0547
n_activity=1174262 dram_eff=0.7675
bk0: 19480a 16220621i bk1: 19440a 16215523i bk2: 19012a 16222981i bk3: 19008a 16209301i bk4: 18744a 16228804i bk5: 18664a 16220620i bk6: 18664a 16235187i bk7: 18660a 16228584i bk8: 18704a 16237052i bk9: 18704a 16231239i bk10: 18572a 16217298i bk11: 18528a 16215179i bk12: 18292a 16224079i bk13: 18348a 16218344i bk14: 19320a 16217714i bk15: 19244a 16211903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.930271
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16476434 n_nop=15981930 n_act=21932 n_pre=21916 n_req=123066 n_rd=301408 n_write=149248 bw_util=0.0547
n_activity=1173226 dram_eff=0.7682
bk0: 19468a 16218960i bk1: 19472a 16215291i bk2: 19004a 16221737i bk3: 18980a 16219912i bk4: 18684a 16230391i bk5: 18692a 16223751i bk6: 18688a 16239201i bk7: 18648a 16231756i bk8: 18688a 16231118i bk9: 18692a 16231316i bk10: 18572a 16219226i bk11: 18516a 16218509i bk12: 18384a 16226209i bk13: 18340a 16224437i bk14: 19260a 16221131i bk15: 19320a 16213722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.921101
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16476434 n_nop=15982564 n_act=21592 n_pre=21576 n_req=123116 n_rd=301312 n_write=149390 bw_util=0.05471
n_activity=1171130 dram_eff=0.7697
bk0: 19452a 16219464i bk1: 19436a 16213075i bk2: 18948a 16222675i bk3: 18968a 16209918i bk4: 18680a 16232065i bk5: 18728a 16220950i bk6: 18644a 16238004i bk7: 18668a 16228687i bk8: 18660a 16236085i bk9: 18676a 16227162i bk10: 18564a 16218845i bk11: 18576a 16210018i bk12: 18408a 16229030i bk13: 18360a 16221221i bk14: 19284a 16221688i bk15: 19260a 16209737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.93334
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16476434 n_nop=15981496 n_act=22043 n_pre=22027 n_req=123181 n_rd=301488 n_write=149380 bw_util=0.05473
n_activity=1174173 dram_eff=0.768
bk0: 19464a 16219440i bk1: 19436a 16213547i bk2: 19000a 16220597i bk3: 18948a 16211606i bk4: 18676a 16231193i bk5: 18668a 16221577i bk6: 18724a 16231049i bk7: 18712a 16228859i bk8: 18752a 16229231i bk9: 18700a 16225246i bk10: 18552a 16219211i bk11: 18560a 16210169i bk12: 18348a 16226553i bk13: 18344a 16219625i bk14: 19348a 16219626i bk15: 19256a 16216463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.932272

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132490, Miss = 37658, Miss_rate = 0.284, Pending_hits = 63290, Reservation_fails = 136
L2_cache_bank[1]: Access = 132589, Miss = 37670, Miss_rate = 0.284, Pending_hits = 63211, Reservation_fails = 215
L2_cache_bank[2]: Access = 132477, Miss = 37689, Miss_rate = 0.284, Pending_hits = 63209, Reservation_fails = 190
L2_cache_bank[3]: Access = 132449, Miss = 37653, Miss_rate = 0.284, Pending_hits = 63132, Reservation_fails = 196
L2_cache_bank[4]: Access = 132531, Miss = 37695, Miss_rate = 0.284, Pending_hits = 63134, Reservation_fails = 164
L2_cache_bank[5]: Access = 132464, Miss = 37660, Miss_rate = 0.284, Pending_hits = 63153, Reservation_fails = 181
L2_cache_bank[6]: Access = 132355, Miss = 37626, Miss_rate = 0.284, Pending_hits = 63175, Reservation_fails = 190
L2_cache_bank[7]: Access = 132340, Miss = 37636, Miss_rate = 0.284, Pending_hits = 63200, Reservation_fails = 156
L2_cache_bank[8]: Access = 132482, Miss = 37678, Miss_rate = 0.284, Pending_hits = 63156, Reservation_fails = 211
L2_cache_bank[9]: Access = 132379, Miss = 37627, Miss_rate = 0.284, Pending_hits = 63173, Reservation_fails = 134
L2_cache_bank[10]: Access = 132447, Miss = 37663, Miss_rate = 0.284, Pending_hits = 63207, Reservation_fails = 176
L2_cache_bank[11]: Access = 132445, Miss = 37634, Miss_rate = 0.284, Pending_hits = 63128, Reservation_fails = 173
L2_cache_bank[12]: Access = 132414, Miss = 37664, Miss_rate = 0.284, Pending_hits = 63127, Reservation_fails = 190
L2_cache_bank[13]: Access = 132429, Miss = 37640, Miss_rate = 0.284, Pending_hits = 63233, Reservation_fails = 194
L2_cache_bank[14]: Access = 132570, Miss = 37697, Miss_rate = 0.284, Pending_hits = 63125, Reservation_fails = 227
L2_cache_bank[15]: Access = 132402, Miss = 37649, Miss_rate = 0.284, Pending_hits = 63187, Reservation_fails = 166
L2_cache_bank[16]: Access = 132562, Miss = 37687, Miss_rate = 0.284, Pending_hits = 63174, Reservation_fails = 153
L2_cache_bank[17]: Access = 132479, Miss = 37665, Miss_rate = 0.284, Pending_hits = 63263, Reservation_fails = 136
L2_cache_bank[18]: Access = 132490, Miss = 37660, Miss_rate = 0.284, Pending_hits = 63173, Reservation_fails = 144
L2_cache_bank[19]: Access = 132507, Miss = 37668, Miss_rate = 0.284, Pending_hits = 63197, Reservation_fails = 150
L2_cache_bank[20]: Access = 132659, Miss = 37716, Miss_rate = 0.284, Pending_hits = 63242, Reservation_fails = 160
L2_cache_bank[21]: Access = 132478, Miss = 37656, Miss_rate = 0.284, Pending_hits = 63198, Reservation_fails = 137
L2_total_cache_accesses = 2914438
L2_total_cache_misses = 828591
L2_total_cache_miss_rate = 0.2843
L2_total_cache_pending_hits = 1390087
L2_total_cache_reservation_fails = 3779
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1268725
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 753292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 661657
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75283
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3779
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2056100
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 858086
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=6282263
icnt_total_pkts_simt_to_mem=4563045
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.76246
	minimum = 6
	maximum = 39
Network latency average = 8.60705
	minimum = 6
	maximum = 32
Slowest packet = 5671523
Flit latency average = 8.58779
	minimum = 6
	maximum = 32
Slowest flit = 10607102
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000767161
	minimum = 0.000660405 (at node 11)
	maximum = 0.000885167 (at node 48)
Accepted packet rate average = 0.000767161
	minimum = 0.000660405 (at node 11)
	maximum = 0.000885167 (at node 48)
Injected flit rate average = 0.00116094
	minimum = 0.00068013 (at node 11)
	maximum = 0.00176035 (at node 48)
Accepted flit rate average= 0.00116094
	minimum = 0.000889064 (at node 35)
	maximum = 0.00140994 (at node 3)
Injected packet length average = 1.51329
Accepted packet length average = 1.51329
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6075 (22 samples)
	minimum = 6 (22 samples)
	maximum = 90.4091 (22 samples)
Network latency average = 9.83235 (22 samples)
	minimum = 6 (22 samples)
	maximum = 84.2727 (22 samples)
Flit latency average = 9.6343 (22 samples)
	minimum = 6 (22 samples)
	maximum = 83.5 (22 samples)
Fragmentation average = 0.0238875 (22 samples)
	minimum = 0 (22 samples)
	maximum = 27.7727 (22 samples)
Injected packet rate average = 0.047931 (22 samples)
	minimum = 0.0426109 (22 samples)
	maximum = 0.0545505 (22 samples)
Accepted packet rate average = 0.047931 (22 samples)
	minimum = 0.0426109 (22 samples)
	maximum = 0.0545505 (22 samples)
Injected flit rate average = 0.0932673 (22 samples)
	minimum = 0.0679977 (22 samples)
	maximum = 0.12521 (22 samples)
Accepted flit rate average = 0.0932673 (22 samples)
	minimum = 0.0867255 (22 samples)
	maximum = 0.0988091 (22 samples)
Injected packet size average = 1.94586 (22 samples)
Accepted packet size average = 1.94586 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 31 min, 6 sec (9066 sec)
gpgpu_simulation_rate = 53910 (inst/sec)
gpgpu_simulation_rate = 1558 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 23: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 23 
gpu_sim_cycle = 43096
gpu_sim_insn = 23078842
gpu_ipc =     535.5217
gpu_tot_sim_cycle = 14390554
gpu_tot_sim_insn = 511829662
gpu_tot_ipc =      35.5671
gpu_tot_issued_cta = 1507328
max_total_param_size = 0
gpu_stall_dramfull = 343890
gpu_stall_icnt2sh    = 162835
partiton_reqs_in_parallel = 948067
partiton_reqs_in_parallel_total    = 194869305
partiton_level_parallism =      21.9990
partiton_level_parallism_total  =      13.6074
partiton_reqs_in_parallel_util = 948067
partiton_reqs_in_parallel_util_total    = 194869305
gpu_sim_cycle_parition_util = 43096
gpu_tot_sim_cycle_parition_util    = 8872606
partiton_level_parallism_util =      21.9990
partiton_level_parallism_util_total  =      21.9632
partiton_replys_in_parallel = 200614
partiton_replys_in_parallel_total    = 2914438
L2_BW  =     441.2242 GB/Sec
L2_BW_total  =      20.5174 GB/Sec
gpu_total_sim_rate=55380

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18353765
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8978432
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8976640
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18347466
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8978432
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18353765
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
44504, 43562, 44197, 43826, 44207, 43573, 43972, 42995, 43606, 43157, 43746, 42706, 43375, 42540, 43253, 42145, 43054, 42018, 43012, 41670, 42982, 41780, 42645, 41529, 42314, 41701, 42386, 41311, 42215, 41463, 41970, 41356, 
gpgpu_n_tot_thrd_icount = 1078237120
gpgpu_n_tot_w_icount = 33694910
gpgpu_n_stall_shd_mem = 434705
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2187172
gpgpu_n_mem_write_global = 927628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 34627524
gpgpu_n_store_insn = 14690259
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143654912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197727
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2434832	W0_Idle:392746010	W0_Scoreboard:74147324	W1:140040	W2:438	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:33554423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17464688 {8:2183086,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64368736 {40:75640,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 133462480 {40:741265,72:1441809,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7421024 {8:927628,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 374 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 14390553 
mrq_lat_table:434248 	27665 	39998 	73887 	147355 	217043 	290457 	137880 	75398 	8039 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1806727 	1150688 	138237 	11540 	816 	71 	1868 	1892 	1249 	1449 	291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	62 	2661592 	269932 	17365 	4989 	94324 	42250 	16265 	612 	27 	818 	67 	1872 	1888 	1249 	1449 	291 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1481668 	670401 	35089 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	263483 	205314 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1992 	261 	147 	16 	49 	61 	71 	45 	47 	38 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    546951    520681    511227    529313    512546    512499    490939    492382    633641    508615    457064    493110    511674    639457    505357    594519 
dram[1]:    559676    533951    489604    593323    559532    737581    443443    443232    468109    600837    511263    511227    512857    512104    514435    594529 
dram[2]:    485765    552904    511245    491596    946899    512570    490769    488457    488358    508214    636993    533195    510970    604829    509548    512936 
dram[3]:    556263    560738    618002    524427    512881    510684    488461    490104    636458    563272    509600    533184    512883    534082    514862    583898 
dram[4]:    503082    498900    486440    493386    957281    512623    491005    485006    468088    560235    486492    594474    445256    535768    579761    500071 
dram[5]:    603480    578081    535774    522747    464448    504145    484924    514552    507648    534253    485646    508885    526889    535218    488322    588147 
dram[6]:    579741    535182    582081    559336    514319    592421    484933    485199    508972    565507    511038    555866    512838    526648    514191    513523 
dram[7]:    508173    563595    493502    511312    503691    510845    446345    894196    562086    484066    494051    511309    541700    488991    488477    567344 
dram[8]:    466700    485498    511258    533440    561012    551862    547064    489333    533780    495059    487177    654843    520956    504496    635469    547720 
dram[9]:    540495    439172    561236    533495    956118    486510    484949    485104    507851    614809    487626    508801    533284    570834    637745    537471 
dram[10]:    490692    499155    494251    498525    488742    488803    484965    485875    485246    508759    508612    486538    638440    535893    507945    537057 
average row accesses per activate:
dram[0]:  6.112473  5.943594  5.204774  5.206250  5.265107  5.417112  5.931186  6.169970  5.247601  5.496986  5.077160  5.200253  5.640223  5.781987  5.062761  5.217822 
dram[1]:  5.775593  6.252020  5.056535  5.447074  5.241446  5.487127  5.908892  5.916242  5.187737  5.428949  5.051014  5.224698  5.503397  5.686536  4.967685  5.132808 
dram[2]:  5.547047  6.029078  4.930646  5.168323  5.398536  5.355350  5.891225  6.096920  5.049020  5.387393  4.870930  5.258003  5.637439  5.640418  4.909250  5.219814 
dram[3]:  6.065856  6.113506  5.005438  5.191583  5.168367  5.316066  5.903132  6.071321  5.156407  5.401974  5.068519  5.227388  5.366888  5.566323  4.955425  5.074430 
dram[4]:  5.737694  6.421970  4.936942  5.099877  5.150955  5.454301  5.869125  5.950110  5.205566  5.796886  4.956077  5.165725  5.409091  5.507807  4.961313  5.051971 
dram[5]:  6.049822  5.896814  5.044064  5.259048  5.236093  5.454852  5.951470  6.170472  5.292903  5.361674  4.918062  5.289575  5.460917  5.771204  4.987089  5.164835 
dram[6]:  5.831160  5.937979  4.923260  5.114409  5.392523  5.444892  5.899270  6.124434  5.109385  5.444223  4.779779  5.228372  5.617892  5.616239  4.997050  5.068698 
dram[7]:  5.713423  5.985925  4.935158  5.025486  5.189017  5.406938  5.936310  6.260263  5.186869  5.315246  4.983686  5.144918  5.548321  5.714286  4.930110  5.172583 
dram[8]:  5.627231  5.960056  4.850528  5.325821  5.405478  5.526926  5.816487  6.234207  5.011600  5.252402  5.000608  5.269107  5.390584  5.769559  4.965922  5.187500 
dram[9]:  5.866988  6.203353  5.114073  5.286079  5.358278  5.445937  6.188838  6.086662  5.169076  5.293625  5.067818  5.231552  5.482480  5.804721  5.084084  5.119855 
dram[10]:  5.724648  6.118071  4.981370  5.096556  5.301702  5.523192  5.710767  6.104354  5.029914  5.180904  5.117684  5.105948  5.475388  5.746279  4.849456  5.232342 
average row locality = 1452056/268693 = 5.404145
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5228      5253      5127      5149      5046      5051      5044      5038      5041      5037      5021      5017      4959      4945      5204      5179 
dram[1]:      5258      5256      5143      5129      5052      5038      5052      5048      5044      5050      5015      5005      4950      4945      5199      5204 
dram[2]:      5269      5246      5149      5147      5040      5041      5050      5044      5060      5044      5019      5015      4950      4944      5188      5185 
dram[3]:      5233      5251      5134      5118      5037      5035      5040      5040      5044      5039      5009      5014      4958      4951      5195      5199 
dram[4]:      5251      5240      5144      5120      5035      5047      5054      5042      5055      5031      5022      5019      4942      4948      5205      5204 
dram[5]:      5245      5246      5119      5127      5038      5037      5038      5037      5044      5034      5016      5017      4950      4949      5226      5208 
dram[6]:      5239      5244      5127      5119      5036      5041      5033      5060      5053      5032      5017      5017      4950      4952      5215      5216 
dram[7]:      5257      5247      5136      5128      5054      5037      5045      5039      5050      5055      5023      5009      4947      4957      5207      5196 
dram[8]:      5254      5253      5131      5127      5042      5048      5047      5037      5047      5045      5018      5002      4968      4958      5201      5211 
dram[9]:      5252      5246      5118      5122      5041      5055      5037      5032      5045      5043      5012      5018      4972      4962      5208      5200 
dram[10]:      5258      5243      5130      5119      5044      5040      5053      5056      5059      5057      5012      5020      4959      4957      5216      5202 
total reads: 895020
bank skew: 5269/4942 = 1.07
chip skew: 81425/81297 = 1.00
number of total write accesses:
dram[0]:      3250      3282      3159      3181      3057      3053      3058      3057      3161      3170      3204      3215      3146      3144      3266      3253 
dram[1]:      3261      3253      3175      3156      3067      3061      3055      3075      3163      3164      3203      3203      3151      3164      3256      3260 
dram[2]:      3279      3255      3169      3174      3074      3067      3074      3071      3180      3161      3208      3198      3151      3150      3251      3245 
dram[3]:      3241      3259      3150      3147      3067      3072      3065      3047      3165      3172      3202      3193      3146      3148      3254      3255 
dram[4]:      3258      3237      3155      3152      3052      3069      3063      3068      3175      3160      3215      3210      3150      3165      3259      3253 
dram[5]:      3255      3269      3123      3156      3057      3058      3056      3071      3160      3164      3207      3203      3154      3148      3272      3252 
dram[6]:      3257      3277      3149      3151      3042      3061      3049      3061      3168      3167      3209      3202      3151      3141      3255      3269 
dram[7]:      3256      3259      3160      3154      3072      3068      3064      3043      3166      3173      3225      3192      3148      3163      3258      3256 
dram[8]:      3260      3252      3144      3144      3050      3060      3067      3055      3162      3154      3208      3202      3161      3154      3251      3255 
dram[9]:      3261      3265      3131      3156      3050      3054      3058      3045      3179      3178      3208      3206      3164      3153      3257      3258 
dram[10]:      3266      3255      3159      3168      3057      3057      3062      3075      3180      3191      3207      3221      3161      3151      3256      3243 
total reads: 557036
bank skew: 3282/3042 = 1.08
chip skew: 50709/50579 = 1.00
average mf latency per bank:
dram[0]:        837       844       645       694       964       998       905       911       716       721       867       804       862       831       698       692
dram[1]:        859       895       690       654      1002      1011       930       884       664       678       885       835       814       797       698       688
dram[2]:        839       872       660       736       958       968       931       901       703       678       817       822       826       880       717       667
dram[3]:        835       871       666       651       977       953       934       946       673       731       842       842       833       813       727       758
dram[4]:        850       822       682       667      1046       983       910       888       716       646       832       871       787       791       719       675
dram[5]:        869       841       690       658      1013      1033       899       905       692       663       814       831       802       768       682       707
dram[6]:        854       821       711       646      1028       993       896       924       646       687       840       820       756       800       690       706
dram[7]:        862       830       629       658       978      1006       941       983       720       692       804       779       787       763       660       673
dram[8]:        872       858       640       720      1028      1043       929       906       682       708       796       773       815       784       651       685
dram[9]:        825       860       667       651      1012      1008       909       888       711       683       768       811       780       803       682       679
dram[10]:        823       850       673       674       983       991       856       878       659       695       838       826       778       800       687       658
maximum mf latency per bank:
dram[0]:     127177    127939    129759    127934    247678    247651    247680    247633    127938    192817    175778    124017    192817    127111    122605    123035
dram[1]:     187314    127202    127933    123665    247658    247650    247618    247591     62951     63978    124031    123994    201184    127120    123423    123292
dram[2]:     127935    127210    196480    177864    247672    247652    247626    247677    201869    123662    123970    124023    127174    192817    123217     63677
dram[3]:     127194    127936    127942     63697    247681    247680    247587    247607    127933    201869    123984    124021    127175    127163    181626    192817
dram[4]:     184228    127173    123007    127253    247683    247711    247602    247612    192817     39241    123999    126754    127151    127166    123349     62579
dram[5]:     192817    127188    177864    127938    247698    247671    247600    247592    201869    123882    123996    123955    204069    127157     63636    123392
dram[6]:     127193    127220    196479     73091    247686    247674    247577    247600     39241    123338    124005    123948    127155    127132    181623    122957
dram[7]:     127188    127197     71248    123034    247652    247702    247625    247587    201869    128520    123978    123968    198579    127158     37770    123187
dram[8]:     177869    177859     73085    179951    247671    247695    247610    247660    128541    201869    123990    123952    127144    127151    123391    123007
dram[9]:     127192    177864    127934     73086    247678    247689    247650    247656    123665    123142    124002    124003    127123    127149     73087     96317
dram[10]:     127188    177864    176379    129791    247676    247632    247636    247628     70811    123475    124004    124031    127133    127116    123341     73086
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16556456 n_nop=16022484 n_act=24113 n_pre=24097 n_req=131995 n_rd=325356 n_write=160406 bw_util=0.05868
n_activity=1249962 dram_eff=0.7772
bk0: 20912a 16278512i bk1: 21012a 16264648i bk2: 20508a 16280340i bk3: 20596a 16262618i bk4: 20184a 16283587i bk5: 20204a 16275526i bk6: 20176a 16292403i bk7: 20152a 16286154i bk8: 20164a 16292331i bk9: 20148a 16282702i bk10: 20084a 16279963i bk11: 20068a 16269382i bk12: 19836a 16281284i bk13: 19780a 16274970i bk14: 20816a 16270229i bk15: 20716a 16266975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.987282
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16556456 n_nop=16021884 n_act=24314 n_pre=24298 n_req=132055 n_rd=325552 n_write=160408 bw_util=0.0587
n_activity=1250036 dram_eff=0.7775
bk0: 21032a 16274015i bk1: 21024a 16267609i bk2: 20572a 16274275i bk3: 20516a 16271616i bk4: 20208a 16283545i bk5: 20152a 16272438i bk6: 20208a 16292631i bk7: 20192a 16280078i bk8: 20176a 16290540i bk9: 20200a 16281592i bk10: 20060a 16272238i bk11: 20020a 16271175i bk12: 19800a 16283246i bk13: 19780a 16270957i bk14: 20796a 16271796i bk15: 20816a 16263744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.984467
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16556456 n_nop=16021113 n_act=24587 n_pre=24571 n_req=132098 n_rd=325564 n_write=160621 bw_util=0.05873
n_activity=1250715 dram_eff=0.7775
bk0: 21076a 16267698i bk1: 20984a 16266355i bk2: 20596a 16269027i bk3: 20588a 16263740i bk4: 20160a 16283332i bk5: 20164a 16270375i bk6: 20200a 16290355i bk7: 20176a 16281351i bk8: 20240a 16281296i bk9: 20176a 16282177i bk10: 20076a 16269452i bk11: 20060a 16268509i bk12: 19800a 16279924i bk13: 19776a 16271200i bk14: 20752a 16271196i bk15: 20740a 16268244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.987522
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16556456 n_nop=16022138 n_act=24472 n_pre=24456 n_req=131880 n_rd=325188 n_write=160202 bw_util=0.05863
n_activity=1250443 dram_eff=0.7763
bk0: 20932a 16280913i bk1: 21004a 16269891i bk2: 20536a 16277664i bk3: 20472a 16272337i bk4: 20148a 16282193i bk5: 20140a 16271625i bk6: 20160a 16293403i bk7: 20160a 16285897i bk8: 20176a 16293938i bk9: 20156a 16284935i bk10: 20036a 16276539i bk11: 20056a 16271032i bk12: 19832a 16279480i bk13: 19804a 16273055i bk14: 20780a 16272534i bk15: 20796a 16263348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.976421
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x800ff880, atomic=0 1 entries : 0x7f82283090d0 :  mf: uid=31008918, sid21:w23, part=4, addr=0x800ff8e0, load , size=32, unknown  status = IN_PARTITION_DRAM (14390553), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16556456 n_nop=16021693 n_act=24507 n_pre=24492 n_req=132000 n_rd=325435 n_write=160329 bw_util=0.05868
n_activity=1250261 dram_eff=0.7771
bk0: 21004a 16273837i bk1: 20960a 16274687i bk2: 20576a 16272011i bk3: 20480a 16268100i bk4: 20140a 16284844i bk5: 20188a 16270741i bk6: 20216a 16292162i bk7: 20168a 16282665i bk8: 20220a 16288202i bk9: 20124a 16285858i bk10: 20088a 16268842i bk11: 20075a 16270918i bk12: 19768a 16282061i bk13: 19792a 16271126i bk14: 20820a 16273030i bk15: 20816a 16262217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.980602
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16556456 n_nop=16022272 n_act=24296 n_pre=24280 n_req=131936 n_rd=325324 n_write=160284 bw_util=0.05866
n_activity=1252082 dram_eff=0.7757
bk0: 20980a 16277588i bk1: 20984a 16268304i bk2: 20476a 16284152i bk3: 20508a 16272689i bk4: 20152a 16287538i bk5: 20148a 16276908i bk6: 20152a 16294448i bk7: 20148a 16284449i bk8: 20176a 16289177i bk9: 20136a 16284279i bk10: 20064a 16274178i bk11: 20068a 16271207i bk12: 19800a 16282193i bk13: 19796a 16273319i bk14: 20904a 16270581i bk15: 20832a 16267084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.971421
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16556456 n_nop=16021686 n_act=24532 n_pre=24516 n_req=131960 n_rd=325404 n_write=160318 bw_util=0.05867
n_activity=1248639 dram_eff=0.778
bk0: 20956a 16272299i bk1: 20976a 16265501i bk2: 20508a 16269455i bk3: 20476a 16262590i bk4: 20144a 16288329i bk5: 20164a 16273379i bk6: 20132a 16291735i bk7: 20240a 16285608i bk8: 20212a 16288330i bk9: 20128a 16282422i bk10: 20068a 16267845i bk11: 20068a 16265696i bk12: 19800a 16282401i bk13: 19808a 16272050i bk14: 20860a 16271243i bk15: 20864a 16262243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.979656
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16556456 n_nop=16021349 n_act=24574 n_pre=24558 n_req=132044 n_rd=325548 n_write=160427 bw_util=0.05871
n_activity=1253031 dram_eff=0.7757
bk0: 21028a 16274756i bk1: 20988a 16269141i bk2: 20544a 16275363i bk3: 20512a 16264361i bk4: 20216a 16284275i bk5: 20148a 16274080i bk6: 20180a 16288707i bk7: 20156a 16284058i bk8: 20200a 16290354i bk9: 20220a 16285161i bk10: 20092a 16269852i bk11: 20036a 16269735i bk12: 19788a 16277722i bk13: 19828a 16273454i bk14: 20828a 16270410i bk15: 20784a 16265225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.9812
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16556456 n_nop=16021645 n_act=24505 n_pre=24489 n_req=131968 n_rd=325556 n_write=160261 bw_util=0.05869
n_activity=1251975 dram_eff=0.7761
bk0: 21016a 16274279i bk1: 21012a 16271104i bk2: 20524a 16277049i bk3: 20508a 16273180i bk4: 20168a 16287007i bk5: 20192a 16279349i bk6: 20188a 16293644i bk7: 20148a 16285218i bk8: 20188a 16286968i bk9: 20180a 16288418i bk10: 20072a 16274344i bk11: 20008a 16272688i bk12: 19872a 16282059i bk13: 19832a 16279267i bk14: 20804a 16275660i bk15: 20844a 16265526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.967925
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16556456 n_nop=16022361 n_act=24173 n_pre=24157 n_req=131986 n_rd=325452 n_write=160313 bw_util=0.05868
n_activity=1249811 dram_eff=0.7773
bk0: 21008a 16274257i bk1: 20984a 16267816i bk2: 20472a 16278021i bk3: 20488a 16264581i bk4: 20164a 16289636i bk5: 20220a 16276574i bk6: 20148a 16293600i bk7: 20128a 16286228i bk8: 20180a 16291062i bk9: 20172a 16283877i bk10: 20048a 16273251i bk11: 20072a 16266152i bk12: 19888a 16284230i bk13: 19848a 16277917i bk14: 20832a 16275813i bk15: 20800a 16265787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.974369
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16556456 n_nop=16021068 n_act=24620 n_pre=24604 n_req=132134 n_rd=325700 n_write=160464 bw_util=0.05873
n_activity=1252959 dram_eff=0.776
bk0: 21032a 16272098i bk1: 20972a 16267819i bk2: 20520a 16273115i bk3: 20476a 16263100i bk4: 20176a 16285464i bk5: 20160a 16277513i bk6: 20212a 16287147i bk7: 20224a 16283395i bk8: 20236a 16285646i bk9: 20228a 16278544i bk10: 20048a 16271728i bk11: 20080a 16264400i bk12: 19836a 16281449i bk13: 19828a 16274295i bk14: 20864a 16273095i bk15: 20808a 16270971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.983029

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141614, Miss = 40670, Miss_rate = 0.287, Pending_hits = 66238, Reservation_fails = 137
L2_cache_bank[1]: Access = 141704, Miss = 40669, Miss_rate = 0.287, Pending_hits = 66156, Reservation_fails = 215
L2_cache_bank[2]: Access = 141601, Miss = 40713, Miss_rate = 0.288, Pending_hits = 66168, Reservation_fails = 190
L2_cache_bank[3]: Access = 141571, Miss = 40675, Miss_rate = 0.287, Pending_hits = 66086, Reservation_fails = 196
L2_cache_bank[4]: Access = 141665, Miss = 40725, Miss_rate = 0.287, Pending_hits = 66090, Reservation_fails = 164
L2_cache_bank[5]: Access = 141581, Miss = 40666, Miss_rate = 0.287, Pending_hits = 66110, Reservation_fails = 181
L2_cache_bank[6]: Access = 141463, Miss = 40650, Miss_rate = 0.287, Pending_hits = 66141, Reservation_fails = 190
L2_cache_bank[7]: Access = 141469, Miss = 40647, Miss_rate = 0.287, Pending_hits = 66155, Reservation_fails = 156
L2_cache_bank[8]: Access = 141601, Miss = 40708, Miss_rate = 0.287, Pending_hits = 66111, Reservation_fails = 211
L2_cache_bank[9]: Access = 141486, Miss = 40651, Miss_rate = 0.287, Pending_hits = 66134, Reservation_fails = 136
L2_cache_bank[10]: Access = 141589, Miss = 40676, Miss_rate = 0.287, Pending_hits = 66159, Reservation_fails = 176
L2_cache_bank[11]: Access = 141548, Miss = 40655, Miss_rate = 0.287, Pending_hits = 66086, Reservation_fails = 173
L2_cache_bank[12]: Access = 141503, Miss = 40670, Miss_rate = 0.287, Pending_hits = 66084, Reservation_fails = 190
L2_cache_bank[13]: Access = 141557, Miss = 40681, Miss_rate = 0.287, Pending_hits = 66201, Reservation_fails = 194
L2_cache_bank[14]: Access = 141702, Miss = 40719, Miss_rate = 0.287, Pending_hits = 66076, Reservation_fails = 227
L2_cache_bank[15]: Access = 141541, Miss = 40668, Miss_rate = 0.287, Pending_hits = 66137, Reservation_fails = 166
L2_cache_bank[16]: Access = 141657, Miss = 40708, Miss_rate = 0.287, Pending_hits = 66137, Reservation_fails = 153
L2_cache_bank[17]: Access = 141604, Miss = 40681, Miss_rate = 0.287, Pending_hits = 66212, Reservation_fails = 136
L2_cache_bank[18]: Access = 141606, Miss = 40685, Miss_rate = 0.287, Pending_hits = 66132, Reservation_fails = 144
L2_cache_bank[19]: Access = 141604, Miss = 40678, Miss_rate = 0.287, Pending_hits = 66160, Reservation_fails = 150
L2_cache_bank[20]: Access = 141770, Miss = 40731, Miss_rate = 0.287, Pending_hits = 66195, Reservation_fails = 160
L2_cache_bank[21]: Access = 141616, Miss = 40694, Miss_rate = 0.287, Pending_hits = 66164, Reservation_fails = 137
L2_total_cache_accesses = 3115052
L2_total_cache_misses = 895020
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 1455132
L2_total_cache_reservation_fails = 3782
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1333615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 818182
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 729505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76822
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3782
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2187172
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 927628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=6745021
icnt_total_pkts_simt_to_mem=4898754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3645
	minimum = 6
	maximum = 72
Network latency average = 9.67636
	minimum = 6
	maximum = 66
Slowest packet = 5833965
Flit latency average = 8.85181
	minimum = 6
	maximum = 64
Slowest flit = 10854731
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0931031
	minimum = 0.0825386 (at node 23)
	maximum = 0.106068 (at node 38)
Accepted packet rate average = 0.0931031
	minimum = 0.0825386 (at node 23)
	maximum = 0.106068 (at node 38)
Injected flit rate average = 0.185281
	minimum = 0.138021 (at node 23)
	maximum = 0.244321 (at node 38)
Accepted flit rate average= 0.185281
	minimum = 0.176331 (at node 40)
	maximum = 0.192447 (at node 6)
Injected packet length average = 1.99006
Accepted packet length average = 1.99006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.597 (23 samples)
	minimum = 6 (23 samples)
	maximum = 89.6087 (23 samples)
Network latency average = 9.82557 (23 samples)
	minimum = 6 (23 samples)
	maximum = 83.4783 (23 samples)
Flit latency average = 9.60028 (23 samples)
	minimum = 6 (23 samples)
	maximum = 82.6522 (23 samples)
Fragmentation average = 0.0228489 (23 samples)
	minimum = 0 (23 samples)
	maximum = 26.5652 (23 samples)
Injected packet rate average = 0.0498951 (23 samples)
	minimum = 0.0443469 (23 samples)
	maximum = 0.0567904 (23 samples)
Accepted packet rate average = 0.0498951 (23 samples)
	minimum = 0.0443469 (23 samples)
	maximum = 0.0567904 (23 samples)
Injected flit rate average = 0.0972679 (23 samples)
	minimum = 0.0710421 (23 samples)
	maximum = 0.130389 (23 samples)
Accepted flit rate average = 0.0972679 (23 samples)
	minimum = 0.0906214 (23 samples)
	maximum = 0.10288 (23 samples)
Injected packet size average = 1.94945 (23 samples)
Accepted packet size average = 1.94945 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 34 min, 2 sec (9242 sec)
gpgpu_simulation_rate = 55380 (inst/sec)
gpgpu_simulation_rate = 1557 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 24: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 24 
gpu_sim_cycle = 1943326
gpu_sim_insn = 21075254
gpu_ipc =      10.8449
gpu_tot_sim_cycle = 16556030
gpu_tot_sim_insn = 532904916
gpu_tot_ipc =      32.1880
gpu_tot_issued_cta = 1572864
max_total_param_size = 0
gpu_stall_dramfull = 343890
gpu_stall_icnt2sh    = 163191
partiton_reqs_in_parallel = 42753172
partiton_reqs_in_parallel_total    = 195817372
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.4099
partiton_reqs_in_parallel_util = 42753172
partiton_reqs_in_parallel_util_total    = 195817372
gpu_sim_cycle_parition_util = 1943326
gpu_tot_sim_cycle_parition_util    = 8915702
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9698
partiton_replys_in_parallel = 91703
partiton_replys_in_parallel_total    = 3115052
L2_BW  =       4.4727 GB/Sec
L2_BW_total  =      18.3588 GB/Sec
gpu_total_sim_rate=49614

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19196281
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9502720
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9500928
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19189982
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9502720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19196281
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
46476, 45413, 46287, 45865, 45963, 45424, 45961, 44973, 45647, 45035, 45626, 44704, 45281, 44224, 45061, 43861, 44957, 43683, 44843, 43341, 44790, 43571, 44410, 43127, 44056, 43445, 44151, 43005, 43928, 43039, 43738, 43071, 
gpgpu_n_tot_thrd_icount = 1125930784
gpgpu_n_tot_w_icount = 35185337
gpgpu_n_stall_shd_mem = 434833
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2276872
gpgpu_n_mem_write_global = 929631
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 35700508
gpgpu_n_store_insn = 14692293
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 152043520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197855
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2586275	W0_Idle:441835863	W0_Scoreboard:132364222	W1:252444	W2:2205	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:34930679	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18149744 {8:2268718,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64448856 {40:77643,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136897744 {40:826725,72:1441911,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7437048 {8:929631,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 398 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 16553745 
mrq_lat_table:456287 	28647 	40570 	74827 	150809 	217561 	290477 	137880 	75398 	8039 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1875963 	1171805 	138237 	11540 	842 	80 	1924 	2012 	1958 	1878 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	62 	2744578 	270927 	17365 	4989 	100696 	42250 	16265 	612 	27 	844 	76 	1928 	2069 	1897 	1878 	292 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1550799 	690824 	35235 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	263483 	207317 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2173 	284 	147 	23 	55 	66 	84 	61 	67 	47 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    546951    520681    511227    529313    512546    512499    490939    492382    633641    508615    457064    493110    511674    639457    505357    594519 
dram[1]:    559676    533951    489604    593323    559532    737581    443443    443232    468109    600837    511263    511227    512857    512104    514435    594529 
dram[2]:    485765    552904    511245    491596    946899    512570    490769    488457    488358    508214    636993    533195    510970    604829    509548    512936 
dram[3]:    556263    560738    618002    524427    512881    510684    488461    490104    636458    563272    509600    533184    512883    534082    514862    583898 
dram[4]:    503082    498900    486440    493386    957281    512623    491005    485006    468088    560235    486492    594474    445256    535768    579761    500071 
dram[5]:    603480    578081    535774    522747    464448    504145    484924    514552    507648    534253    485646    508885    526889    535218    488322    588147 
dram[6]:    579741    535182    582081    559336    514319    592421    484933    485199    508972    565507    511038    555866    512838    526648    514191    513523 
dram[7]:    508173    563595    493502    511312    503691    510845    446345    894196    562086    484066    494051    511309    541700    488991    488477    567344 
dram[8]:    466700    485498    511258    533440    561012    551862    547064    489333    533780    495059    487177    654843    520956    504496    635469    547720 
dram[9]:    540495    439172    561236    533495    956118    486510    484949    485104    507851    614809    487626    508801    533284    570834    637745    537471 
dram[10]:    490692    499155    494251    498525    488742    488803    484965    485875    485246    508759    508612    486538    638440    535893    507945    537057 
average row accesses per activate:
dram[0]:  5.792757  5.625081  4.985233  4.906160  4.975360  5.176065  5.610998  5.782670  4.994026  5.218555  4.859049  4.963948  5.270992  5.511052  4.876557  4.968804 
dram[1]:  5.423940  5.853001  4.824701  5.181706  4.983745  5.211490  5.524350  5.610284  4.905793  5.171711  4.841435  4.971479  5.259094  5.379961  4.704087  4.884550 
dram[2]:  5.291616  5.713061  4.687466  4.884483  5.095209  5.084871  5.565101  5.829457  4.796803  5.112943  4.654828  4.955752  5.284163  5.327531  4.684640  5.042303 
dram[3]:  5.735724  5.725775  4.803307  4.924110  4.940120  5.026715  5.560484  5.813691  4.928108  5.179566  4.839120  4.931096  5.154568  5.245558  4.762036  4.840539 
dram[4]:  5.479140  6.030705  4.656233  4.891469  4.900831  5.214646  5.527685  5.598782  4.931845  5.484570  4.725943  4.891089  5.141074  5.165939  4.695817  4.770591 
dram[5]:  5.645413  5.548243  4.802624  4.996448  4.933254  5.191824  5.602851  5.813774  4.977421  5.097010  4.686976  5.014371  5.150062  5.427631  4.766391  4.915669 
dram[6]:  5.474116  5.678899  4.722378  4.882387  5.139913  5.175438  5.610089  5.819141  4.874492  5.167698  4.585433  4.974435  5.297176  5.362451  4.786903  4.886183 
dram[7]:  5.376237  5.675180  4.727222  4.792282  4.958134  5.073484  5.600271  5.948014  4.939823  5.040865  4.739008  4.905294  5.293967  5.373134  4.705177  4.937071 
dram[8]:  5.294942  5.659269  4.640814  5.080820  5.156015  5.221591  5.499003  5.890000  4.769625  4.967379  4.763771  5.017996  5.134078  5.426885  4.741189  4.892029 
dram[9]:  5.535077  5.808696  4.846464  5.024405  5.058787  5.136646  5.855114  5.793807  4.938090  4.979834  4.861208  4.962175  5.183125  5.471211  4.848144  4.911580 
dram[10]:  5.431250  5.804289  4.756894  4.847565  5.089451  5.288462  5.418468  5.816269  4.771671  4.941901  4.823563  4.870874  5.209566  5.479097  4.648896  5.023351 
average row locality = 1480581/288476 = 5.132423
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5338      5365      5229      5281      5167      5157      5161      5157      5144      5150      5122      5127      5079      5036      5297      5289 
dram[1]:      5381      5371      5252      5232      5156      5138      5166      5165      5164      5153      5113      5113      5044      5053      5318      5316 
dram[2]:      5374      5355      5266      5270      5165      5148      5163      5145      5170      5154      5126      5140      5064      5055      5297      5285 
dram[3]:      5345      5371      5230      5235      5135      5154      5154      5139      5144      5142      5107      5119      5048      5060      5295      5311 
dram[4]:      5355      5354      5265      5224      5148      5144      5168      5153      5166      5139      5125      5132      5039      5063      5324      5319 
dram[5]:      5368      5361      5236      5232      5163      5145      5144      5152      5153      5135      5123      5120      5058      5050      5329      5318 
dram[6]:      5362      5341      5223      5227      5137      5151      5133      5163      5163      5136      5115      5113      5053      5035      5320      5312 
dram[7]:      5377      5351      5241      5238      5168      5162      5152      5138      5153      5162      5126      5098      5049      5062      5322      5320 
dram[8]:      5370      5367      5238      5233      5134      5156      5158      5138      5167      5160      5125      5108      5063      5065      5309      5341 
dram[9]:      5370      5363      5244      5230      5155      5161      5139      5137      5141      5159      5107      5131      5076      5062      5314      5301 
dram[10]:      5365      5349      5241      5236      5142      5145      5158      5167      5185      5174      5129      5130      5064      5057      5323      5307 
total reads: 914102
bank skew: 5381/5035 = 1.07
chip skew: 83177/82984 = 1.00
number of total write accesses:
dram[0]:      3299      3337      3211      3241      3112      3104      3104      3118      3216      3231      3255      3272      3207      3192      3315      3312 
dram[1]:      3319      3309      3225      3209      3122      3117      3115      3127      3220      3220      3253      3254      3197      3216      3314      3315 
dram[2]:      3336      3306      3223      3229      3130      3120      3129      3127      3234      3221      3262      3260      3211      3208      3304      3297 
dram[3]:      3293      3315      3195      3200      3115      3125      3120      3099      3219      3223      3255      3254      3189      3207      3310      3310 
dram[4]:      3313      3288      3214      3204      3105      3116      3118      3122      3228      3214      3273      3266      3197      3218      3321      3311 
dram[5]:      3309      3322      3183      3207      3115      3110      3109      3121      3224      3219      3262      3254      3213      3200      3322      3309 
dram[6]:      3309      3325      3197      3200      3092      3109      3097      3106      3226      3215      3258      3254      3200      3191      3306      3317 
dram[7]:      3311      3315      3216      3206      3122      3123      3114      3100      3220      3226      3281      3241      3199      3218      3312      3310 
dram[8]:      3319      3303      3199      3191      3095      3115      3118      3108      3218      3215      3264      3257      3208      3211      3301      3313 
dram[9]:      3309      3321      3184      3211      3106      3109      3105      3096      3234      3237      3264      3265      3217      3205      3306      3309 
dram[10]:      3325      3311      3212      3223      3108      3105      3116      3127      3237      3247      3264      3282      3214      3200      3310      3298 
total reads: 566479
bank skew: 3337/3092 = 1.08
chip skew: 51597/51402 = 1.00
average mf latency per bank:
dram[0]:        902       899       696       761      1052      1070       973       939       783       832       919       852       923       850       772       730
dram[1]:        914       947       725       786      1063      1055      1011       936       731       758       989       908       851       895       759       763
dram[2]:        904       887       771       780      1064      1076       966       951       743       745       878       880       891       942       743       755
dram[3]:        903       955       714       699      1001      1024       956       970       727       789       877       906       895       874       767       788
dram[4]:        877       885       716       708      1117      1031       957       944       741       706       860       938       822       883       785       712
dram[5]:        929       852       733       723      1055      1099       934       959       739       757       878       837       841       837       768       758
dram[6]:        963       856       763       722      1141      1046       974       949       711       719       882       879       846       823       717       775
dram[7]:       1008       904       704       735      1032      1077       974      1036       800       786       869       830       867       798       702       749
dram[8]:        932       920       659       764      1114      1115       997       961       756       764       866       842       892       851       708       777
dram[9]:        869       937       769       680      1065      1043       985       969       756       741       785       922       827       858       732       696
dram[10]:        907       884       692       716      1023      1062       915       967       699       789       903       851       843       864       789       700
maximum mf latency per bank:
dram[0]:     127177    127939    129759    127934    247678    247651    247680    247633    127938    192817    175778    124017    192817    127111    123661    123035
dram[1]:     187314    127202    127933    243067    247658    247650    247618    247591    123385    123662    124031    123994    201184    127120    123754    123765
dram[2]:     127935    127210    196480    177864    247672    247652    247626    247677    201869    123796    123970    124023    127174    192817    123217    123665
dram[3]:     127194    127936    127942    123668    247681    247680    247587    247607    127933    201869    123984    124021    127175    127163    181626    192817
dram[4]:     184228    127173    123007    127253    247683    247711    247602    247612    192817    123752    123999    126754    127151    127166    123830    123661
dram[5]:     192817    127188    177864    127938    247698    247671    247600    247592    201869    123882    123996    123955    204069    127157    123787    123392
dram[6]:     127193    127220    196479    123666    247686    247674    247577    247600    123664    123793    124005    123948    127155    127132    181623    123717
dram[7]:     127188    127197    123685    123649    247652    247702    247625    247587    201869    128520    123978    123968    198579    127158    123448    123758
dram[8]:     177869    177859    123665    179951    247671    247695    247610    247660    128541    201869    123990    123952    127144    127151    123823    123726
dram[9]:     127192    177864    127934     76242    247678    247689    247650    247656    123674    123675    124002    124003    127123    127149    123644    123653
dram[10]:     127188    177864    176379    129791    247676    247632    247636    247628    123668    123670    124004    124031    127133    127116    123679    123394
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20164926 n_nop=19616878 n_act=25891 n_pre=25875 n_req=134625 n_rd=332396 n_write=163886 bw_util=0.04922
n_activity=1303434 dram_eff=0.7615
bk0: 21352a 19882180i bk1: 21460a 19867828i bk2: 20916a 19884144i bk3: 21124a 19864863i bk4: 20668a 19886577i bk5: 20628a 19878902i bk6: 20644a 19895578i bk7: 20628a 19888954i bk8: 20576a 19895605i bk9: 20600a 19885900i bk10: 20488a 19883742i bk11: 20508a 19872626i bk12: 20316a 19883663i bk13: 20144a 19878914i bk14: 21188a 19874391i bk15: 21156a 19870327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.811532
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20164926 n_nop=19616254 n_act=26140 n_pre=26124 n_req=134667 n_rd=332540 n_write=163868 bw_util=0.04923
n_activity=1302885 dram_eff=0.762
bk0: 21524a 19876443i bk1: 21484a 19870426i bk2: 21008a 19877474i bk3: 20928a 19875128i bk4: 20624a 19887112i bk5: 20552a 19875793i bk6: 20664a 19895127i bk7: 20660a 19883461i bk8: 20656a 19893454i bk9: 20612a 19884675i bk10: 20452a 19875849i bk11: 20452a 19874328i bk12: 20176a 19887155i bk13: 20212a 19874276i bk14: 21272a 19874472i bk15: 21264a 19866664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.809163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20164926 n_nop=19615217 n_act=26418 n_pre=26402 n_req=134774 n_rd=332708 n_write=164181 bw_util=0.04928
n_activity=1306102 dram_eff=0.7609
bk0: 21496a 19871385i bk1: 21420a 19869934i bk2: 21064a 19872035i bk3: 21080a 19866257i bk4: 20660a 19886128i bk5: 20592a 19873624i bk6: 20652a 19893592i bk7: 20580a 19885261i bk8: 20680a 19884446i bk9: 20616a 19885359i bk10: 20504a 19872681i bk11: 20560a 19870832i bk12: 20256a 19882375i bk13: 20220a 19874227i bk14: 21188a 19874414i bk15: 21140a 19872057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.811676
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20164926 n_nop=19616976 n_act=26212 n_pre=26196 n_req=134418 n_rd=331956 n_write=163586 bw_util=0.04915
n_activity=1302807 dram_eff=0.7607
bk0: 21380a 19884047i bk1: 21484a 19872675i bk2: 20920a 19881446i bk3: 20940a 19875259i bk4: 20540a 19885725i bk5: 20616a 19874640i bk6: 20616a 19896710i bk7: 20556a 19889929i bk8: 20576a 19897706i bk9: 20568a 19888955i bk10: 20428a 19880279i bk11: 20476a 19873891i bk12: 20192a 19883835i bk13: 20240a 19876215i bk14: 21180a 19876117i bk15: 21244a 19866539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.802554
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20164926 n_nop=19615913 n_act=26378 n_pre=26362 n_req=134626 n_rd=332472 n_write=163801 bw_util=0.04922
n_activity=1303555 dram_eff=0.7614
bk0: 21420a 19877623i bk1: 21416a 19877944i bk2: 21060a 19874323i bk3: 20896a 19871496i bk4: 20592a 19888113i bk5: 20576a 19874850i bk6: 20672a 19895521i bk7: 20612a 19885792i bk8: 20664a 19891100i bk9: 20556a 19889078i bk10: 20500a 19872054i bk11: 20528a 19873862i bk12: 20156a 19885562i bk13: 20252a 19873893i bk14: 21296a 19875388i bk15: 21276a 19864832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.805973
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20164926 n_nop=19616444 n_act=26185 n_pre=26169 n_req=134566 n_rd=332348 n_write=163780 bw_util=0.04921
n_activity=1306481 dram_eff=0.7595
bk0: 21472a 19880304i bk1: 21444a 19871110i bk2: 20944a 19887239i bk3: 20928a 19876132i bk4: 20652a 19889861i bk5: 20580a 19880378i bk6: 20576a 19898017i bk7: 20608a 19887999i bk8: 20612a 19891993i bk9: 20540a 19887682i bk10: 20492a 19877526i bk11: 20480a 19874462i bk12: 20232a 19885167i bk13: 20200a 19876553i bk14: 21316a 19873951i bk15: 21272a 19869897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.798479
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20164926 n_nop=19617098 n_act=26209 n_pre=26193 n_req=134386 n_rd=331936 n_write=163490 bw_util=0.04914
n_activity=1300157 dram_eff=0.7621
bk0: 21448a 19874754i bk1: 21364a 19869528i bk2: 20892a 19873458i bk3: 20908a 19865971i bk4: 20548a 19892103i bk5: 20604a 19877004i bk6: 20532a 19895626i bk7: 20652a 19889514i bk8: 20652a 19891804i bk9: 20544a 19885934i bk10: 20460a 19871636i bk11: 20452a 19869314i bk12: 20212a 19885945i bk13: 20140a 19876269i bk14: 21280a 19874764i bk15: 21248a 19866345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.805128
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20164926 n_nop=19615861 n_act=26375 n_pre=26359 n_req=134633 n_rd=332476 n_write=163855 bw_util=0.04923
n_activity=1306780 dram_eff=0.7596
bk0: 21508a 19877677i bk1: 21404a 19872727i bk2: 20964a 19878803i bk3: 20952a 19867559i bk4: 20672a 19887687i bk5: 20648a 19876637i bk6: 20608a 19892174i bk7: 20552a 19887972i bk8: 20612a 19893519i bk9: 20648a 19888315i bk10: 20504a 19873021i bk11: 20392a 19873091i bk12: 20196a 19881330i bk13: 20248a 19876785i bk14: 21288a 19873281i bk15: 21280a 19868052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.806544
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20164926 n_nop=19616075 n_act=26327 n_pre=26311 n_req=134567 n_rd=332528 n_write=163685 bw_util=0.04922
n_activity=1305464 dram_eff=0.7602
bk0: 21480a 19877291i bk1: 21468a 19874684i bk2: 20952a 19880700i bk3: 20932a 19876662i bk4: 20536a 19891204i bk5: 20624a 19882527i bk6: 20632a 19897040i bk7: 20552a 19888885i bk8: 20668a 19889806i bk9: 20640a 19890976i bk10: 20500a 19877625i bk11: 20432a 19876091i bk12: 20252a 19885996i bk13: 20260a 19882247i bk14: 21236a 19878831i bk15: 21364a 19867804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.795579
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20164926 n_nop=19616865 n_act=25992 n_pre=25976 n_req=134568 n_rd=332360 n_write=163733 bw_util=0.0492
n_activity=1303513 dram_eff=0.7612
bk0: 21480a 19877582i bk1: 21452a 19870617i bk2: 20976a 19880870i bk3: 20920a 19867946i bk4: 20620a 19892590i bk5: 20644a 19879538i bk6: 20556a 19897323i bk7: 20548a 19890060i bk8: 20564a 19894675i bk9: 20636a 19886424i bk10: 20428a 19877319i bk11: 20524a 19869054i bk12: 20304a 19887569i bk13: 20248a 19881434i bk14: 21256a 19879342i bk15: 21204a 19869596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.800892
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20164926 n_nop=19615610 n_act=26350 n_pre=26334 n_req=134751 n_rd=332688 n_write=163944 bw_util=0.04926
n_activity=1305758 dram_eff=0.7607
bk0: 21460a 19875386i bk1: 21396a 19871324i bk2: 20964a 19876685i bk3: 20944a 19866188i bk4: 20568a 19889334i bk5: 20580a 19881167i bk6: 20632a 19890499i bk7: 20668a 19886980i bk8: 20740a 19888394i bk9: 20696a 19881552i bk10: 20516a 19874340i bk11: 20520a 19867620i bk12: 20256a 19884833i bk13: 20228a 19877949i bk14: 21292a 19876375i bk15: 21228a 19874741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.807975

========= L2 cache stats =========
L2_cache_bank[0]: Access = 145802, Miss = 41537, Miss_rate = 0.285, Pending_hits = 68882, Reservation_fails = 137
L2_cache_bank[1]: Access = 145900, Miss = 41562, Miss_rate = 0.285, Pending_hits = 68819, Reservation_fails = 215
L2_cache_bank[2]: Access = 145799, Miss = 41594, Miss_rate = 0.285, Pending_hits = 68779, Reservation_fails = 190
L2_cache_bank[3]: Access = 145747, Miss = 41541, Miss_rate = 0.285, Pending_hits = 68690, Reservation_fails = 196
L2_cache_bank[4]: Access = 145915, Miss = 41625, Miss_rate = 0.285, Pending_hits = 68748, Reservation_fails = 164
L2_cache_bank[5]: Access = 145762, Miss = 41552, Miss_rate = 0.285, Pending_hits = 68768, Reservation_fails = 181
L2_cache_bank[6]: Access = 145487, Miss = 41458, Miss_rate = 0.285, Pending_hits = 68753, Reservation_fails = 190
L2_cache_bank[7]: Access = 145675, Miss = 41531, Miss_rate = 0.285, Pending_hits = 68770, Reservation_fails = 156
L2_cache_bank[8]: Access = 145806, Miss = 41590, Miss_rate = 0.285, Pending_hits = 68752, Reservation_fails = 211
L2_cache_bank[9]: Access = 145669, Miss = 41528, Miss_rate = 0.285, Pending_hits = 68792, Reservation_fails = 136
L2_cache_bank[10]: Access = 145832, Miss = 41574, Miss_rate = 0.285, Pending_hits = 68788, Reservation_fails = 176
L2_cache_bank[11]: Access = 145690, Miss = 41513, Miss_rate = 0.285, Pending_hits = 68735, Reservation_fails = 173
L2_cache_bank[12]: Access = 145593, Miss = 41506, Miss_rate = 0.285, Pending_hits = 68746, Reservation_fails = 190
L2_cache_bank[13]: Access = 145616, Miss = 41478, Miss_rate = 0.285, Pending_hits = 68777, Reservation_fails = 194
L2_cache_bank[14]: Access = 145882, Miss = 41588, Miss_rate = 0.285, Pending_hits = 68698, Reservation_fails = 227
L2_cache_bank[15]: Access = 145703, Miss = 41531, Miss_rate = 0.285, Pending_hits = 68777, Reservation_fails = 166
L2_cache_bank[16]: Access = 145805, Miss = 41564, Miss_rate = 0.285, Pending_hits = 68784, Reservation_fails = 153
L2_cache_bank[17]: Access = 145781, Miss = 41568, Miss_rate = 0.285, Pending_hits = 68898, Reservation_fails = 136
L2_cache_bank[18]: Access = 145782, Miss = 41546, Miss_rate = 0.285, Pending_hits = 68779, Reservation_fails = 144
L2_cache_bank[19]: Access = 145742, Miss = 41544, Miss_rate = 0.285, Pending_hits = 68812, Reservation_fails = 150
L2_cache_bank[20]: Access = 145926, Miss = 41607, Miss_rate = 0.285, Pending_hits = 68849, Reservation_fails = 160
L2_cache_bank[21]: Access = 145841, Miss = 41565, Miss_rate = 0.285, Pending_hits = 68806, Reservation_fails = 137
L2_total_cache_accesses = 3206755
L2_total_cache_misses = 914102
L2_total_cache_miss_rate = 0.2851
L2_total_cache_pending_hits = 1513202
L2_total_cache_reservation_fails = 3782
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1391685
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 837264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 731508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76822
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3782
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2276872
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 929631
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=6926736
icnt_total_pkts_simt_to_mem=4996528
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60543
	minimum = 6
	maximum = 42
Network latency average = 8.42805
	minimum = 6
	maximum = 37
Slowest packet = 6230285
Flit latency average = 8.35412
	minimum = 6
	maximum = 36
Slowest flit = 11874690
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000943774
	minimum = 0.000802748 (at node 27)
	maximum = 0.00109349 (at node 32)
Accepted packet rate average = 0.000943774
	minimum = 0.000802748 (at node 27)
	maximum = 0.00109349 (at node 32)
Injected flit rate average = 0.0014382
	minimum = 0.000846487 (at node 27)
	maximum = 0.00216819 (at node 32)
Accepted flit rate average= 0.0014382
	minimum = 0.00109992 (at node 34)
	maximum = 0.00172668 (at node 23)
Injected packet length average = 1.52388
Accepted packet length average = 1.52388
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.514 (24 samples)
	minimum = 6 (24 samples)
	maximum = 87.625 (24 samples)
Network latency average = 9.76734 (24 samples)
	minimum = 6 (24 samples)
	maximum = 81.5417 (24 samples)
Flit latency average = 9.54836 (24 samples)
	minimum = 6 (24 samples)
	maximum = 80.7083 (24 samples)
Fragmentation average = 0.0218969 (24 samples)
	minimum = 0 (24 samples)
	maximum = 25.4583 (24 samples)
Injected packet rate average = 0.0478554 (24 samples)
	minimum = 0.0425325 (24 samples)
	maximum = 0.0544697 (24 samples)
Accepted packet rate average = 0.0478554 (24 samples)
	minimum = 0.0425325 (24 samples)
	maximum = 0.0544697 (24 samples)
Injected flit rate average = 0.093275 (24 samples)
	minimum = 0.0681173 (24 samples)
	maximum = 0.125046 (24 samples)
Accepted flit rate average = 0.093275 (24 samples)
	minimum = 0.0868914 (24 samples)
	maximum = 0.0986656 (24 samples)
Injected packet size average = 1.9491 (24 samples)
Accepted packet size average = 1.9491 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 59 min, 1 sec (10741 sec)
gpgpu_simulation_rate = 49614 (inst/sec)
gpgpu_simulation_rate = 1541 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 25: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 25 
gpu_sim_cycle = 44385
gpu_sim_insn = 23088912
gpu_ipc =     520.1963
gpu_tot_sim_cycle = 16822565
gpu_tot_sim_insn = 555993828
gpu_tot_ipc =      33.0505
gpu_tot_issued_cta = 1638400
max_total_param_size = 0
gpu_stall_dramfull = 343928
gpu_stall_icnt2sh    = 174865
partiton_reqs_in_parallel = 976432
partiton_reqs_in_parallel_total    = 238570544
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =      14.2396
partiton_reqs_in_parallel_util = 976432
partiton_reqs_in_parallel_util_total    = 238570544
gpu_sim_cycle_parition_util = 44385
gpu_tot_sim_cycle_parition_util    = 10859028
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.9699
partiton_replys_in_parallel = 204472
partiton_replys_in_parallel_total    = 3206755
L2_BW  =     436.6492 GB/Sec
L2_BW_total  =      19.2200 GB/Sec
gpu_total_sim_rate=50915

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19994509
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9764864
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9763072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19988210
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9764864
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19994509
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
48430, 47405, 48363, 47860, 48027, 47461, 48004, 47022, 47609, 47018, 47633, 46747, 47270, 46240, 47113, 45799, 46970, 45711, 46850, 45276, 46821, 45464, 46420, 45072, 46024, 45482, 46173, 44979, 45962, 45055, 45760, 45079, 
gpgpu_n_tot_thrd_icount = 1174920224
gpgpu_n_tot_w_icount = 36716257
gpgpu_n_stall_shd_mem = 434840
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2407944
gpgpu_n_mem_write_global = 1003031
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 37797660
gpgpu_n_store_insn = 15748965
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 156237824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197862
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2635812	W0_Idle:441845773	W0_Scoreboard:133516429	W1:275346	W2:2889	W3:6	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:36438007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19198320 {8:2399790,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69484056 {40:85443,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 146334928 {40:826725,72:1572983,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024248 {8:1003031,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2320 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 389 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 16822564 
mrq_lat_table:479821 	30895 	44160 	81467 	162659 	236788 	312310 	148634 	77760 	8328 	131 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1973192 	1276206 	140999 	11620 	842 	80 	1924 	2012 	1958 	1878 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	65 	2927981 	291370 	17976 	5001 	100696 	42250 	16265 	612 	27 	844 	76 	1928 	2069 	1897 	1878 	292 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1636868 	733612 	37450 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	263483 	207317 	
mf_lat_pw_table:73400 	0 	0 	0 	0 	0 	0 	2216 	330 	147 	23 	55 	66 	84 	61 	67 	47 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    546951    520681    511227    529313    512546    512499    490939    492382    633641    508615    457064    493110    511674    639457    505357    594519 
dram[1]:    559676    533951    489604    593323    559532    737581    443443    443232    468109    600837    511263    511227    512857    512104    514435    594529 
dram[2]:    485765    552904    511245    491596    946899    512570    490769    488457    488358    508214    636993    533195    510970    604829    509548    512936 
dram[3]:    556263    560738    618002    524427    512881    510684    488461    490104    636458    563272    509600    533184    512883    534082    514862    583898 
dram[4]:    503082    498900    486440    493386    957281    512623    491005    485006    468088    560235    486492    594474    445256    535768    579761    500071 
dram[5]:    603480    578081    535774    522747    464448    504145    484924    514552    507648    534253    485646    508885    526889    535218    488322    588147 
dram[6]:    579741    535182    582081    559336    514319    592421    484933    485199    508972    565507    511038    555866    512838    526648    514191    513523 
dram[7]:    508173    563595    493502    511312    503691    510845    446345    894196    562086    484066    494051    511309    541700    488991    488477    567344 
dram[8]:    466700    485498    511258    533440    561012    551862    547064    489333    533780    495059    487177    654843    520956    504496    635469    547720 
dram[9]:    540495    439172    561236    533495    956118    486510    484949    485104    507851    614809    487626    508801    533284    570834    637745    537471 
dram[10]:    490692    499155    494251    498525    488742    488803    484965    485875    485246    508759    508612    486538    638440    535893    507945    537057 
average row accesses per activate:
dram[0]:  5.451917  5.370029  4.788971  4.753396  4.815217  4.992077  5.338768  5.513681  4.806122  5.061478  4.657143  4.833244  5.049601  5.326679  4.716632  4.841161 
dram[1]:  5.209524  5.637302  4.675606  5.003324  4.813486  5.040502  5.343807  5.441104  4.737315  5.040541  4.671011  4.799036  5.038330  5.188601  4.535364  4.738929 
dram[2]:  5.084746  5.466312  4.570352  4.724532  4.900497  4.965168  5.336550  5.621897  4.651633  4.946409  4.506024  4.795515  5.121019  5.167545  4.539980  4.887706 
dram[3]:  5.495238  5.448357  4.741307  4.751713  4.827134  4.866960  5.314337  5.572877  4.786938  5.012339  4.709763  4.776414  4.966723  5.082278  4.631420  4.733539 
dram[4]:  5.227812  5.773125  4.508205  4.728084  4.766865  5.019853  5.265718  5.400611  4.762990  5.289349  4.597038  4.752648  4.934527  5.078600  4.613274  4.658919 
dram[5]:  5.338125  5.317506  4.662008  4.820417  4.758212  4.986433  5.267144  5.592803  4.824609  4.946230  4.547716  4.881967  4.963483  5.197166  4.594138  4.758905 
dram[6]:  5.271745  5.429326  4.584184  4.712343  4.997161  4.949077  5.373553  5.523720  4.721432  5.026494  4.493227  4.801395  5.096364  5.146870  4.646348  4.725641 
dram[7]:  5.146896  5.410631  4.570995  4.686203  4.782210  4.921667  5.313325  5.709929  4.771033  4.889313  4.610769  4.762821  5.072581  5.193548  4.579782  4.790431 
dram[8]:  5.097146  5.440728  4.588832  4.886844  4.977916  5.051429  5.292712  5.708280  4.629572  4.837750  4.646329  4.878821  4.973003  5.238744  4.580308  4.764039 
dram[9]:  5.275313  5.487618  4.662358  4.867457  4.877280  4.960202  5.569445  5.570796  4.760361  4.845322  4.719493  4.797543  4.996614  5.290767  4.649521  4.770747 
dram[10]:  5.183491  5.547419  4.610714  4.675955  4.917503  5.092325  5.252819  5.576995  4.623651  4.841202  4.642154  4.731720  5.031286  5.250297  4.528024  4.860847 
average row locality = 1582954/319347 = 4.956846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5731      5766      5615      5665      5549      5536      5541      5544      5530      5539      5505      5513      5456      5411      5683      5675 
dram[1]:      5777      5769      5641      5618      5538      5521      5547      5554      5546      5537      5496      5492      5417      5421      5711      5697 
dram[2]:      5768      5746      5660      5664      5546      5530      5539      5524      5547      5534      5508      5521      5437      5426      5689      5678 
dram[3]:      5736      5764      5619      5620      5519      5536      5537      5519      5525      5522      5480      5499      5417      5435      5688      5700 
dram[4]:      5748      5748      5652      5612      5530      5530      5557      5529      5551      5519      5512      5510      5417      5437      5721      5706 
dram[5]:      5764      5759      5630      5613      5542      5525      5523      5537      5530      5515      5502      5492      5433      5418      5714      5708 
dram[6]:      5758      5737      5600      5611      5522      5532      5524      5546      5547      5508      5496      5494      5433      5409      5712      5699 
dram[7]:      5772      5747      5629      5625      5549      5544      5535      5517      5538      5540      5507      5473      5421      5440      5714      5705 
dram[8]:      5766      5766      5631      5622      5511      5541      5543      5524      5557      5541      5510      5487      5441      5439      5703      5730 
dram[9]:      5764      5768      5632      5622      5535      5546      5522      5524      5526      5531      5487      5512      5448      5432      5700      5688 
dram[10]:      5764      5741      5633      5629      5522      5528      5544      5552      5563      5558      5503      5510      5435      5430      5711      5692 
total reads: 981706
bank skew: 5777/5409 = 1.07
chip skew: 89317/89116 = 1.00
number of total write accesses:
dram[0]:      3510      3551      3417      3433      3311      3285      3300      3322      3419      3435      3460      3472      3401      3394      3505      3499 
dram[1]:      3522      3510      3425      3413      3314      3315      3297      3315      3417      3415      3463      3463      3390      3410      3523      3506 
dram[2]:      3532      3503      3435      3426      3319      3308      3309      3308      3426      3419      3468      3461      3407      3395      3509      3506 
dram[3]:      3496      3520      3380      3394      3305      3317      3322      3275      3417      3415      3445      3452      3389      3398      3510      3502 
dram[4]:      3500      3489      3414      3395      3303      3320      3321      3301      3432      3420      3489      3463      3401      3415      3524      3514 
dram[5]:      3519      3536      3377      3406      3294      3296      3310      3322      3410      3408      3457      3442      3402      3386      3534      3510 
dram[6]:      3515      3520      3385      3399      3278      3312      3294      3303      3419      3409      3459      3451      3399      3387      3511      3516 
dram[7]:      3513      3516      3417      3410      3322      3315      3317      3282      3422      3427      3484      3443      3385      3415      3528      3507 
dram[8]:      3521      3505      3409      3404      3280      3299      3317      3301      3429      3404      3476      3451      3401      3404      3508      3517 
dram[9]:      3510      3539      3385      3412      3288      3303      3300      3289      3433      3428      3447      3469      3406      3393      3520      3510 
dram[10]:      3530      3501      3404      3433      3300      3297      3307      3321      3430      3466      3461      3485      3410      3401      3499      3495 
total reads: 601248
bank skew: 3551/3275 = 1.08
chip skew: 54740/54537 = 1.00
average mf latency per bank:
dram[0]:        876       873       682       744      1014      1034       942       909       764       811       891       829       895       828       755       717
dram[1]:        887       919       710       768      1025      1018       977       907       716       741       956       881       828       872       740       746
dram[2]:        879       862       752       762      1026      1039       937       923       728       728       853       855       866       915       726       738
dram[3]:        877       926       702       686       967       990       926       941       711       771       853       880       869       850       750       770
dram[4]:        854       861       702       695      1076       994       926       917       724       693       834       909       800       861       767       700
dram[5]:        900       828       717       708      1019      1060       904       928       723       740       853       816       819       817       749       741
dram[6]:        932       834       746       708      1098      1008       941       920       697       706       857       854       823       802       701       758
dram[7]:        975       879       690       723       996      1041       941      1003       780       768       845       809       844       779       689       733
dram[8]:        904       893       650       746      1074      1077       964       933       738       748       842       819       868       829       694       759
dram[9]:        845       906       751       668      1028      1006       952       938       738       725       766       894       807       837       716       684
dram[10]:        880       860       679       701       989      1025       889       937       686       769       877       828       822       841       771       688
maximum mf latency per bank:
dram[0]:     127177    127939    129759    127934    247678    247651    247680    247633    127938    192817    175778    124017    192817    127111    123661    123035
dram[1]:     187314    127202    127933    243067    247658    247650    247618    247591    123385    123662    124031    123994    201184    127120    123754    123765
dram[2]:     127935    127210    196480    177864    247672    247652    247626    247677    201869    123796    123970    124023    127174    192817    123217    123665
dram[3]:     127194    127936    127942    123668    247681    247680    247587    247607    127933    201869    123984    124021    127175    127163    181626    192817
dram[4]:     184228    127173    123007    127253    247683    247711    247602    247612    192817    123752    123999    126754    127151    127166    123830    123661
dram[5]:     192817    127188    177864    127938    247698    247671    247600    247592    201869    123882    123996    123955    204069    127157    123787    123392
dram[6]:     127193    127220    196479    123666    247686    247674    247577    247600    123664    123793    124005    123948    127155    127132    181623    123717
dram[7]:     127188    127197    123685    123649    247652    247702    247625    247587    201869    128520    123978    123968    198579    127158    123448    123758
dram[8]:     177869    177859    123665    179951    247671    247695    247610    247660    128541    201869    123990    123952    127144    127151    123823    123726
dram[9]:     127192    177864    127934     76242    247678    247689    247650    247656    123674    123675    124002    124003    127123    127149    123644    123653
dram[10]:     127188    177864    176379    129791    247676    247632    247636    247628    123668    123670    124004    124031    127133    127116    123679    123394
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x800fff80, atomic=0 1 entries : 0x7f822363e840 :  mf: uid=33776481, sid17:w00, part=0, addr=0x800fff80, load , size=32, unknown  status = IN_PARTITION_DRAM (16822564), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20247341 n_nop=19657219 n_act=28771 n_pre=28755 n_req=143973 n_rd=357032 n_write=175564 bw_util=0.05261
n_activity=1384759 dram_eff=0.7692
bk0: 22924a 19934260i bk1: 23064a 19918844i bk2: 22460a 19937571i bk3: 22660a 19918684i bk4: 22196a 19939343i bk5: 22144a 19934218i bk6: 22164a 19949349i bk7: 22176a 19942358i bk8: 22120a 19948378i bk9: 22156a 19935699i bk10: 22020a 19937673i bk11: 22048a 19926616i bk12: 21824a 19937858i bk13: 21644a 19933283i bk14: 22732a 19927995i bk15: 22700a 19923859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.857629
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20247341 n_nop=19656892 n_act=28932 n_pre=28916 n_req=143980 n_rd=357128 n_write=175473 bw_util=0.05261
n_activity=1384394 dram_eff=0.7694
bk0: 23108a 19930576i bk1: 23076a 19922932i bk2: 22564a 19929852i bk3: 22472a 19926779i bk4: 22152a 19940691i bk5: 22084a 19928155i bk6: 22188a 19951731i bk7: 22216a 19938788i bk8: 22184a 19946500i bk9: 22148a 19937362i bk10: 21984a 19927644i bk11: 21968a 19925619i bk12: 21668a 19942496i bk13: 21684a 19929625i bk14: 22844a 19927034i bk15: 22788a 19921518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.85671
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20247341 n_nop=19655988 n_act=29196 n_pre=29180 n_req=144048 n_rd=357268 n_write=175709 bw_util=0.05265
n_activity=1387476 dram_eff=0.7683
bk0: 23072a 19925228i bk1: 22984a 19923888i bk2: 22640a 19924475i bk3: 22656a 19918671i bk4: 22184a 19939409i bk5: 22120a 19927221i bk6: 22156a 19950461i bk7: 22096a 19940271i bk8: 22188a 19939356i bk9: 22136a 19939093i bk10: 22032a 19925059i bk11: 22084a 19924511i bk12: 21748a 19938339i bk13: 21704a 19929708i bk14: 22756a 19927793i bk15: 22712a 19923071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.858299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20247341 n_nop=19657989 n_act=28932 n_pre=28916 n_req=143653 n_rd=356464 n_write=175040 bw_util=0.0525
n_activity=1383922 dram_eff=0.7681
bk0: 22944a 19937267i bk1: 23056a 19926586i bk2: 22476a 19937496i bk3: 22480a 19928149i bk4: 22076a 19939790i bk5: 22144a 19928315i bk6: 22148a 19947542i bk7: 22076a 19943542i bk8: 22100a 19951651i bk9: 22088a 19941915i bk10: 21920a 19934348i bk11: 21996a 19927270i bk12: 21668a 19939367i bk13: 21740a 19931318i bk14: 22752a 19927519i bk15: 22800a 19920256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.850315
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20247341 n_nop=19656410 n_act=29157 n_pre=29141 n_req=143980 n_rd=357116 n_write=175517 bw_util=0.05261
n_activity=1384939 dram_eff=0.7692
bk0: 22992a 19931276i bk1: 22992a 19930860i bk2: 22608a 19926540i bk3: 22448a 19924624i bk4: 22120a 19941510i bk5: 22120a 19925966i bk6: 22228a 19945826i bk7: 22116a 19940664i bk8: 22204a 19944436i bk9: 22076a 19942234i bk10: 22048a 19923714i bk11: 22040a 19928221i bk12: 21668a 19940104i bk13: 21748a 19927658i bk14: 22884a 19925288i bk15: 22824a 19915983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.856393
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20247341 n_nop=19657036 n_act=29058 n_pre=29042 n_req=143814 n_rd=356820 n_write=175385 bw_util=0.05257
n_activity=1387753 dram_eff=0.767
bk0: 23056a 19933323i bk1: 23036a 19923478i bk2: 22520a 19940568i bk3: 22452a 19929833i bk4: 22168a 19944835i bk5: 22100a 19934917i bk6: 22092a 19951822i bk7: 22148a 19942591i bk8: 22120a 19948436i bk9: 22060a 19941862i bk10: 22008a 19933312i bk11: 21968a 19931876i bk12: 21732a 19940394i bk13: 21672a 19933278i bk14: 22856a 19927321i bk15: 22832a 19924091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.840068
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20247341 n_nop=19657590 n_act=29033 n_pre=29017 n_req=143685 n_rd=356512 n_write=175189 bw_util=0.05252
n_activity=1381327 dram_eff=0.7698
bk0: 23032a 19927424i bk1: 22948a 19923258i bk2: 22400a 19928874i bk3: 22444a 19916856i bk4: 22088a 19946852i bk5: 22128a 19927734i bk6: 22096a 19947165i bk7: 22184a 19942344i bk8: 22188a 19945088i bk9: 22032a 19941654i bk10: 21984a 19927327i bk11: 21976a 19923767i bk12: 21732a 19940672i bk13: 21636a 19930494i bk14: 22848a 19925373i bk15: 22796a 19918510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.850622
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20247341 n_nop=19656277 n_act=29201 n_pre=29185 n_req=143959 n_rd=357024 n_write=175654 bw_util=0.05262
n_activity=1388186 dram_eff=0.7674
bk0: 23088a 19930589i bk1: 22988a 19925208i bk2: 22516a 19930814i bk3: 22500a 19919532i bk4: 22196a 19942131i bk5: 22176a 19928340i bk6: 22140a 19945027i bk7: 22068a 19941961i bk8: 22152a 19946027i bk9: 22160a 19940993i bk10: 22028a 19924914i bk11: 21892a 19927854i bk12: 21684a 19937191i bk13: 21760a 19931876i bk14: 22856a 19924070i bk15: 22820a 19922997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.860169
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20247341 n_nop=19656670 n_act=29053 n_pre=29037 n_req=143938 n_rd=357248 n_write=175333 bw_util=0.05261
n_activity=1386717 dram_eff=0.7681
bk0: 23064a 19929894i bk1: 23064a 19927474i bk2: 22524a 19932135i bk3: 22488a 19927011i bk4: 22044a 19944083i bk5: 22164a 19934863i bk6: 22172a 19950447i bk7: 22096a 19941756i bk8: 22228a 19940419i bk9: 22164a 19942222i bk10: 22040a 19927571i bk11: 21948a 19927961i bk12: 21764a 19938887i bk13: 21756a 19936440i bk14: 22812a 19929354i bk15: 22920a 19919410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.849272
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20247341 n_nop=19657335 n_act=28850 n_pre=28834 n_req=143869 n_rd=356948 n_write=175374 bw_util=0.05258
n_activity=1384743 dram_eff=0.7688
bk0: 23056a 19931308i bk1: 23072a 19921103i bk2: 22528a 19932903i bk3: 22488a 19920017i bk4: 22140a 19948479i bk5: 22184a 19932507i bk6: 22088a 19951369i bk7: 22096a 19943895i bk8: 22104a 19948583i bk9: 22124a 19941182i bk10: 21948a 19934003i bk11: 22048a 19921863i bk12: 21792a 19943955i bk13: 21728a 19936320i bk14: 22800a 19933680i bk15: 22752a 19921996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.844709
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20247341 n_nop=19656160 n_act=29165 n_pre=29149 n_req=144055 n_rd=357260 n_write=175607 bw_util=0.05264
n_activity=1387042 dram_eff=0.7684
bk0: 23056a 19930069i bk1: 22964a 19925442i bk2: 22532a 19929499i bk3: 22516a 19917061i bk4: 22088a 19941769i bk5: 22112a 19935470i bk6: 22176a 19944697i bk7: 22208a 19941501i bk8: 22252a 19944192i bk9: 22232a 19933425i bk10: 22012a 19928724i bk11: 22040a 19920379i bk12: 21740a 19940259i bk13: 21720a 19932759i bk14: 22844a 19931590i bk15: 22768a 19928522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.85554

========= L2 cache stats =========
L2_cache_bank[0]: Access = 155123, Miss = 44610, Miss_rate = 0.288, Pending_hits = 71854, Reservation_fails = 139
L2_cache_bank[1]: Access = 155224, Miss = 44649, Miss_rate = 0.288, Pending_hits = 71797, Reservation_fails = 216
L2_cache_bank[2]: Access = 155097, Miss = 44673, Miss_rate = 0.288, Pending_hits = 71741, Reservation_fails = 191
L2_cache_bank[3]: Access = 155038, Miss = 44609, Miss_rate = 0.288, Pending_hits = 71654, Reservation_fails = 196
L2_cache_bank[4]: Access = 155206, Miss = 44694, Miss_rate = 0.288, Pending_hits = 71704, Reservation_fails = 164
L2_cache_bank[5]: Access = 155048, Miss = 44623, Miss_rate = 0.288, Pending_hits = 71732, Reservation_fails = 181
L2_cache_bank[6]: Access = 154780, Miss = 44521, Miss_rate = 0.288, Pending_hits = 71719, Reservation_fails = 191
L2_cache_bank[7]: Access = 154932, Miss = 44595, Miss_rate = 0.288, Pending_hits = 71731, Reservation_fails = 157
L2_cache_bank[8]: Access = 155116, Miss = 44688, Miss_rate = 0.288, Pending_hits = 71746, Reservation_fails = 214
L2_cache_bank[9]: Access = 154978, Miss = 44591, Miss_rate = 0.288, Pending_hits = 71735, Reservation_fails = 136
L2_cache_bank[10]: Access = 155089, Miss = 44638, Miss_rate = 0.288, Pending_hits = 71751, Reservation_fails = 176
L2_cache_bank[11]: Access = 154985, Miss = 44567, Miss_rate = 0.288, Pending_hits = 71699, Reservation_fails = 177
L2_cache_bank[12]: Access = 154892, Miss = 44592, Miss_rate = 0.288, Pending_hits = 71718, Reservation_fails = 190
L2_cache_bank[13]: Access = 154891, Miss = 44536, Miss_rate = 0.288, Pending_hits = 71732, Reservation_fails = 195
L2_cache_bank[14]: Access = 155177, Miss = 44665, Miss_rate = 0.288, Pending_hits = 71671, Reservation_fails = 227
L2_cache_bank[15]: Access = 154987, Miss = 44591, Miss_rate = 0.288, Pending_hits = 71730, Reservation_fails = 167
L2_cache_bank[16]: Access = 155135, Miss = 44662, Miss_rate = 0.288, Pending_hits = 71765, Reservation_fails = 153
L2_cache_bank[17]: Access = 155086, Miss = 44650, Miss_rate = 0.288, Pending_hits = 71855, Reservation_fails = 137
L2_cache_bank[18]: Access = 155038, Miss = 44614, Miss_rate = 0.288, Pending_hits = 71742, Reservation_fails = 144
L2_cache_bank[19]: Access = 155047, Miss = 44623, Miss_rate = 0.288, Pending_hits = 71777, Reservation_fails = 151
L2_cache_bank[20]: Access = 155219, Miss = 44675, Miss_rate = 0.288, Pending_hits = 71808, Reservation_fails = 160
L2_cache_bank[21]: Access = 155139, Miss = 44640, Miss_rate = 0.288, Pending_hits = 71771, Reservation_fails = 138
L2_total_cache_accesses = 3411227
L2_total_cache_misses = 981706
L2_total_cache_miss_rate = 0.2878
L2_total_cache_pending_hits = 1578432
L2_total_cache_reservation_fails = 3800
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49841
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1456262
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 901841
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 801228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79849
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3800
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2407944
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1003031
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=7393352
icnt_total_pkts_simt_to_mem=5340000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2487
	minimum = 6
	maximum = 72
Network latency average = 9.60687
	minimum = 6
	maximum = 72
Slowest packet = 6755188
Flit latency average = 8.7896
	minimum = 6
	maximum = 72
Slowest flit = 12599469
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0921377
	minimum = 0.0815835 (at node 13)
	maximum = 0.105105 (at node 44)
Accepted packet rate average = 0.0921377
	minimum = 0.0815835 (at node 13)
	maximum = 0.105105 (at node 44)
Injected flit rate average = 0.182518
	minimum = 0.136907 (at node 13)
	maximum = 0.239343 (at node 44)
Accepted flit rate average= 0.182518
	minimum = 0.175018 (at node 46)
	maximum = 0.188638 (at node 10)
Injected packet length average = 1.98093
Accepted packet length average = 1.98093
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5034 (25 samples)
	minimum = 6 (25 samples)
	maximum = 87 (25 samples)
Network latency average = 9.76092 (25 samples)
	minimum = 6 (25 samples)
	maximum = 81.16 (25 samples)
Flit latency average = 9.51801 (25 samples)
	minimum = 6 (25 samples)
	maximum = 80.36 (25 samples)
Fragmentation average = 0.021021 (25 samples)
	minimum = 0 (25 samples)
	maximum = 24.44 (25 samples)
Injected packet rate average = 0.0496267 (25 samples)
	minimum = 0.0440946 (25 samples)
	maximum = 0.0564951 (25 samples)
Accepted packet rate average = 0.0496267 (25 samples)
	minimum = 0.0440946 (25 samples)
	maximum = 0.0564951 (25 samples)
Injected flit rate average = 0.0968447 (25 samples)
	minimum = 0.0708689 (25 samples)
	maximum = 0.129618 (25 samples)
Accepted flit rate average = 0.0968447 (25 samples)
	minimum = 0.0904164 (25 samples)
	maximum = 0.102264 (25 samples)
Injected packet size average = 1.95146 (25 samples)
Accepted packet size average = 1.95146 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 2 min, 0 sec (10920 sec)
gpgpu_simulation_rate = 50915 (inst/sec)
gpgpu_simulation_rate = 1540 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 26: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 26 
gpu_sim_cycle = 2598814
gpu_sim_insn = 21177968
gpu_ipc =       8.1491
gpu_tot_sim_cycle = 19643529
gpu_tot_sim_insn = 577171796
gpu_tot_ipc =      29.3823
gpu_tot_issued_cta = 1703936
max_total_param_size = 0
gpu_stall_dramfull = 343928
gpu_stall_icnt2sh    = 175496
partiton_reqs_in_parallel = 57173908
partiton_reqs_in_parallel_total    = 239546976
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      15.1053
partiton_reqs_in_parallel_util = 57173908
partiton_reqs_in_parallel_util_total    = 239546976
gpu_sim_cycle_parition_util = 2598814
gpu_tot_sim_cycle_parition_util    = 10903413
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9757
partiton_replys_in_parallel = 117127
partiton_replys_in_parallel_total    = 3411227
L2_BW  =       4.2719 GB/Sec
L2_BW_total  =      17.0250 GB/Sec
gpu_total_sim_rate=44583

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20891037
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10289152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10287360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20884738
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10289152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20891037
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
50430, 49620, 50533, 49823, 50062, 49385, 50240, 49053, 49776, 48911, 49780, 48755, 49325, 48208, 49079, 47608, 48936, 47514, 48862, 47192, 48790, 47295, 48265, 46906, 47881, 47332, 48067, 46855, 47830, 46727, 47591, 46830, 
gpgpu_n_tot_thrd_icount = 1226132384
gpgpu_n_tot_w_icount = 38316637
gpgpu_n_stall_shd_mem = 435315
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2521139
gpgpu_n_mem_write_global = 1006963
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 38894812
gpgpu_n_store_insn = 15753013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 164626432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198337
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2788953	W0_Idle:488825684	W0_Scoreboard:230463247	W1:492915	W2:9387	W3:63	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:37814263	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20039112 {8:2504889,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69641336 {40:89375,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150575528 {40:931203,72:1573342,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8055704 {8:1006963,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2320 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 438 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 19641217 
mrq_lat_table:511370 	32138 	45228 	83448 	168674 	238573 	312575 	148641 	77760 	8328 	131 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2051541 	1311929 	141000 	11620 	910 	124 	2048 	2367 	3566 	2613 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	65 	3029326 	292515 	17978 	5001 	112277 	42250 	16265 	612 	27 	923 	109 	2052 	2780 	3149 	2613 	412 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1726031 	757367 	37727 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	263483 	207317 	
mf_lat_pw_table:77332 	0 	0 	0 	0 	0 	0 	2487 	355 	147 	29 	71 	75 	93 	97 	106 	56 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    546951    520681    511227    529313    512546    512499    490939    492382    633641    508615    457064    493110    511674    639457    505357    594519 
dram[1]:    559676    533951    489604    593323    559532    737581    443443    443232    468109    600837    511263    511227    512857    512104    514435    594529 
dram[2]:    485765    552904    511245    491596    946899    512570    490769    488457    488358    508214    636993    533195    510970    604829    509548    512936 
dram[3]:    556263    560738    618002    524427    512881    510684    488461    490104    636458    563272    509600    533184    512883    534082    514862    583898 
dram[4]:    503082    498900    486440    493386    957281    512623    491005    485006    468088    560235    486492    594474    445256    535768    579761    500071 
dram[5]:    603480    578081    535774    522747    464448    504145    484924    514552    507648    534253    485646    508885    526889    535218    488322    588147 
dram[6]:    579741    535182    582081    559336    514319    592421    484933    485199    508972    565507    511038    555866    512838    526648    514191    513523 
dram[7]:    508173    563595    493502    511312    503691    510845    446345    894196    562086    484066    494051    511309    541700    488991    488477    567344 
dram[8]:    466700    485498    511258    533440    561012    551862    547064    489333    533780    495059    487177    654843    520956    504496    635469    547720 
dram[9]:    540495    439172    561236    533495    956118    486510    484949    485104    507851    614809    487626    508801    533284    570834    637745    537471 
dram[10]:    490692    499155    494251    498525    488742    488803    484965    485875    485246    508759    508612    486538    638440    535893    507945    537057 
average row accesses per activate:
dram[0]:  5.054904  4.950904  4.472316  4.451643  4.481555  4.702028  4.947196  5.095531  4.480741  4.713337  4.354854  4.522783  4.694330  4.965897  4.408878  4.519424 
dram[1]:  4.814423  5.149246  4.399716  4.671026  4.471282  4.699637  5.004964  5.036464  4.417746  4.654876  4.411143  4.465859  4.708181  4.847349  4.256054  4.401114 
dram[2]:  4.707185  5.086770  4.313744  4.420729  4.541977  4.665298  4.935974  5.149432  4.354884  4.674644  4.244823  4.462319  4.734407  4.765478  4.269892  4.582199 
dram[3]:  5.089496  5.008386  4.448675  4.481571  4.550302  4.575025  4.942935  5.158766  4.470331  4.621866  4.430160  4.477118  4.629403  4.743845  4.292252  4.414839 
dram[4]:  4.902225  5.238436  4.239635  4.427887  4.485163  4.657989  4.906401  5.000551  4.390995  4.885168  4.338187  4.448359  4.595226  4.718507  4.304348  4.329380 
dram[5]:  4.928388  4.938437  4.389074  4.503887  4.454858  4.654854  4.868703  5.144231  4.520197  4.623737  4.297992  4.556327  4.671134  4.810106  4.295578  4.417403 
dram[6]:  4.871363  5.026441  4.293872  4.351921  4.674431  4.651282  4.995587  5.116488  4.393146  4.684721  4.205561  4.479065  4.735524  4.783254  4.357900  4.365854 
dram[7]:  4.786860  4.957358  4.276782  4.376587  4.455746  4.617572  4.903608  5.242178  4.425420  4.588939  4.355220  4.466374  4.704416  4.796316  4.281658  4.464370 
dram[8]:  4.711045  5.017932  4.292031  4.528780  4.632225  4.744637  4.916936  5.176906  4.347908  4.480797  4.360114  4.573566  4.642347  4.885484  4.285391  4.427311 
dram[9]:  4.889574  5.072187  4.353024  4.472849  4.590978  4.659312  5.215686  5.084081  4.486553  4.531434  4.425470  4.487104  4.668035  4.968149  4.359540  4.450658 
dram[10]:  4.787394  5.171491  4.283410  4.392250  4.633759  4.739040  4.897629  5.176136  4.320579  4.503883  4.384652  4.425216  4.675412  4.872649  4.236005  4.550410 
average row locality = 1626867/352132 = 4.620049
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5894      5942      5792      5839      5723      5691      5713      5723      5692      5710      5694      5678      5619      5558      5851      5841 
dram[1]:      5940      5959      5803      5794      5719      5693      5709      5724      5719      5713      5653      5679      5567      5569      5888      5882 
dram[2]:      5951      5916      5813      5835      5737      5707      5712      5684      5721      5693      5681      5700      5617      5606      5854      5843 
dram[3]:      5917      5951      5776      5773      5665      5698      5705      5683      5701      5716      5644      5674      5602      5582      5869      5880 
dram[4]:      5903      5937      5814      5770      5690      5725      5728      5701      5742      5690      5673      5681      5568      5601      5896      5891 
dram[5]:      5962      5932      5787      5786      5716      5696      5701      5700      5689      5670      5669      5662      5591      5571      5906      5895 
dram[6]:      5937      5907      5783      5797      5679      5693      5689      5715      5733      5684      5677      5667      5601      5561      5873      5882 
dram[7]:      5952      5933      5803      5823      5717      5700      5721      5694      5725      5705      5663      5643      5591      5618      5889      5875 
dram[8]:      5940      5920      5828      5800      5703      5701      5729      5715      5739      5735      5674      5644      5603      5609      5879      5924 
dram[9]:      5930      5933      5819      5812      5700      5709      5679      5699      5676      5721      5650      5671      5616      5584      5881      5871 
dram[10]:      5954      5890      5804      5789      5692      5705      5715      5721      5747      5740      5664      5673      5595      5592      5877      5858 
total reads: 1011860
bank skew: 5962/5558 = 1.07
chip skew: 92143/91836 = 1.00
number of total write accesses:
dram[0]:      3589      3638      3497      3505      3388      3351      3375      3398      3498      3514      3547      3553      3488      3470      3584      3582 
dram[1]:      3607      3598      3498      3492      3389      3382      3365      3392      3492      3499      3531      3543      3468      3481      3603      3598 
dram[2]:      3614      3581      3509      3506      3406      3381      3385      3379      3507      3488      3543      3537      3492      3477      3591      3578 
dram[3]:      3580      3605      3455      3468      3381      3388      3390      3350      3490      3500      3522      3522      3467      3474      3604      3581 
dram[4]:      3573      3576      3492      3471      3379      3400      3393      3375      3523      3499      3563      3536      3480      3501      3608      3599 
dram[5]:      3604      3614      3452      3483      3363      3367      3384      3395      3487      3485      3533      3519      3471      3472      3613      3598 
dram[6]:      3606      3598      3466      3490      3352      3377      3368      3377      3497      3484      3550      3533      3477      3465      3588      3605 
dram[7]:      3593      3600      3499      3486      3395      3392      3385      3354      3502      3505      3557      3522      3465      3495      3612      3585 
dram[8]:      3614      3594      3490      3484      3353      3366      3387      3386      3509      3482      3552      3526      3496      3478      3596      3608 
dram[9]:      3590      3623      3466      3496      3358      3372      3365      3371      3499      3505      3524      3550      3482      3463      3601      3600 
dram[10]:      3616      3579      3491      3505      3367      3375      3375      3389      3512      3538      3535      3558      3494      3476      3582      3575 
total reads: 615007
bank skew: 3638/3350 = 1.09
chip skew: 55977/55777 = 1.00
average mf latency per bank:
dram[0]:        943       972       774       896      1098      1124      1050      1018       862       960      1003       894      1003       892       863       784
dram[1]:        978      1071       827       905      1114      1109      1041       997       813       865      1038       991       984       969       855       883
dram[2]:        972       927       853       876      1150      1176      1039      1051       857       864       961      1004      1002      1043       867       868
dram[3]:        985      1052       812       795      1078      1125      1015      1083       809       884       990      1024      1021       912       846       846
dram[4]:        893       932       804       800      1128      1126      1038      1004       801       825       958       999       835       946       890       800
dram[5]:       1022       943       799       822      1087      1143      1034      1080       851       810      1031       905       891       908       879       874
dram[6]:       1000       916       849       863      1228      1092      1134      1027       807       860      1038      1004       941       863       759       885
dram[7]:       1105       964       831       895      1020      1124      1161      1099       871       833       929       942       928       919       829       834
dram[8]:        994       923       803       917      1139      1191      1085      1101       869       907       981       927      1014       932       827       873
dram[9]:        948      1018       875       782      1160      1152      1061       988       851       866       932       958       928       934       838       882
dram[10]:       1024       911       771       766      1062      1070      1028      1045       789       896      1020       915       900       987       890       800
maximum mf latency per bank:
dram[0]:     131900    131941    129759    127934    247678    247651    247680    247633    127938    192817    175778    124017    192817    127658    131901    131892
dram[1]:     187314    131905    127933    243067    247658    247650    247618    247591    131931    131922    124031    131906    201184    127120    131906    131905
dram[2]:     131934    131930    196480    177864    247672    247652    247626    247677    201869    127648    131908    131909    131917    192817    131923    131939
dram[3]:     127194    131937    127942    123673    247681    247680    247587    247607    127933    201869    131939    131911    131930    127658    181626    192817
dram[4]:     184228    127173    123665    131916    247683    247711    247602    247612    192817    131914    131924    131921    127151    127654    131923    131926
dram[5]:     192817    131927    177864    127938    247698    247671    247600    247592    201869    127692    131935    123955    204069    131918    131939    131926
dram[6]:     127193    131939    196479    131926    247686    247674    247577    247600    123664    127664    131935    123948    127664    127132    181623    131921
dram[7]:     131898    131906    123685    131871    247652    247702    247625    247587    201869    131927    131894    131895    198579    127666    131894    131906
dram[8]:     177869    177859    123691    179951    247671    247695    247610    247660    128541    201869    131939    127653    131935    131920    131915    131925
dram[9]:     131924    177864    131922    123666    247678    247689    247650    247656    127644    127641    131928    131923    131932    127149    127606    131922
dram[10]:     131993    177864    176379    129791    247676    247632    247636    247628    126521    123676    131914    127646    127648    131948    131944    131952
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25072956 n_nop=24461066 n_act=31725 n_pre=31709 n_req=147937 n_rd=367840 n_write=180616 bw_util=0.04375
n_activity=1460061 dram_eff=0.7513
bk0: 23576a 24751378i bk1: 23768a 24735457i bk2: 23168a 24753962i bk3: 23356a 24735444i bk4: 22892a 24755724i bk5: 22764a 24752096i bk6: 22852a 24766552i bk7: 22892a 24759297i bk8: 22768a 24765338i bk9: 22840a 24752676i bk10: 22776a 24753787i bk11: 22712a 24743579i bk12: 22476a 24754629i bk13: 22232a 24751368i bk14: 23404a 24744684i bk15: 23364a 24740414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.694263
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25072956 n_nop=24460669 n_act=31913 n_pre=31897 n_req=147949 n_rd=368044 n_write=180433 bw_util=0.04375
n_activity=1459819 dram_eff=0.7514
bk0: 23760a 24746708i bk1: 23836a 24738522i bk2: 23212a 24746650i bk3: 23176a 24743172i bk4: 22876a 24756629i bk5: 22772a 24745141i bk6: 22836a 24769518i bk7: 22896a 24755333i bk8: 22876a 24762736i bk9: 22852a 24753210i bk10: 22612a 24745461i bk11: 22716a 24741487i bk12: 22268a 24759827i bk13: 22276a 24747335i bk14: 23552a 24743325i bk15: 23528a 24737370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.693473
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25072956 n_nop=24459689 n_act=32161 n_pre=32145 n_req=148044 n_rd=368280 n_write=180681 bw_util=0.04379
n_activity=1463421 dram_eff=0.7502
bk0: 23804a 24741155i bk1: 23664a 24740969i bk2: 23252a 24741825i bk3: 23340a 24734970i bk4: 22948a 24755366i bk5: 22828a 24744162i bk6: 22848a 24766972i bk7: 22736a 24756583i bk8: 22884a 24755392i bk9: 22772a 24756730i bk10: 22724a 24742094i bk11: 22800a 24740582i bk12: 22468a 24754369i bk13: 22424a 24745859i bk14: 23416a 24744965i bk15: 23372a 24740275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.69484
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25072956 n_nop=24461894 n_act=31867 n_pre=31851 n_req=147613 n_rd=367344 n_write=180000 bw_util=0.04366
n_activity=1460380 dram_eff=0.7496
bk0: 23668a 24753679i bk1: 23804a 24742674i bk2: 23104a 24754472i bk3: 23092a 24745272i bk4: 22660a 24757742i bk5: 22792a 24745771i bk6: 22820a 24765285i bk7: 22732a 24760968i bk8: 22804a 24768434i bk9: 22864a 24757179i bk10: 22576a 24751283i bk11: 22696a 24744410i bk12: 22408a 24756100i bk13: 22328a 24749118i bk14: 23476a 24742607i bk15: 23520a 24736050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.688232
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25072956 n_nop=24459995 n_act=32176 n_pre=32160 n_req=147978 n_rd=368040 n_write=180585 bw_util=0.04376
n_activity=1461432 dram_eff=0.7508
bk0: 23612a 24748723i bk1: 23748a 24745658i bk2: 23256a 24743603i bk3: 23080a 24741591i bk4: 22760a 24758691i bk5: 22900a 24741925i bk6: 22912a 24762790i bk7: 22804a 24757232i bk8: 22968a 24759748i bk9: 22760a 24758677i bk10: 22692a 24740565i bk11: 22724a 24744711i bk12: 22272a 24757472i bk13: 22404a 24744439i bk14: 23584a 24741003i bk15: 23564a 24731332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.69318
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25072956 n_nop=24460917 n_act=32007 n_pre=31991 n_req=147773 n_rd=367732 n_write=180309 bw_util=0.04372
n_activity=1463492 dram_eff=0.7489
bk0: 23848a 24749227i bk1: 23728a 24740060i bk2: 23148a 24757821i bk3: 23144a 24746507i bk4: 22864a 24761509i bk5: 22784a 24752047i bk6: 22804a 24768804i bk7: 22800a 24759719i bk8: 22756a 24765381i bk9: 22680a 24759047i bk10: 22676a 24750631i bk11: 22648a 24748504i bk12: 22364a 24758533i bk13: 22284a 24749959i bk14: 23624a 24743636i bk15: 23580a 24739738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.679929
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25072956 n_nop=24461039 n_act=32064 n_pre=32048 n_req=147711 n_rd=367512 n_write=180293 bw_util=0.0437
n_activity=1457755 dram_eff=0.7516
bk0: 23748a 24743294i bk1: 23628a 24739886i bk2: 23132a 24745081i bk3: 23188a 24731746i bk4: 22716a 24764155i bk5: 22772a 24745659i bk6: 22756a 24764572i bk7: 22860a 24759085i bk8: 22932a 24761108i bk9: 22736a 24758255i bk10: 22708a 24742659i bk11: 22668a 24739333i bk12: 22404a 24757349i bk13: 22244a 24747538i bk14: 23492a 24742512i bk15: 23528a 24733772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.688636
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25072956 n_nop=24459654 n_act=32240 n_pre=32224 n_req=147999 n_rd=368208 n_write=180630 bw_util=0.04378
n_activity=1464608 dram_eff=0.7495
bk0: 23808a 24746775i bk1: 23732a 24741003i bk2: 23212a 24746788i bk3: 23292a 24735119i bk4: 22868a 24758644i bk5: 22800a 24745712i bk6: 22884a 24761580i bk7: 22776a 24758786i bk8: 22900a 24761591i bk9: 22820a 24758028i bk10: 22652a 24742258i bk11: 22572a 24744478i bk12: 22364a 24753726i bk13: 22472a 24748054i bk14: 23556a 24739950i bk15: 23500a 24739423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.696298
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25072956 n_nop=24459663 n_act=32112 n_pre=32096 n_req=148064 n_rd=368572 n_write=180513 bw_util=0.0438
n_activity=1465644 dram_eff=0.7493
bk0: 23760a 24745703i bk1: 23680a 24743907i bk2: 23312a 24748029i bk3: 23200a 24742755i bk4: 22812a 24760800i bk5: 22804a 24752236i bk6: 22916a 24767254i bk7: 22860a 24757260i bk8: 22956a 24756556i bk9: 22940a 24757853i bk10: 22696a 24744305i bk11: 22576a 24744893i bk12: 22412a 24755281i bk13: 22436a 24753313i bk14: 23516a 24745271i bk15: 23696a 24734936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.687748
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25072956 n_nop=24461328 n_act=31767 n_pre=31751 n_req=147816 n_rd=367804 n_write=180306 bw_util=0.04372
n_activity=1460965 dram_eff=0.7503
bk0: 23720a 24747848i bk1: 23732a 24737816i bk2: 23276a 24749063i bk3: 23248a 24735116i bk4: 22800a 24766099i bk5: 22836a 24750193i bk6: 22716a 24769635i bk7: 22796a 24760227i bk8: 22704a 24766519i bk9: 22884a 24757690i bk10: 22600a 24750786i bk11: 22684a 24738835i bk12: 22464a 24761292i bk13: 22336a 24754513i bk14: 23524a 24749978i bk15: 23484a 24738095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.683705
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25072956 n_nop=24460191 n_act=32101 n_pre=32085 n_req=147983 n_rd=368064 n_write=180515 bw_util=0.04376
n_activity=1461999 dram_eff=0.7505
bk0: 23816a 24745471i bk1: 23560a 24742857i bk2: 23216a 24745460i bk3: 23156a 24734219i bk4: 22768a 24759525i bk5: 22820a 24752240i bk6: 22860a 24762188i bk7: 22884a 24759227i bk8: 22988a 24760510i bk9: 22960a 24750143i bk10: 22656a 24745937i bk11: 22692a 24737038i bk12: 22380a 24757107i bk13: 22368a 24749938i bk14: 23508a 24747844i bk15: 23432a 24744843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.692493

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160468, Miss = 45978, Miss_rate = 0.287, Pending_hits = 74620, Reservation_fails = 139
L2_cache_bank[1]: Access = 160487, Miss = 45982, Miss_rate = 0.287, Pending_hits = 74550, Reservation_fails = 216
L2_cache_bank[2]: Access = 160351, Miss = 45998, Miss_rate = 0.287, Pending_hits = 74506, Reservation_fails = 191
L2_cache_bank[3]: Access = 160422, Miss = 46013, Miss_rate = 0.287, Pending_hits = 74439, Reservation_fails = 196
L2_cache_bank[4]: Access = 160565, Miss = 46086, Miss_rate = 0.287, Pending_hits = 74469, Reservation_fails = 164
L2_cache_bank[5]: Access = 160355, Miss = 45984, Miss_rate = 0.287, Pending_hits = 74525, Reservation_fails = 181
L2_cache_bank[6]: Access = 160090, Miss = 45879, Miss_rate = 0.287, Pending_hits = 74489, Reservation_fails = 191
L2_cache_bank[7]: Access = 160213, Miss = 45957, Miss_rate = 0.287, Pending_hits = 74498, Reservation_fails = 157
L2_cache_bank[8]: Access = 160401, Miss = 46014, Miss_rate = 0.287, Pending_hits = 74526, Reservation_fails = 214
L2_cache_bank[9]: Access = 160372, Miss = 45996, Miss_rate = 0.287, Pending_hits = 74497, Reservation_fails = 136
L2_cache_bank[10]: Access = 160417, Miss = 46021, Miss_rate = 0.287, Pending_hits = 74537, Reservation_fails = 176
L2_cache_bank[11]: Access = 160224, Miss = 45912, Miss_rate = 0.287, Pending_hits = 74470, Reservation_fails = 177
L2_cache_bank[12]: Access = 160224, Miss = 45972, Miss_rate = 0.287, Pending_hits = 74479, Reservation_fails = 190
L2_cache_bank[13]: Access = 160175, Miss = 45906, Miss_rate = 0.287, Pending_hits = 74510, Reservation_fails = 195
L2_cache_bank[14]: Access = 160538, Miss = 46061, Miss_rate = 0.287, Pending_hits = 74453, Reservation_fails = 227
L2_cache_bank[15]: Access = 160347, Miss = 45991, Miss_rate = 0.287, Pending_hits = 74505, Reservation_fails = 167
L2_cache_bank[16]: Access = 160602, Miss = 46095, Miss_rate = 0.287, Pending_hits = 74560, Reservation_fails = 153
L2_cache_bank[17]: Access = 160529, Miss = 46048, Miss_rate = 0.287, Pending_hits = 74638, Reservation_fails = 137
L2_cache_bank[18]: Access = 160260, Miss = 45951, Miss_rate = 0.287, Pending_hits = 74501, Reservation_fails = 144
L2_cache_bank[19]: Access = 160392, Miss = 46000, Miss_rate = 0.287, Pending_hits = 74541, Reservation_fails = 151
L2_cache_bank[20]: Access = 160526, Miss = 46048, Miss_rate = 0.287, Pending_hits = 74584, Reservation_fails = 160
L2_cache_bank[21]: Access = 160396, Miss = 45968, Miss_rate = 0.287, Pending_hits = 74529, Reservation_fails = 138
L2_total_cache_accesses = 3528354
L2_total_cache_misses = 1011860
L2_total_cache_miss_rate = 0.2868
L2_total_cache_pending_hits = 1639426
L2_total_cache_reservation_fails = 3800
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 71888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1517256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 931995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 805160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79849
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3800
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2521139
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1006963
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=7624819
icnt_total_pkts_simt_to_mem=5469155
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45916
	minimum = 6
	maximum = 47
Network latency average = 8.25696
	minimum = 6
	maximum = 42
Slowest packet = 6829893
Flit latency average = 8.08156
	minimum = 6
	maximum = 41
Slowest flit = 12744362
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000901388
	minimum = 0.000771506 (at node 6)
	maximum = 0.00105183 (at node 44)
Accepted packet rate average = 0.000901388
	minimum = 0.000771506 (at node 6)
	maximum = 0.00105183 (at node 44)
Injected flit rate average = 0.00138764
	minimum = 0.000844424 (at node 6)
	maximum = 0.00207595 (at node 44)
Accepted flit rate average= 0.00138764
	minimum = 0.00110262 (at node 46)
	maximum = 0.00165672 (at node 8)
Injected packet length average = 1.53945
Accepted packet length average = 1.53945
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4247 (26 samples)
	minimum = 6 (26 samples)
	maximum = 85.4615 (26 samples)
Network latency average = 9.70308 (26 samples)
	minimum = 6 (26 samples)
	maximum = 79.6538 (26 samples)
Flit latency average = 9.46276 (26 samples)
	minimum = 6 (26 samples)
	maximum = 78.8462 (26 samples)
Fragmentation average = 0.0202125 (26 samples)
	minimum = 0 (26 samples)
	maximum = 23.5 (26 samples)
Injected packet rate average = 0.0477527 (26 samples)
	minimum = 0.0424283 (26 samples)
	maximum = 0.0543627 (26 samples)
Accepted packet rate average = 0.0477527 (26 samples)
	minimum = 0.0424283 (26 samples)
	maximum = 0.0543627 (26 samples)
Injected flit rate average = 0.0931733 (26 samples)
	minimum = 0.0681757 (26 samples)
	maximum = 0.124713 (26 samples)
Accepted flit rate average = 0.0931733 (26 samples)
	minimum = 0.0869813 (26 samples)
	maximum = 0.0983949 (26 samples)
Injected packet size average = 1.95116 (26 samples)
Accepted packet size average = 1.95116 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 35 min, 46 sec (12946 sec)
gpgpu_simulation_rate = 44583 (inst/sec)
gpgpu_simulation_rate = 1517 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 27: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 27 
gpu_sim_cycle = 47230
gpu_sim_insn = 23108742
gpu_ipc =     489.2810
gpu_tot_sim_cycle = 19912909
gpu_tot_sim_insn = 600280538
gpu_tot_ipc =      30.1453
gpu_tot_issued_cta = 1769472
max_total_param_size = 0
gpu_stall_dramfull = 344100
gpu_stall_icnt2sh    = 185682
partiton_reqs_in_parallel = 1038888
partiton_reqs_in_parallel_total    = 296720884
partiton_level_parallism =      21.9964
partiton_level_parallism_total  =      14.9531
partiton_reqs_in_parallel_util = 1038888
partiton_reqs_in_parallel_util_total    = 296720884
gpu_sim_cycle_parition_util = 47230
gpu_tot_sim_cycle_parition_util    = 13502227
partiton_level_parallism_util =      21.9964
partiton_level_parallism_util_total  =      21.9758
partiton_replys_in_parallel = 211724
partiton_replys_in_parallel_total    = 3528354
L2_BW  =     424.9004 GB/Sec
L2_BW_total  =      17.8025 GB/Sec
gpu_total_sim_rate=45662

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21700143
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10551296
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10549504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21693844
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10551296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21700143
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
52524, 51580, 52519, 51854, 52096, 51425, 52286, 51105, 51810, 50949, 51838, 50804, 51353, 50254, 51098, 49669, 50988, 49557, 50905, 49176, 50815, 49356, 50383, 48988, 49885, 49423, 50149, 48923, 49913, 48785, 49698, 48816, 
gpgpu_n_tot_thrd_icount = 1275818016
gpgpu_n_tot_w_icount = 39869313
gpgpu_n_stall_shd_mem = 435363
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2652211
gpgpu_n_mem_write_global = 1087615
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 40991964
gpgpu_n_store_insn = 16817617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168820736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198385
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2838383	W0_Idle:488838203	W0_Scoreboard:231747050	W1:535611	W2:11955	W3:147	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:39321591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21087688 {8:2635961,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74972056 {40:104257,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 160012712 {40:931203,72:1704414,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8700920 {8:1087615,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2460 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 427 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 19912908 
mrq_lat_table:539148 	34350 	48804 	90041 	180502 	256363 	333739 	161808 	83000 	9909 	349 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2153958 	1414935 	147034 	11853 	944 	124 	2048 	2367 	3566 	2613 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	69 	3220075 	312538 	18887 	5026 	112291 	42250 	16265 	612 	27 	923 	109 	2052 	2780 	3149 	2613 	412 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1815867 	796863 	39463 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	263483 	207317 	
mf_lat_pw_table:157984 	0 	0 	0 	0 	0 	0 	2526 	411 	147 	29 	71 	75 	93 	97 	106 	56 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    546951    520681    511227    529313    512546    512499    490939    492382    633641    508615    457064    493110    511674    639457    505357    594519 
dram[1]:    559676    533951    489604    593323    559532    737581    443443    443232    468109    600837    511263    511227    512857    512104    514435    594529 
dram[2]:    485765    552904    511245    491596    946899    512570    490769    488457    488358    508214    636993    533195    510970    604829    509548    512936 
dram[3]:    556263    560738    618002    524427    512881    510684    488461    490104    636458    563272    509600    533184    512883    534082    514862    583898 
dram[4]:    503082    498900    486440    493386    957281    512623    491005    485006    468088    560235    486492    594474    445256    535768    579761    500071 
dram[5]:    603480    578081    535774    522747    464448    504145    484924    514552    507648    534253    485646    508885    526889    535218    488322    588147 
dram[6]:    579741    535182    582081    559336    514319    592421    484933    485199    508972    565507    511038    555866    512838    526648    514191    513523 
dram[7]:    508173    563595    493502    511312    503691    510845    446345    894196    562086    484066    494051    511309    541700    488991    488477    567344 
dram[8]:    466700    485498    511258    533440    561012    551862    547064    489333    533780    495059    487177    654843    520956    504496    635469    547720 
dram[9]:    540495    439172    561236    533495    956118    486510    484949    485104    507851    614809    487626    508801    533284    570834    637745    537471 
dram[10]:    490692    499155    494251    498525    488742    488803    484965    485875    485246    508759    508612    486538    638440    535893    507945    537057 
average row accesses per activate:
dram[0]:  4.907112  4.815529  4.422391  4.425211  4.392776  4.660568  4.814760  4.980573  4.389709  4.614881  4.273397  4.462025  4.599432  4.887146  4.364109  4.454384 
dram[1]:  4.673684  4.977062  4.324641  4.591119  4.370121  4.596499  4.914474  4.920747  4.345527  4.557924  4.305702  4.390450  4.620144  4.724780  4.174342  4.350387 
dram[2]:  4.595142  4.910368  4.228256  4.345534  4.490106  4.545241  4.779794  5.013968  4.304803  4.585047  4.172808  4.361222  4.658373  4.618571  4.206997  4.475300 
dram[3]:  5.034158  4.922854  4.327041  4.458559  4.516807  4.550725  4.825634  5.028096  4.409070  4.532629  4.328622  4.465517  4.508854  4.683471  4.226250  4.337059 
dram[4]:  4.740967  5.078382  4.201015  4.350420  4.422638  4.563994  4.734208  4.867235  4.281263  4.750363  4.262953  4.367510  4.512138  4.632682  4.196606  4.250105 
dram[5]:  4.793621  4.783200  4.326049  4.407391  4.362780  4.528558  4.702860  5.025867  4.416554  4.506685  4.224516  4.442526  4.535178  4.692420  4.195535  4.307528 
dram[6]:  4.754664  4.864943  4.246776  4.305990  4.575557  4.561205  4.883123  5.003085  4.293426  4.541029  4.165188  4.434371  4.642549  4.662136  4.292942  4.324094 
dram[7]:  4.692166  4.880633  4.208139  4.326077  4.425193  4.580433  4.798029  5.061161  4.350707  4.534745  4.311296  4.454959  4.625479  4.747928  4.230929  4.375595 
dram[8]:  4.640127  4.864529  4.258990  4.413363  4.512377  4.668434  4.804230  4.995385  4.263793  4.376167  4.269381  4.430317  4.523787  4.756253  4.195273  4.332623 
dram[9]:  4.800756  4.980947  4.279552  4.373955  4.493030  4.616556  5.022337  4.973320  4.407889  4.461922  4.345761  4.402678  4.545880  4.906599  4.293294  4.375595 
dram[10]:  4.686697  5.068672  4.252357  4.317826  4.568000  4.677094  4.788462  5.013882  4.257439  4.420748  4.305092  4.356859  4.596117  4.770443  4.169275  4.490196 
average row locality = 1738034/383658 = 4.530165
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6308      6351      6193      6240      6111      6087      6105      6115      6078      6103      6081      6072      6008      5951      6254      6239 
dram[1]:      6353      6367      6206      6196      6110      6092      6106      6120      6114      6099      6045      6063      5953      5952      6298      6289 
dram[2]:      6361      6320      6215      6236      6127      6094      6110      6074      6116      6085      6067      6082      6012      5987      6262      6247 
dram[3]:      6337      6360      6166      6182      6061      6100      6093      6076      6094      6113      6036      6068      5984      5963      6280      6277 
dram[4]:      6308      6344      6209      6165      6083      6113      6115      6101      6128      6083      6063      6069      5958      5991      6296      6291 
dram[5]:      6370      6339      6192      6185      6110      6081      6090      6091      6086      6059      6057      6045      5971      5957      6304      6300 
dram[6]:      6351      6318      6184      6202      6072      6087      6087      6112      6120      6077      6067      6061      5981      5935      6278      6290 
dram[7]:      6362      6339      6202      6217      6109      6096      6116      6087      6114      6099      6058      6033      5975      6012      6294      6282 
dram[8]:      6346      6328      6227      6194      6088      6095      6129      6108      6138      6120      6064      6031      5984      5993      6280      6324 
dram[9]:      6340      6340      6218      6206      6091      6104      6072      6089      6074      6113      6039      6065      5999      5972      6285      6271 
dram[10]:      6362      6302      6200      6190      6090      6103      6106      6116      6134      6139      6048      6068      5981      5981      6288      6267 
total reads: 1081517
bank skew: 6370/5935 = 1.07
chip skew: 98449/98190 = 1.00
number of total write accesses:
dram[0]:      3835      3882      3722      3730      3619      3593      3616      3627      3733      3759      3782      3798      3706      3706      3814      3819 
dram[1]:      3859      3831      3745      3730      3631      3625      3605      3628      3746      3737      3772      3776      3680      3696      3854      3830 
dram[2]:      3854      3815      3751      3737      3630      3601      3636      3618      3742      3727      3785      3770      3724      3712      3839      3809 
dram[3]:      3832      3850      3691      3716      3614      3634      3621      3588      3725      3750      3764      3774      3692      3699      3863      3811 
dram[4]:      3795      3828      3718      3680      3607      3622      3628      3614      3766      3736      3810      3771      3707      3733      3843      3837 
dram[5]:      3850      3854      3706      3714      3619      3592      3612      3624      3732      3716      3765      3733      3698      3700      3845      3827 
dram[6]:      3843      3840      3694      3719      3587      3601      3606      3619      3742      3718      3792      3770      3708      3669      3819      3850 
dram[7]:      3820      3842      3725      3720      3622      3642      3624      3595      3736      3755      3789      3759      3683      3726      3856      3830 
dram[8]:      3853      3834      3722      3714      3573      3592      3638      3633      3754      3722      3794      3760      3715      3705      3839      3836 
dram[9]:      3828      3856      3702      3736      3578      3600      3596      3604      3760      3730      3752      3797      3711      3694      3830      3841 
dram[10]:      3855      3810      3725      3741      3617      3616      3605      3636      3739      3790      3759      3810      3726      3703      3835      3809 
total reads: 656518
bank skew: 3882/3573 = 1.09
chip skew: 59776/59577 = 1.00
average mf latency per bank:
dram[0]:        913       941       757       871      1058      1083      1012       984       837       930       970       869       972       869       839       767
dram[1]:        945      1034       805       880      1073      1068      1007       968       790       842      1001       959       956       939       829       857
dram[2]:        941       900       828       851      1107      1133      1002      1015       834       839       929       971       969      1009       842       845
dram[3]:        951      1016       791       778      1040      1087       984      1046       788       860       956       989       988       888       822       824
dram[4]:        867       904       785       781      1084      1085      1003       970       779       803       927       967       813       920       864       780
dram[5]:        987       914       778       800      1046      1102       998      1043       825       789       995       879       867       882       854       849
dram[6]:        967       888       826       840      1179      1054      1093       991       786       836      1001       971       914       841       742       859
dram[7]:       1065       935       810       869       985      1081      1117      1060       845       809       900       914       903       894       807       815
dram[8]:        962       896       783       890      1097      1147      1046      1061       843       880       949       899       982       904       804       849
dram[9]:        917       985       850       763      1116      1109      1024       956       825       842       903       929       901       907       815       856
dram[10]:        990       885       754       748      1022      1032       992      1008       768       868       985       887       874       956       863       779
maximum mf latency per bank:
dram[0]:     131900    131941    129759    127934    247678    247651    247680    247633    127938    192817    175778    124017    192817    127658    131901    131892
dram[1]:     187314    131905    127933    243067    247658    247650    247618    247591    131931    131922    124031    131906    201184    127120    131906    131905
dram[2]:     131934    131930    196480    177864    247672    247652    247626    247677    201869    127648    131908    131909    131917    192817    131923    131939
dram[3]:     127194    131937    127942    123673    247681    247680    247587    247607    127933    201869    131939    131911    131930    127658    181626    192817
dram[4]:     184228    127173    123665    131916    247683    247711    247602    247612    192817    131914    131924    131921    127151    127654    131923    131926
dram[5]:     192817    131927    177864    127938    247698    247671    247600    247592    201869    127692    131935    123955    204069    131918    131939    131926
dram[6]:     127193    131939    196479    131926    247686    247674    247577    247600    123664    127664    131935    123948    127664    127132    181623    131921
dram[7]:     131898    131906    123685    131871    247652    247702    247625    247587    201869    131927    131894    131895    198579    127666    131894    131906
dram[8]:     177869    177859    123691    179951    247671    247695    247610    247660    128541    201869    131939    127653    131935    131920    131915    131925
dram[9]:     131924    177864    131922    123666    247678    247689    247650    247656    127644    127641    131928    131923    131932    127149    127606    131922
dram[10]:     131993    177864    176379    129791    247676    247632    247636    247628    126521    123676    131914    127646    127648    131948    131944    131952
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25160654 n_nop=24504839 n_act=34500 n_pre=34484 n_req=158037 n_rd=393184 n_write=193647 bw_util=0.04665
n_activity=1546437 dram_eff=0.7589
bk0: 25232a 24803165i bk1: 25404a 24787265i bk2: 24772a 24808681i bk3: 24960a 24789630i bk4: 24444a 24810037i bk5: 24348a 24804088i bk6: 24420a 24819499i bk7: 24460a 24813540i bk8: 24312a 24817055i bk9: 24412a 24804829i bk10: 24324a 24808294i bk11: 24288a 24796690i bk12: 24032a 24809269i bk13: 23804a 24804379i bk14: 25016a 24797598i bk15: 24956a 24792355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.75384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25160654 n_nop=24503928 n_act=34830 n_pre=34814 n_req=158108 n_rd=393452 n_write=193630 bw_util=0.04667
n_activity=1546288 dram_eff=0.7593
bk0: 25412a 24797354i bk1: 25468a 24791390i bk2: 24824a 24798046i bk3: 24784a 24795917i bk4: 24440a 24810552i bk5: 24368a 24795480i bk6: 24424a 24820972i bk7: 24480a 24807184i bk8: 24456a 24814218i bk9: 24396a 24805018i bk10: 24180a 24799697i bk11: 24252a 24796321i bk12: 23812a 24816425i bk13: 23808a 24803477i bk14: 25192a 24794312i bk15: 25156a 24788636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.752722
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25160654 n_nop=24503033 n_act=35105 n_pre=35089 n_req=158145 n_rd=393580 n_write=193847 bw_util=0.04669
n_activity=1549967 dram_eff=0.758
bk0: 25444a 24792651i bk1: 25280a 24792886i bk2: 24860a 24796418i bk3: 24944a 24790404i bk4: 24508a 24809695i bk5: 24376a 24796767i bk6: 24440a 24818430i bk7: 24296a 24809447i bk8: 24464a 24806226i bk9: 24340a 24808597i bk10: 24268a 24795194i bk11: 24328a 24795665i bk12: 24048a 24809495i bk13: 23948a 24801538i bk14: 25048a 24794535i bk15: 24988a 24789722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.746975
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25160654 n_nop=24505406 n_act=34614 n_pre=34598 n_req=157814 n_rd=392760 n_write=193276 bw_util=0.04658
n_activity=1546992 dram_eff=0.7576
bk0: 25348a 24806770i bk1: 25440a 24794439i bk2: 24664a 24807755i bk3: 24728a 24796495i bk4: 24244a 24810013i bk5: 24400a 24795728i bk6: 24372a 24817893i bk7: 24304a 24814466i bk8: 24376a 24820409i bk9: 24452a 24808144i bk10: 24144a 24804894i bk11: 24272a 24795679i bk12: 23936a 24811335i bk13: 23852a 24803489i bk14: 25120a 24789453i bk15: 25108a 24787304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.761694
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25160654 n_nop=24503645 n_act=35125 n_pre=35109 n_req=158012 n_rd=393268 n_write=193507 bw_util=0.04664
n_activity=1547979 dram_eff=0.7581
bk0: 25232a 24802522i bk1: 25376a 24799482i bk2: 24836a 24799875i bk3: 24660a 24797543i bk4: 24332a 24812652i bk5: 24452a 24796159i bk6: 24460a 24817691i bk7: 24404a 24810939i bk8: 24512a 24813895i bk9: 24332a 24811981i bk10: 24252a 24794861i bk11: 24276a 24799377i bk12: 23832a 24814591i bk13: 23964a 24798777i bk14: 25184a 24793427i bk15: 25164a 24782437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.743817
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25160654 n_nop=24504310 n_act=35037 n_pre=35021 n_req=157824 n_rd=392948 n_write=193338 bw_util=0.0466
n_activity=1549939 dram_eff=0.7565
bk0: 25480a 24803865i bk1: 25356a 24795686i bk2: 24768a 24809869i bk3: 24740a 24800937i bk4: 24440a 24813165i bk5: 24324a 24805164i bk6: 24360a 24823370i bk7: 24364a 24814366i bk8: 24344a 24818978i bk9: 24236a 24813020i bk10: 24228a 24807505i bk11: 24180a 24805347i bk12: 23884a 24815273i bk13: 23828a 24807046i bk14: 25216a 24796639i bk15: 25200a 24792930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.727044
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25160654 n_nop=24504732 n_act=34909 n_pre=34893 n_req=157799 n_rd=392888 n_write=193232 bw_util=0.04659
n_activity=1544334 dram_eff=0.7591
bk0: 25404a 24796950i bk1: 25272a 24793464i bk2: 24736a 24801114i bk3: 24808a 24786020i bk4: 24288a 24814710i bk5: 24348a 24797663i bk6: 24348a 24819404i bk7: 24448a 24812108i bk8: 24480a 24813334i bk9: 24308a 24810196i bk10: 24268a 24797066i bk11: 24244a 24793095i bk12: 23924a 24812574i bk13: 23740a 24805302i bk14: 25112a 24794859i bk15: 25160a 24784107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.742189
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25160654 n_nop=24503562 n_act=34948 n_pre=34932 n_req=158119 n_rd=393580 n_write=193632 bw_util=0.04668
n_activity=1551211 dram_eff=0.7571
bk0: 25448a 24801928i bk1: 25356a 24793568i bk2: 24808a 24802728i bk3: 24868a 24788218i bk4: 24436a 24811191i bk5: 24384a 24796943i bk6: 24464a 24814510i bk7: 24348a 24808926i bk8: 24456a 24814021i bk9: 24396a 24808717i bk10: 24232a 24797487i bk11: 24132a 24797780i bk12: 23900a 24809273i bk13: 24048a 24802806i bk14: 25176a 24791633i bk15: 25128a 24790103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.757322
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25160654 n_nop=24502967 n_act=35095 n_pre=35079 n_req=158133 n_rd=393796 n_write=193717 bw_util=0.0467
n_activity=1552171 dram_eff=0.757
bk0: 25384a 24798503i bk1: 25312a 24796033i bk2: 24908a 24803322i bk3: 24776a 24796925i bk4: 24352a 24816874i bk5: 24380a 24805396i bk6: 24516a 24819335i bk7: 24432a 24809665i bk8: 24552a 24807604i bk9: 24480a 24810273i bk10: 24256a 24798594i bk11: 24124a 24797242i bk12: 23936a 24814726i bk13: 23972a 24809264i bk14: 25120a 24797107i bk15: 25296a 24788169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.737412
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25160654 n_nop=24505139 n_act=34587 n_pre=34571 n_req=157893 n_rd=393112 n_write=193245 bw_util=0.04661
n_activity=1547408 dram_eff=0.7579
bk0: 25360a 24802685i bk1: 25360a 24793037i bk2: 24872a 24803445i bk3: 24824a 24788425i bk4: 24364a 24819762i bk5: 24416a 24801031i bk6: 24288a 24823429i bk7: 24356a 24815976i bk8: 24296a 24817700i bk9: 24452a 24811107i bk10: 24156a 24807266i bk11: 24260a 24792063i bk12: 23996a 24817099i bk13: 23888a 24810152i bk14: 25140a 24803350i bk15: 25084a 24791963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.733758
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0x800ffe80, atomic=0 1 entries : 0x7f8215e556b0 :  mf: uid=36652668, sid27:w04, part=10, addr=0x800ffea0, load , size=32, unknown  status = IN_PARTITION_DRAM (19912908), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25160654 n_nop=24503743 n_act=34909 n_pre=34893 n_req=158151 n_rd=393498 n_write=193611 bw_util=0.04667
n_activity=1548579 dram_eff=0.7583
bk0: 25448a 24797811i bk1: 25208a 24797030i bk2: 24800a 24800835i bk3: 24760a 24787548i bk4: 24360a 24812058i bk5: 24412a 24802286i bk6: 24424a 24818266i bk7: 24464a 24811084i bk8: 24536a 24815800i bk9: 24556a 24800815i bk10: 24192a 24803091i bk11: 24270a 24789496i bk12: 23924a 24813078i bk13: 23924a 24804778i bk14: 25152a 24796293i bk15: 25068a 24796725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.746114

========= L2 cache stats =========
L2_cache_bank[0]: Access = 170110, Miss = 49138, Miss_rate = 0.289, Pending_hits = 77636, Reservation_fails = 142
L2_cache_bank[1]: Access = 170104, Miss = 49158, Miss_rate = 0.289, Pending_hits = 77593, Reservation_fails = 219
L2_cache_bank[2]: Access = 169993, Miss = 49185, Miss_rate = 0.289, Pending_hits = 77571, Reservation_fails = 193
L2_cache_bank[3]: Access = 170014, Miss = 49178, Miss_rate = 0.289, Pending_hits = 77477, Reservation_fails = 196
L2_cache_bank[4]: Access = 170194, Miss = 49270, Miss_rate = 0.289, Pending_hits = 77503, Reservation_fails = 170
L2_cache_bank[5]: Access = 169957, Miss = 49125, Miss_rate = 0.289, Pending_hits = 77544, Reservation_fails = 181
L2_cache_bank[6]: Access = 169739, Miss = 49051, Miss_rate = 0.289, Pending_hits = 77512, Reservation_fails = 195
L2_cache_bank[7]: Access = 169897, Miss = 49139, Miss_rate = 0.289, Pending_hits = 77547, Reservation_fails = 160
L2_cache_bank[8]: Access = 169982, Miss = 49160, Miss_rate = 0.289, Pending_hits = 77546, Reservation_fails = 214
L2_cache_bank[9]: Access = 169982, Miss = 49157, Miss_rate = 0.289, Pending_hits = 77538, Reservation_fails = 137
L2_cache_bank[10]: Access = 170027, Miss = 49180, Miss_rate = 0.289, Pending_hits = 77585, Reservation_fails = 178
L2_cache_bank[11]: Access = 169798, Miss = 49057, Miss_rate = 0.289, Pending_hits = 77511, Reservation_fails = 181
L2_cache_bank[12]: Access = 169853, Miss = 49140, Miss_rate = 0.289, Pending_hits = 77511, Reservation_fails = 194
L2_cache_bank[13]: Access = 169775, Miss = 49082, Miss_rate = 0.289, Pending_hits = 77545, Reservation_fails = 199
L2_cache_bank[14]: Access = 170139, Miss = 49230, Miss_rate = 0.289, Pending_hits = 77482, Reservation_fails = 228
L2_cache_bank[15]: Access = 170008, Miss = 49165, Miss_rate = 0.289, Pending_hits = 77555, Reservation_fails = 169
L2_cache_bank[16]: Access = 170229, Miss = 49256, Miss_rate = 0.289, Pending_hits = 77586, Reservation_fails = 153
L2_cache_bank[17]: Access = 170135, Miss = 49193, Miss_rate = 0.289, Pending_hits = 77666, Reservation_fails = 138
L2_cache_bank[18]: Access = 169899, Miss = 49118, Miss_rate = 0.289, Pending_hits = 77540, Reservation_fails = 144
L2_cache_bank[19]: Access = 170021, Miss = 49160, Miss_rate = 0.289, Pending_hits = 77596, Reservation_fails = 154
L2_cache_bank[20]: Access = 170174, Miss = 49209, Miss_rate = 0.289, Pending_hits = 77621, Reservation_fails = 160
L2_cache_bank[21]: Access = 170048, Miss = 49166, Miss_rate = 0.289, Pending_hits = 77597, Reservation_fails = 138
L2_total_cache_accesses = 3740078
L2_total_cache_misses = 1081517
L2_total_cache_miss_rate = 0.2892
L2_total_cache_pending_hits = 1706262
L2_total_cache_reservation_fails = 3843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 73880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1581796
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 996535
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878399
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84966
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3839
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2652211
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1087615
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=8098687
icnt_total_pkts_simt_to_mem=5827301
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0372
	minimum = 6
	maximum = 96
Network latency average = 9.45394
	minimum = 6
	maximum = 96
Slowest packet = 7293260
Flit latency average = 8.64791
	minimum = 6
	maximum = 96
Slowest flit = 13659395
Fragmentation average = 3.07003e-05
	minimum = 0
	maximum = 12
Injected packet rate average = 0.0896585
	minimum = 0.0787863 (at node 7)
	maximum = 0.102522 (at node 35)
Accepted packet rate average = 0.0896585
	minimum = 0.0787863 (at node 7)
	maximum = 0.102522 (at node 35)
Injected flit rate average = 0.176166
	minimum = 0.133149 (at node 7)
	maximum = 0.228631 (at node 35)
Accepted flit rate average= 0.176166
	minimum = 0.171304 (at node 39)
	maximum = 0.180832 (at node 0)
Injected packet length average = 1.96486
Accepted packet length average = 1.96486
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4104 (27 samples)
	minimum = 6 (27 samples)
	maximum = 85.8519 (27 samples)
Network latency average = 9.69385 (27 samples)
	minimum = 6 (27 samples)
	maximum = 80.2593 (27 samples)
Flit latency average = 9.43258 (27 samples)
	minimum = 6 (27 samples)
	maximum = 79.4815 (27 samples)
Fragmentation average = 0.0194651 (27 samples)
	minimum = 0 (27 samples)
	maximum = 23.0741 (27 samples)
Injected packet rate average = 0.0493047 (27 samples)
	minimum = 0.0437749 (27 samples)
	maximum = 0.0561463 (27 samples)
Accepted packet rate average = 0.0493047 (27 samples)
	minimum = 0.0437749 (27 samples)
	maximum = 0.0561463 (27 samples)
Injected flit rate average = 0.0962471 (27 samples)
	minimum = 0.0705821 (27 samples)
	maximum = 0.128561 (27 samples)
Accepted flit rate average = 0.0962471 (27 samples)
	minimum = 0.0901044 (27 samples)
	maximum = 0.101448 (27 samples)
Injected packet size average = 1.95209 (27 samples)
Accepted packet size average = 1.95209 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 39 min, 6 sec (13146 sec)
gpgpu_simulation_rate = 45662 (inst/sec)
gpgpu_simulation_rate = 1514 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 28: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 28 
gpu_sim_cycle = 1960400
gpu_sim_insn = 21380248
gpu_ipc =      10.9061
gpu_tot_sim_cycle = 22095459
gpu_tot_sim_insn = 621660786
gpu_tot_ipc =      28.1352
gpu_tot_issued_cta = 1835008
max_total_param_size = 0
gpu_stall_dramfull = 344107
gpu_stall_icnt2sh    = 186827
partiton_reqs_in_parallel = 43128793
partiton_reqs_in_parallel_total    = 297759772
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      15.4280
partiton_reqs_in_parallel_util = 43128793
partiton_reqs_in_parallel_util_total    = 297759772
gpu_sim_cycle_parition_util = 1960400
gpu_tot_sim_cycle_parition_util    = 13549457
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9788
partiton_replys_in_parallel = 165645
partiton_replys_in_parallel_total    = 3740078
L2_BW  =       8.0088 GB/Sec
L2_BW_total  =      16.7546 GB/Sec
gpu_total_sim_rate=42301

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22698207
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11075584
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11073792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22691908
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11075584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22698207
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
54941, 53919, 54786, 54075, 54323, 53699, 54645, 53353, 54238, 53018, 54235, 52986, 53528, 52668, 53397, 51945, 53195, 51915, 53135, 51289, 53022, 51564, 52469, 51243, 52184, 51660, 52411, 51000, 52123, 50829, 51735, 50919, 
gpgpu_n_tot_thrd_icount = 1333644448
gpgpu_n_tot_w_icount = 41676389
gpgpu_n_stall_shd_mem = 437216
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2810298
gpgpu_n_mem_write_global = 1095173
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 42136710
gpgpu_n_store_insn = 16825631
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 177209344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 200238
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2977661	W0_Idle:515858024	W0_Scoreboard:312747954	W1:941237	W2:36351	W3:945	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:40697847	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22224144 {8:2778018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75274376 {40:111815,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165833136 {40:1070885,72:1705818,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8761384 {8:1095173,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 475 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 22093112 
mrq_lat_table:584088 	35990 	50833 	94214 	191128 	262802 	336093 	162022 	83002 	9909 	349 	21 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2249498 	1481406 	147056 	11853 	1023 	124 	2232 	2735 	5531 	3629 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	72 	3358503 	313629 	18888 	5026 	134801 	42250 	16265 	612 	27 	1002 	109 	2236 	3622 	4771 	3498 	412 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1943440 	826995 	39845 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	263483 	207317 	
mf_lat_pw_table:165542 	0 	0 	0 	0 	0 	0 	2739 	441 	150 	35 	77 	78 	101 	123 	129 	61 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    546951    520681    511227    529313    512546    512499    490939    492382    633641    508615    457064    493110    511674    639457    505357    594519 
dram[1]:    559676    533951    489604    593323    559532    737581    443443    443232    468109    600837    511263    511227    512857    512104    514435    594529 
dram[2]:    485765    552904    511245    491596    946899    512570    490769    488457    488358    508214    636993    533195    510970    604829    509548    512936 
dram[3]:    556263    560738    618002    524427    512881    510684    488461    490104    636458    563272    509600    533184    512883    534082    514862    583898 
dram[4]:    503082    498900    486440    493386    957281    512623    491005    485006    468088    560235    486492    594474    445256    535768    579761    500071 
dram[5]:    603480    578081    535774    522747    464448    504145    484924    514552    507648    534253    485646    508885    526889    535218    488322    588147 
dram[6]:    579741    535182    582081    559336    514319    592421    484933    485199    508972    565507    511038    555866    512838    526648    514191    513523 
dram[7]:    508173    563595    493502    511312    503691    510845    446345    894196    562086    484066    494051    511309    541700    488991    488477    567344 
dram[8]:    466700    485498    511258    533440    561012    551862    547064    489333    533780    495059    487177    654843    520956    504496    635469    547720 
dram[9]:    540495    439172    561236    533495    956118    486510    484949    485104    507851    614809    487626    508801    533284    570834    637745    537471 
dram[10]:    490692    499155    494251    498525    488742    488803    484965    485875    485246    508759    508612    486538    638440    535893    507945    537057 
average row accesses per activate:
dram[0]:  4.409091  4.344884  4.029240  4.028738  3.981954  4.256986  4.362032  4.484741  3.982511  4.197379  3.862262  4.058337  4.171676  4.449822  4.008816  4.011841 
dram[1]:  4.246209  4.472374  3.951164  4.186840  4.003549  4.216104  4.465106  4.454545  3.933104  4.162459  3.962001  3.987539  4.199163  4.294269  3.816871  3.930778 
dram[2]:  4.190776  4.424675  3.896060  3.983500  4.071257  4.121274  4.331061  4.540504  3.947308  4.165852  3.889989  3.973694  4.198265  4.190555  3.846883  4.104395 
dram[3]:  4.485630  4.406871  3.919330  4.073547  4.131147  4.172158  4.351630  4.566879  4.048355  4.114537  3.962045  4.088259  4.072405  4.229769  3.847636  3.957062 
dram[4]:  4.290493  4.559862  3.876409  3.980978  4.033573  4.180544  4.300720  4.412844  3.915402  4.259552  3.942670  3.999609  4.109165  4.167419  3.881312  3.882072 
dram[5]:  4.277021  4.310345  3.940862  4.023847  4.013889  4.155849  4.288021  4.605395  4.043513  4.092697  3.891676  4.014949  4.123568  4.279881  3.851258  3.950169 
dram[6]:  4.332379  4.355382  3.910061  3.968462  4.174959  4.150268  4.384516  4.531334  3.944958  4.105348  3.844078  4.051069  4.170923  4.234097  3.902665  3.975104 
dram[7]:  4.245994  4.342845  3.856185  3.972318  4.044347  4.187345  4.378729  4.547136  3.961064  4.095978  3.926745  4.054387  4.228728  4.274716  3.881705  3.954307 
dram[8]:  4.212698  4.343174  3.900075  4.045134  4.136289  4.210680  4.356990  4.488516  3.882951  4.019623  3.895336  4.067600  4.135434  4.306513  3.833999  3.927778 
dram[9]:  4.324633  4.462442  3.907820  4.017523  4.078258  4.260135  4.572793  4.480266  4.058356  4.062302  3.982045  4.083067  4.157137  4.427125  3.928465  3.990159 
dram[10]:  4.283926  4.529007  3.888596  3.935557  4.168039  4.281845  4.296690  4.554807  3.923696  4.036762  3.952658  3.933333  4.190476  4.320343  3.820912  4.093323 
average row locality = 1810452/438998 = 4.124055
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6599      6646      6480      6516      6405      6359      6392      6396      6393      6378      6415      6378      6290      6197      6514      6546 
dram[1]:      6647      6639      6483      6465      6403      6370      6392      6399      6413      6376      6326      6341      6233      6227      6587      6583 
dram[2]:      6643      6600      6515      6513      6418      6369      6415      6361      6403      6382      6325      6375      6301      6277      6572      6516 
dram[3]:      6630      6658      6481      6468      6350      6379      6401      6346      6371      6403      6337      6342      6291      6261      6581      6564 
dram[4]:      6584      6629      6486      6449      6373      6407      6418      6376      6427      6398      6332      6347      6242      6284      6564      6596 
dram[5]:      6684      6633      6493      6454      6383      6354      6377      6348      6380      6352      6351      6342      6255      6236      6591      6589 
dram[6]:      6632      6609      6449      6483      6367      6360      6393      6395      6393      6368      6344      6341      6279      6199      6583      6563 
dram[7]:      6648      6657      6493      6491      6381      6372      6396      6370      6415      6398      6359      6322      6235      6299      6577      6587 
dram[8]:      6630      6624      6532      6475      6384      6376      6425      6407      6439      6407      6347      6294      6270      6277      6585      6623 
dram[9]:      6635      6642      6506      6465      6397      6372      6342      6377      6348      6380      6324      6325      6276      6244      6583      6577 
dram[10]:      6634      6591      6476      6505      6382      6388      6402      6390      6389      6415      6315      6384      6266      6260      6587      6545 
total reads: 1131945
bank skew: 6684/6197 = 1.08
chip skew: 103095/102758 = 1.00
number of total write accesses:
dram[0]:      3974      4012      3855      3858      3745      3696      3741      3744      3854      3872      3932      3918      3843      3824      3945      3957 
dram[1]:      3994      3965      3873      3843      3750      3736      3717      3744      3876      3847      3892      3899      3803      3813      4001      3979 
dram[2]:      3989      3944      3868      3868      3752      3724      3750      3728      3860      3841      3894      3897      3863      3839      3980      3942 
dram[3]:      3983      3989      3819      3834      3730      3751      3747      3692      3843      3871      3893      3895      3833      3827      4000      3942 
dram[4]:      3932      3959      3833      3806      3719      3735      3736      3725      3894      3859      3915      3896      3846      3872      3966      3971 
dram[5]:      4000      3992      3836      3839      3732      3699      3717      3724      3842      3847      3888      3864      3823      3826      3973      3954 
dram[6]:      3965      3992      3811      3835      3703      3721      3744      3728      3856      3842      3912      3892      3848      3785      3962      3975 
dram[7]:      3950      3996      3857      3841      3742      3753      3732      3711      3860      3887      3933      3891      3804      3862      3989      3971 
dram[8]:      3986      3969      3850      3832      3692      3717      3766      3755      3878      3835      3925      3875      3837      3839      3970      3982 
dram[9]:      3969      3992      3838      3852      3713      3716      3709      3726      3875      3857      3878      3899      3830      3810      3961      3965 
dram[10]:      3973      3948      3856      3877      3738      3730      3721      3749      3844      3907      3871      3941      3854      3828      3974      3938 
total reads: 678507
bank skew: 4012/3692 = 1.09
chip skew: 61779/61556 = 1.00
average mf latency per bank:
dram[0]:       1023      1052       938       985      1146      1215      1117      1125       969      1016      1053       943      1057       902       922       900
dram[1]:       1121      1131       946       981      1191      1179      1182      1135       839       900      1087      1029      1079      1013       935       924
dram[2]:       1061       998       954      1042      1205      1236      1180      1140       928       981       993      1046      1092      1094       949       892
dram[3]:       1086      1122       968       953      1148      1223      1086      1173       908       973      1048      1040      1064       935       940       956
dram[4]:        960       980       885       983      1229      1253      1148      1092       867       896      1017      1027       925      1012       952       843
dram[5]:       1131      1054       916       927      1145      1190      1105      1183       914       891      1060       988       925      1012       950       993
dram[6]:       1060      1031       934      1025      1299      1132      1221      1214       851       952      1080      1026      1009       918       831       949
dram[7]:       1209      1086       978      1037      1071      1187      1239      1170       931       891       931      1003       955      1034       861       938
dram[8]:       1070       974       950      1051      1204      1247      1129      1216       941       940       983       955      1089       996       898       933
dram[9]:        996      1081       968       865      1288      1193      1142      1061       906       906       965       983      1000       988       921       945
dram[10]:       1140       945       834       907      1150      1191      1123      1112       828       950      1032       965       998      1030       952       849
maximum mf latency per bank:
dram[0]:     131900    131941    129759    127934    247678    247651    247680    247633    127938    192817    175778    125795    192817    127658    131901    131892
dram[1]:     187314    131905    127933    243067    247658    247650    247618    247591    131931    131922    125802    131906    201184    127120    131906    131905
dram[2]:     131934    131930    196480    177864    247672    247652    247626    247677    201869    127648    131908    131909    131917    192817    131923    131939
dram[3]:     127194    131937    127942    123673    247681    247680    247587    247607    127933    201869    131939    131911    131930    127658    181626    192817
dram[4]:     184228    127173    125798    131916    247683    247711    247602    247612    192817    131914    131924    131921    127151    127654    131923    131926
dram[5]:     192817    131927    177864    127938    247698    247671    247600    247592    201869    127692    131935    125789    204069    131918    131939    131926
dram[6]:     127193    131939    196479    131926    247686    247674    247577    247600    125802    127664    131935    125755    127664    127132    181623    131921
dram[7]:     131898    131906    123685    131871    247652    247702    247625    247587    201869    131927    131894    131895    198579    127666    131894    131906
dram[8]:     177869    177859    123691    179951    247671    247695    247610    247660    128541    201869    131939    127653    131935    131920    131915    131925
dram[9]:     131924    177864    131922    123666    247678    247689    247650    247656    127644    127641    131928    131923    131932    127149    127606    131922
dram[10]:     131993    177864    176379    129791    247676    247632    247636    247628    126521    125828    131914    127646    127648    131948    131944    131952
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28800828 n_nop=28108213 n_act=39626 n_pre=39610 n_req=164674 n_rd=411616 n_write=201763 bw_util=0.04259
n_activity=1647186 dram_eff=0.7448
bk0: 26396a 28424700i bk1: 26584a 28409150i bk2: 25920a 28431173i bk3: 26064a 28411356i bk4: 25620a 28431963i bk5: 25436a 28429152i bk6: 25568a 28442232i bk7: 25584a 28436441i bk8: 25572a 28438309i bk9: 25512a 28427888i bk10: 25660a 28427316i bk11: 25512a 28418886i bk12: 25160a 28431829i bk13: 24788a 28428578i bk14: 26056a 28420692i bk15: 26184a 28413002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.663194
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28800828 n_nop=28108046 n_act=39842 n_pre=39826 n_req=164616 n_rd=411536 n_write=201578 bw_util=0.04258
n_activity=1645989 dram_eff=0.745
bk0: 26588a 28418862i bk1: 26556a 28413086i bk2: 25932a 28419918i bk3: 25860a 28419642i bk4: 25612a 28433875i bk5: 25480a 28420022i bk6: 25568a 28445474i bk7: 25596a 28430872i bk8: 25652a 28435281i bk9: 25504a 28428256i bk10: 25304a 28423328i bk11: 25364a 28418612i bk12: 24932a 28439104i bk13: 24908a 28426660i bk14: 26348a 28414972i bk15: 26332a 28408641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.662313
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28800828 n_nop=28106903 n_act=40099 n_pre=40083 n_req=164724 n_rd=411940 n_write=201803 bw_util=0.04262
n_activity=1648116 dram_eff=0.7448
bk0: 26572a 28413258i bk1: 26400a 28414134i bk2: 26060a 28419293i bk3: 26052a 28412536i bk4: 25672a 28431917i bk5: 25476a 28419296i bk6: 25660a 28441505i bk7: 25444a 28433630i bk8: 25612a 28428550i bk9: 25528a 28431077i bk10: 25300a 28420456i bk11: 25500a 28417776i bk12: 25204a 28430920i bk13: 25108a 28424477i bk14: 26288a 28414217i bk15: 26064a 28412088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.657414
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28800828 n_nop=28108578 n_act=39719 n_pre=39703 n_req=164512 n_rd=411452 n_write=201376 bw_util=0.04256
n_activity=1647946 dram_eff=0.7437
bk0: 26520a 28427013i bk1: 26632a 28415229i bk2: 25924a 28427507i bk3: 25872a 28418539i bk4: 25400a 28433668i bk5: 25516a 28419255i bk6: 25604a 28439709i bk7: 25384a 28439128i bk8: 25484a 28444401i bk9: 25612a 28431010i bk10: 25348a 28426979i bk11: 25368a 28419342i bk12: 25164a 28432413i bk13: 25044a 28425713i bk14: 26324a 28410274i bk15: 26256a 28408742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.670153
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28800828 n_nop=28107573 n_act=40120 n_pre=40104 n_req=164576 n_rd=411648 n_write=201383 bw_util=0.04257
n_activity=1648345 dram_eff=0.7438
bk0: 26336a 28424934i bk1: 26516a 28421840i bk2: 25944a 28423454i bk3: 25796a 28419901i bk4: 25492a 28436320i bk5: 25628a 28420095i bk6: 25672a 28440896i bk7: 25504a 28434269i bk8: 25708a 28435426i bk9: 25592a 28433202i bk10: 25328a 28419098i bk11: 25388a 28421923i bk12: 24968a 28437271i bk13: 25136a 28420304i bk14: 26256a 28416369i bk15: 26384a 28403110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.654169
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28800828 n_nop=28108298 n_act=40022 n_pre=40006 n_req=164378 n_rd=411288 n_write=201214 bw_util=0.04253
n_activity=1649220 dram_eff=0.7428
bk0: 26736a 28423087i bk1: 26532a 28415580i bk2: 25972a 28431840i bk3: 25816a 28423340i bk4: 25532a 28437069i bk5: 25416a 28429186i bk6: 25508a 28446977i bk7: 25392a 28439688i bk8: 25520a 28441969i bk9: 25408a 28433928i bk10: 25404a 28430205i bk11: 25368a 28426362i bk12: 25020a 28438209i bk13: 24944a 28430698i bk14: 26364a 28418574i bk15: 26356a 28414894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.639782
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28800828 n_nop=28108786 n_act=39909 n_pre=39893 n_req=164329 n_rd=411032 n_write=201208 bw_util=0.04252
n_activity=1643159 dram_eff=0.7452
bk0: 26528a 28419770i bk1: 26436a 28414036i bk2: 25796a 28424311i bk3: 25932a 28409195i bk4: 25468a 28437672i bk5: 25440a 28420704i bk6: 25572a 28440822i bk7: 25580a 28435265i bk8: 25572a 28436529i bk9: 25472a 28432794i bk10: 25376a 28420841i bk11: 25364a 28415823i bk12: 25116a 28433520i bk13: 24796a 28428974i bk14: 26332a 28415588i bk15: 26252a 28406899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.65329
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28800828 n_nop=28106846 n_act=40073 n_pre=40057 n_req=164779 n_rd=412000 n_write=201852 bw_util=0.04263
n_activity=1651138 dram_eff=0.7436
bk0: 26592a 28423838i bk1: 26628a 28412801i bk2: 25972a 28424061i bk3: 25964a 28411276i bk4: 25524a 28433604i bk5: 25488a 28420417i bk6: 25584a 28439097i bk7: 25480a 28431832i bk8: 25660a 28436164i bk9: 25592a 28429749i bk10: 25436a 28417755i bk11: 25288a 28418826i bk12: 24940a 28433064i bk13: 25196a 28424613i bk14: 26308a 28413783i bk15: 26348a 28410867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.66648
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28800828 n_nop=28106265 n_act=40193 n_pre=40177 n_req=164803 n_rd=412380 n_write=201813 bw_util=0.04265
n_activity=1652922 dram_eff=0.7432
bk0: 26520a 28420628i bk1: 26496a 28417262i bk2: 26128a 28424752i bk3: 25900a 28420114i bk4: 25536a 28440001i bk5: 25504a 28427341i bk6: 25700a 28441758i bk7: 25628a 28431529i bk8: 25756a 28428707i bk9: 25628a 28433664i bk10: 25388a 28421041i bk11: 25176a 28421154i bk12: 25080a 28438134i bk13: 25108a 28432217i bk14: 26340a 28418150i bk15: 26492a 28408699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.648556
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28800828 n_nop=28109561 n_act=39483 n_pre=39467 n_req=164383 n_rd=411172 n_write=201145 bw_util=0.04252
n_activity=1646933 dram_eff=0.7436
bk0: 26540a 28422692i bk1: 26568a 28413693i bk2: 26024a 28425497i bk3: 25860a 28411820i bk4: 25588a 28441892i bk5: 25488a 28426022i bk6: 25368a 28448281i bk7: 25508a 28438587i bk8: 25392a 28441581i bk9: 25520a 28433628i bk10: 25296a 28430702i bk11: 25300a 28417418i bk12: 25104a 28440632i bk13: 24976a 28434190i bk14: 26332a 28424516i bk15: 26308a 28412778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.645559
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28800828 n_nop=28107795 n_act=39913 n_pre=39897 n_req=164678 n_rd=411716 n_write=201507 bw_util=0.04258
n_activity=1648697 dram_eff=0.7439
bk0: 26536a 28421075i bk1: 26364a 28418298i bk2: 25904a 28423841i bk3: 26020a 28408360i bk4: 25528a 28434953i bk5: 25552a 28425824i bk6: 25608a 28440292i bk7: 25560a 28434657i bk8: 25556a 28440276i bk9: 25660a 28423549i bk10: 25260a 28427328i bk11: 25536a 28411033i bk12: 25064a 28436498i bk13: 25040a 28427821i bk14: 26348a 28417936i bk15: 26180a 28417889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.656377

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177781, Miss = 51488, Miss_rate = 0.290, Pending_hits = 80633, Reservation_fails = 142
L2_cache_bank[1]: Access = 177613, Miss = 51416, Miss_rate = 0.289, Pending_hits = 80599, Reservation_fails = 219
L2_cache_bank[2]: Access = 177473, Miss = 51484, Miss_rate = 0.290, Pending_hits = 80499, Reservation_fails = 193
L2_cache_bank[3]: Access = 177432, Miss = 51400, Miss_rate = 0.290, Pending_hits = 80425, Reservation_fails = 196
L2_cache_bank[4]: Access = 177789, Miss = 51592, Miss_rate = 0.290, Pending_hits = 80451, Reservation_fails = 170
L2_cache_bank[5]: Access = 177393, Miss = 51393, Miss_rate = 0.290, Pending_hits = 80467, Reservation_fails = 181
L2_cache_bank[6]: Access = 177500, Miss = 51442, Miss_rate = 0.290, Pending_hits = 80486, Reservation_fails = 195
L2_cache_bank[7]: Access = 177403, Miss = 51421, Miss_rate = 0.290, Pending_hits = 80494, Reservation_fails = 160
L2_cache_bank[8]: Access = 177440, Miss = 51426, Miss_rate = 0.290, Pending_hits = 80483, Reservation_fails = 214
L2_cache_bank[9]: Access = 177620, Miss = 51486, Miss_rate = 0.290, Pending_hits = 80522, Reservation_fails = 137
L2_cache_bank[10]: Access = 177684, Miss = 51514, Miss_rate = 0.290, Pending_hits = 80585, Reservation_fails = 178
L2_cache_bank[11]: Access = 177213, Miss = 51308, Miss_rate = 0.290, Pending_hits = 80467, Reservation_fails = 181
L2_cache_bank[12]: Access = 177398, Miss = 51440, Miss_rate = 0.290, Pending_hits = 80494, Reservation_fails = 194
L2_cache_bank[13]: Access = 177163, Miss = 51318, Miss_rate = 0.290, Pending_hits = 80498, Reservation_fails = 199
L2_cache_bank[14]: Access = 177629, Miss = 51504, Miss_rate = 0.290, Pending_hits = 80462, Reservation_fails = 228
L2_cache_bank[15]: Access = 177618, Miss = 51496, Miss_rate = 0.290, Pending_hits = 80537, Reservation_fails = 169
L2_cache_bank[16]: Access = 177866, Miss = 51612, Miss_rate = 0.290, Pending_hits = 80605, Reservation_fails = 153
L2_cache_bank[17]: Access = 177658, Miss = 51483, Miss_rate = 0.290, Pending_hits = 80612, Reservation_fails = 138
L2_cache_bank[18]: Access = 177393, Miss = 51411, Miss_rate = 0.290, Pending_hits = 80499, Reservation_fails = 144
L2_cache_bank[19]: Access = 177440, Miss = 51382, Miss_rate = 0.290, Pending_hits = 80549, Reservation_fails = 154
L2_cache_bank[20]: Access = 177615, Miss = 51451, Miss_rate = 0.290, Pending_hits = 80586, Reservation_fails = 160
L2_cache_bank[21]: Access = 177602, Miss = 51478, Miss_rate = 0.290, Pending_hits = 80582, Reservation_fails = 138
L2_total_cache_accesses = 3905723
L2_total_cache_misses = 1131945
L2_total_cache_miss_rate = 0.2898
L2_total_cache_pending_hits = 1771535
L2_total_cache_reservation_fails = 3843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 116266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1647069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1046963
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 885957
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84966
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3839
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2810298
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1095173
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=8426736
icnt_total_pkts_simt_to_mem=6016534
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.34952
	minimum = 6
	maximum = 47
Network latency average = 8.11887
	minimum = 6
	maximum = 33
Slowest packet = 7480331
Flit latency average = 7.83452
	minimum = 6
	maximum = 32
Slowest flit = 14282114
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00168991
	minimum = 0.00144715 (at node 5)
	maximum = 0.00197944 (at node 34)
Accepted packet rate average = 0.00168991
	minimum = 0.00144715 (at node 5)
	maximum = 0.00197944 (at node 34)
Injected flit rate average = 0.00263866
	minimum = 0.00164711 (at node 5)
	maximum = 0.00390941 (at node 34)
Accepted flit rate average= 0.00263866
	minimum = 0.00215441 (at node 39)
	maximum = 0.00309299 (at node 9)
Injected packet length average = 1.56142
Accepted packet length average = 1.56142
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3368 (28 samples)
	minimum = 6 (28 samples)
	maximum = 84.4643 (28 samples)
Network latency average = 9.6376 (28 samples)
	minimum = 6 (28 samples)
	maximum = 78.5714 (28 samples)
Flit latency average = 9.37551 (28 samples)
	minimum = 6 (28 samples)
	maximum = 77.7857 (28 samples)
Fragmentation average = 0.0187699 (28 samples)
	minimum = 0 (28 samples)
	maximum = 22.25 (28 samples)
Injected packet rate average = 0.0476042 (28 samples)
	minimum = 0.0422632 (28 samples)
	maximum = 0.0542118 (28 samples)
Accepted packet rate average = 0.0476042 (28 samples)
	minimum = 0.0422632 (28 samples)
	maximum = 0.0542118 (28 samples)
Injected flit rate average = 0.0929039 (28 samples)
	minimum = 0.0681201 (28 samples)
	maximum = 0.124109 (28 samples)
Accepted flit rate average = 0.0929039 (28 samples)
	minimum = 0.0869633 (28 samples)
	maximum = 0.0979355 (28 samples)
Injected packet size average = 1.95159 (28 samples)
Accepted packet size average = 1.95159 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 4 min, 56 sec (14696 sec)
gpgpu_simulation_rate = 42301 (inst/sec)
gpgpu_simulation_rate = 1503 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 29: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 29 
gpu_sim_cycle = 50927
gpu_sim_insn = 23147352
gpu_ipc =     454.5202
gpu_tot_sim_cycle = 22368536
gpu_tot_sim_insn = 644808138
gpu_tot_ipc =      28.8266
gpu_tot_issued_cta = 1900544
max_total_param_size = 0
gpu_stall_dramfull = 344169
gpu_stall_icnt2sh    = 194769
partiton_reqs_in_parallel = 1120332
partiton_reqs_in_parallel_total    = 340888565
partiton_level_parallism =      21.9988
partiton_level_parallism_total  =      15.2897
partiton_reqs_in_parallel_util = 1120332
partiton_reqs_in_parallel_util_total    = 340888565
gpu_sim_cycle_parition_util = 50927
gpu_tot_sim_cycle_parition_util    = 15509857
partiton_level_parallism_util =      21.9988
partiton_level_parallism_util_total  =      21.9789
partiton_replys_in_parallel = 224748
partiton_replys_in_parallel_total    = 3905723
L2_BW  =     418.2951 GB/Sec
L2_BW_total  =      17.5024 GB/Sec
gpu_total_sim_rate=43301

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23526849
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11337728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11335936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23520550
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11337728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23526849
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
57087, 55963, 56874, 56188, 56421, 55746, 56647, 55405, 56362, 55107, 56353, 55047, 55560, 54717, 55410, 54090, 55253, 53959, 55211, 53303, 55158, 53466, 54530, 53295, 54299, 53796, 54556, 53053, 54217, 52764, 53865, 53064, 
gpgpu_n_tot_thrd_icount = 1384580384
gpgpu_n_tot_w_icount = 43268137
gpgpu_n_stall_shd_mem = 437488
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2941370
gpgpu_n_mem_write_global = 1188849
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 44233862
gpgpu_n_store_insn = 17905679
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 181403648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 200510
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3027281	W0_Idle:515871889	W0_Scoreboard:314202658	W1:1016261	W2:45159	W3:1521	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:42205175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 23272720 {8:2909090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81146600 {40:139079,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175270320 {40:1070885,72:1836890,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9510792 {8:1188849,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 464 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 22368535 
mrq_lat_table:619971 	38103 	54228 	100530 	202170 	278927 	355435 	178029 	92270 	13689 	945 	63 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2363569 	1580543 	157974 	12401 	1097 	124 	2232 	2735 	5531 	3629 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	76 	3561520 	333622 	20545 	5103 	134801 	42250 	16265 	612 	27 	1002 	109 	2236 	3622 	4771 	3498 	412 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2037207 	862888 	41257 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	263483 	207317 	
mf_lat_pw_table:259218 	0 	0 	0 	0 	0 	0 	2777 	505 	150 	35 	77 	78 	101 	123 	129 	61 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    546951    520681    511227    529313    512546    512499    490939    492382    633641    508615    457064    493110    511674    639457    505357    594519 
dram[1]:    559676    533951    489604    593323    559532    737581    443443    443232    468109    600837    511263    511227    512857    512104    514435    594529 
dram[2]:    485765    552904    511245    491596    946899    512570    490769    488457    488358    508214    636993    533195    510970    604829    509548    512936 
dram[3]:    556263    560738    618002    524427    512881    510684    488461    490104    636458    563272    509600    533184    512883    534082    514862    583898 
dram[4]:    503082    498900    486440    493386    957281    512623    491005    485006    468088    560235    486492    594474    445256    535768    579761    500071 
dram[5]:    603480    578081    535774    522747    464448    504145    484924    514552    507648    534253    485646    508885    526889    535218    488322    588147 
dram[6]:    579741    535182    582081    559336    514319    592421    484933    485199    508972    565507    511038    555866    512838    526648    514191    513523 
dram[7]:    508173    563595    493502    511312    503691    510845    446345    894196    562086    484066    494051    511309    541700    488991    488477    567344 
dram[8]:    466700    485498    511258    533440    561012    551862    547064    489333    533780    495059    487177    654843    520956    504496    635469    547720 
dram[9]:    540495    439172    561236    533495    956118    486510    484949    485104    507851    614809    487626    508801    533284    570834    637745    537471 
dram[10]:    490692    499155    494251    498525    488742    488803    484965    485875    485246    508759    508612    486538    638440    535893    507945    537057 
average row accesses per activate:
dram[0]:  4.366241  4.395061  4.058003  4.055739  4.033073  4.282479  4.350341  4.465021  3.985818  4.219531  3.885563  4.094424  4.213230  4.464883  4.019798  4.012527 
dram[1]:  4.249063  4.479620  3.952091  4.190277  4.050000  4.249215  4.465068  4.481451  3.946159  4.148823  3.971626  4.019083  4.198670  4.298035  3.841891  3.947847 
dram[2]:  4.202443  4.432337  3.904259  4.003614  4.074934  4.157429  4.330678  4.537037  3.971790  4.176741  3.902961  3.987627  4.183713  4.204679  3.885754  4.132075 
dram[3]:  4.497422  4.375337  3.938754  4.121723  4.216797  4.218118  4.357028  4.605917  4.095238  4.116654  3.990879  4.130795  4.082642  4.232192  3.878466  4.029053 
dram[4]:  4.284295  4.543260  3.901483  4.020520  4.079683  4.199070  4.292885  4.415781  3.898161  4.240526  3.979695  4.054054  4.120260  4.187064  3.891086  3.884947 
dram[5]:  4.283082  4.294406  3.971171  4.037784  4.049850  4.167314  4.267907  4.579260  4.046916  4.095829  3.915473  4.023264  4.131336  4.287200  3.894028  3.953603 
dram[6]:  4.303157  4.353574  3.911293  3.999638  4.211185  4.194952  4.411287  4.520451  3.913510  4.106887  3.844452  4.087542  4.172267  4.246608  3.958904  4.004979 
dram[7]:  4.239416  4.301473  3.881028  4.002180  4.089090  4.234766  4.364479  4.540597  3.951386  4.095574  3.949767  4.058824  4.248713  4.293861  3.934934  3.989734 
dram[8]:  4.212718  4.319726  3.898734  4.061901  4.176288  4.233215  4.378367  4.462834  3.901448  4.026461  3.899216  4.075826  4.173627  4.288439  3.863714  3.983814 
dram[9]:  4.311881  4.453475  3.922230  4.049265  4.095942  4.266008  4.530181  4.452597  4.053684  4.047019  4.018444  4.089854  4.172801  4.414644  3.905241  3.979122 
dram[10]:  4.277359  4.494005  3.928114  3.950837  4.156538  4.277624  4.262992  4.518549  3.932806  4.038757  4.018464  3.934643  4.182946  4.275109  3.842195  4.075747 
average row locality = 1934361/467632 = 4.136503
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7017      7066      6898      6924      6809      6769      6794      6804      6793      6787      6812      6781      6684      6594      6925      6954 
dram[1]:      7061      7057      6889      6876      6807      6772      6796      6808      6812      6781      6725      6737      6629      6622      6999      6996 
dram[2]:      7060      7018      6922      6927      6818      6776      6819      6762      6806      6783      6727      6770      6694      6669      6988      6930 
dram[3]:      7052      7074      6890      6879      6757      6786      6804      6748      6778      6800      6739      6746      6690      6651      6998      6980 
dram[4]:      7004      7046      6903      6861      6775      6812      6824      6778      6828      6800      6732      6749      6638      6674      6971      7013 
dram[5]:      7104      7056      6904      6868      6787      6759      6778      6754      6788      6755      6748      6740      6649      6631      7007      7002 
dram[6]:      7049      7034      6852      6895      6768      6763      6802      6801      6795      6766      6742      6743      6670      6588      7002      6979 
dram[7]:      7064      7074      6898      6901      6783      6776      6797      6777      6815      6803      6758      6716      6633      6698      6997      7000 
dram[8]:      7051      7043      6938      6887      6791      6775      6833      6810      6843      6809      6741      6693      6665      6672      6996      7038 
dram[9]:      7051      7060      6916      6877      6798      6779      6743      6776      6751      6785      6724      6723      6669      6638      6993      6989 
dram[10]:      7055      7007      6887      6914      6779      6785      6809      6792      6792      6816      6714      6776      6661      6656      7000      6958 
total reads: 1203354
bank skew: 7104/6588 = 1.08
chip skew: 109585/109249 = 1.00
number of total write accesses:
dram[0]:      4261      4326      4156      4136      4044      4010      4034      4046      4168      4188      4223      4233      4144      4086      4242      4257 
dram[1]:      4284      4263      4165      4157      4047      4055      4005      4064      4182      4147      4193      4215      4107      4093      4300      4283 
dram[2]:      4295      4249      4170      4151      4058      4025      4051      4018      4176      4135      4213      4188      4146      4116      4304      4239 
dram[3]:      4286      4280      4107      4126      4038      4063      4045      3993      4144      4175      4200      4213      4129      4103      4331      4253 
dram[4]:      4208      4244      4146      4111      4028      4030      4037      4023      4196      4166      4244      4201      4120      4137      4247      4265 
dram[5]:      4289      4307      4116      4139      4018      3976      4007      4021      4167      4144      4184      4155      4109      4087      4274      4246 
dram[6]:      4264      4294      4127      4140      4000      4039      4063      4030      4155      4146      4207      4183      4132      4054      4269      4283 
dram[7]:      4251      4312      4128      4117      4049      4065      4040      4016      4158      4210      4250      4186      4095      4144      4312      4271 
dram[8]:      4277      4279      4150      4137      3988      4007      4056      4057      4202      4147      4208      4165      4128      4122      4259      4284 
dram[9]:      4272      4283      4129      4137      4003      4014      3989      4026      4198      4146      4170      4201      4101      4094      4258      4256 
dram[10]:      4280      4237      4151      4176      4028      4016      4019      4048      4153      4230      4168      4241      4131      4113      4273      4234 
total reads: 731007
bank skew: 4331/3976 = 1.09
chip skew: 66604/66239 = 1.01
average mf latency per bank:
dram[0]:        989      1015       908       954      1101      1167      1075      1083       935       979      1015       913      1021       878       895       875
dram[1]:       1080      1090       917       948      1143      1134      1139      1096       816       874      1047       993      1041       981       904       895
dram[2]:       1023       965       923      1008      1157      1188      1133      1099       899       950       960      1010      1056      1059       920       865
dram[3]:       1046      1083       938       923      1103      1175      1046      1129       879       941      1010      1003      1029       911       910       931
dram[4]:        929       948       855       949      1178      1204      1103      1051       840       867       980       990       899       980       922       819
dram[5]:       1089      1017       889       899      1101      1146      1064      1139       882       863      1022       955       896       981       919       961
dram[6]:       1022       997       904       989      1245      1088      1176      1167       825       922      1040       992       978       892       807       919
dram[7]:       1162      1046       950      1005      1031      1142      1188      1125       900       863       901       969       926      1001       835       910
dram[8]:       1032       944       920      1012      1155      1197      1087      1168       910       910       950       925      1052       964       871       905
dram[9]:        962      1043       936       842      1235      1146      1098      1022       874       877       932       949       970       956       891       914
dram[10]:       1097       914       812       881      1105      1145      1080      1070       803       918       996       933       964       995       921       825
maximum mf latency per bank:
dram[0]:     131900    131941    129759    127934    247678    247651    247680    247633    127938    192817    175778    125795    192817    127658    131901    131892
dram[1]:     187314    131905    127933    243067    247658    247650    247618    247591    131931    131922    125802    131906    201184    127120    131906    131905
dram[2]:     131934    131930    196480    177864    247672    247652    247626    247677    201869    127648    131908    131909    131917    192817    131923    131939
dram[3]:     127194    131937    127942    123673    247681    247680    247587    247607    127933    201869    131939    131911    131930    127658    181626    192817
dram[4]:     184228    127173    125798    131916    247683    247711    247602    247612    192817    131914    131924    131921    127151    127654    131923    131926
dram[5]:     192817    131927    177864    127938    247698    247671    247600    247592    201869    127692    131935    125789    204069    131918    131939    131926
dram[6]:     127193    131939    196479    131926    247686    247674    247577    247600    125802    127664    131935    125755    127664    127132    181623    131921
dram[7]:     131898    131906    123685    131871    247652    247702    247625    247587    201869    131927    131894    131895    198579    127666    131894    131906
dram[8]:     177869    177859    123691    179951    247671    247695    247610    247660    128541    201869    131939    127653    131935    131920    131915    131925
dram[9]:     131924    177864    131922    123666    247678    247689    247650    247656    127644    127641    131928    131923    131932    127149    127606    131922
dram[10]:     131993    177864    176379    129791    247676    247632    247636    247628    126521    125828    131914    127646    127648    131948    131944    131952
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28895391 n_nop=28156198 n_act=42169 n_pre=42153 n_req=175965 n_rd=437644 n_write=217227 bw_util=0.04533
n_activity=1741029 dram_eff=0.7523
bk0: 28068a 28480820i bk1: 28264a 28464749i bk2: 27592a 28489546i bk3: 27696a 28468855i bk4: 27236a 28486935i bk5: 27076a 28483057i bk6: 27176a 28498989i bk7: 27216a 28492150i bk8: 27172a 28493618i bk9: 27148a 28480536i bk10: 27248a 28486344i bk11: 27124a 28475415i bk12: 26736a 28490901i bk13: 26376a 28487999i bk14: 27700a 28475629i bk15: 27816a 28465647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.735382
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28895391 n_nop=28155966 n_act=42442 n_pre=42426 n_req=175927 n_rd=437468 n_write=217089 bw_util=0.04531
n_activity=1739628 dram_eff=0.7525
bk0: 28244a 28476936i bk1: 28228a 28470250i bk2: 27556a 28477858i bk3: 27504a 28475575i bk4: 27228a 28489521i bk5: 27088a 28473901i bk6: 27184a 28502321i bk7: 27232a 28484906i bk8: 27248a 28489867i bk9: 27124a 28480137i bk10: 26900a 28481162i bk11: 26948a 28475778i bk12: 26516a 28496970i bk13: 26488a 28483421i bk14: 27996a 28471931i bk15: 27984a 28463018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.740802
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28895391 n_nop=28154904 n_act=42700 n_pre=42684 n_req=176003 n_rd=437876 n_write=217227 bw_util=0.04534
n_activity=1741808 dram_eff=0.7522
bk0: 28240a 28469625i bk1: 28072a 28469768i bk2: 27688a 28477560i bk3: 27708a 28470349i bk4: 27272a 28486952i bk5: 27104a 28473207i bk6: 27276a 28497702i bk7: 27048a 28490401i bk8: 27224a 28483022i bk9: 27132a 28484425i bk10: 26908a 28476958i bk11: 27080a 28476569i bk12: 26776a 28489748i bk13: 26676a 28482889i bk14: 27952a 28468000i bk15: 27720a 28466438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.735369
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28895391 n_nop=28156762 n_act=42159 n_pre=42143 n_req=175858 n_rd=437488 n_write=216839 bw_util=0.04529
n_activity=1741683 dram_eff=0.7514
bk0: 28208a 28485053i bk1: 28296a 28470772i bk2: 27560a 28486510i bk3: 27516a 28475484i bk4: 27028a 28490479i bk5: 27144a 28472899i bk6: 27216a 28496351i bk7: 26992a 28495409i bk8: 27112a 28500276i bk9: 27200a 28484638i bk10: 26956a 28485499i bk11: 26984a 28476926i bk12: 26760a 28490181i bk13: 26604a 28483722i bk14: 27992a 28463545i bk15: 27920a 28462352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.758728
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28895391 n_nop=28155765 n_act=42721 n_pre=42705 n_req=175811 n_rd=437632 n_write=216568 bw_util=0.04528
n_activity=1742022 dram_eff=0.7511
bk0: 28016a 28485406i bk1: 28184a 28481516i bk2: 27612a 28482133i bk3: 27444a 28478133i bk4: 27100a 28493121i bk5: 27248a 28476371i bk6: 27296a 28498236i bk7: 27112a 28490973i bk8: 27312a 28492618i bk9: 27200a 28488576i bk10: 26928a 28475342i bk11: 26996a 28478753i bk12: 26552a 28497118i bk13: 26696a 28481115i bk14: 27884a 28472976i bk15: 28052a 28457623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.713
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28895391 n_nop=28156412 n_act=42645 n_pre=42629 n_req=175569 n_rd=437320 n_write=216385 bw_util=0.04525
n_activity=1742847 dram_eff=0.7502
bk0: 28416a 28480893i bk1: 28224a 28470052i bk2: 27616a 28490819i bk3: 27472a 28478908i bk4: 27148a 28492223i bk5: 27036a 28485259i bk6: 27112a 28503889i bk7: 27016a 28495244i bk8: 27152a 28495277i bk9: 27020a 28487492i bk10: 26992a 28488890i bk11: 26960a 28482243i bk12: 26596a 28497892i bk13: 26524a 28489636i bk14: 28028a 28474005i bk15: 28008a 28468301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.704259
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28895391 n_nop=28156651 n_act=42518 n_pre=42502 n_req=175635 n_rd=436996 n_write=216724 bw_util=0.04525
n_activity=1736938 dram_eff=0.7527
bk0: 28196a 28477370i bk1: 28136a 28469380i bk2: 27408a 28482329i bk3: 27580a 28465713i bk4: 27072a 28495530i bk5: 27052a 28474753i bk6: 27208a 28495429i bk7: 27204a 28488239i bk8: 27180a 28490752i bk9: 27064a 28485390i bk10: 26968a 28478082i bk11: 26972a 28473992i bk12: 26680a 28491302i bk13: 26352a 28487828i bk14: 28008a 28472517i bk15: 27916a 28459756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.727469
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28895391 n_nop=28154741 n_act=42667 n_pre=42651 n_req=176094 n_rd=437960 n_write=217372 bw_util=0.04536
n_activity=1744802 dram_eff=0.7512
bk0: 28256a 28482213i bk1: 28296a 28467530i bk2: 27592a 28484103i bk3: 27604a 28469680i bk4: 27132a 28490103i bk5: 27104a 28474574i bk6: 27188a 28496306i bk7: 27108a 28489128i bk8: 27260a 28491192i bk9: 27212a 28482625i bk10: 27032a 28474939i bk11: 26864a 28476962i bk12: 26532a 28491366i bk13: 26792a 28482364i bk14: 27988a 28467345i bk15: 28000a 28465344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.744196
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28895391 n_nop=28154348 n_act=42800 n_pre=42784 n_req=176051 n_rd=438340 n_write=217119 bw_util=0.04537
n_activity=1746603 dram_eff=0.7506
bk0: 28204a 28478543i bk1: 28172a 28471026i bk2: 27752a 28483621i bk3: 27548a 28477039i bk4: 27164a 28495708i bk5: 27100a 28483519i bk6: 27332a 28499001i bk7: 27240a 28485739i bk8: 27372a 28482750i bk9: 27236a 28485581i bk10: 26964a 28480131i bk11: 26772a 28477985i bk12: 26660a 28497903i bk13: 26688a 28491178i bk14: 27984a 28474833i bk15: 28152a 28462373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.715868
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28895391 n_nop=28157600 n_act=42174 n_pre=42158 n_req=175549 n_rd=437088 n_write=216371 bw_util=0.04523
n_activity=1740655 dram_eff=0.7508
bk0: 28204a 28481133i bk1: 28240a 28471027i bk2: 27664a 28483518i bk3: 27508a 28469485i bk4: 27192a 28498554i bk5: 27116a 28480565i bk6: 26972a 28506028i bk7: 27104a 28494607i bk8: 27004a 28497317i bk9: 27140a 28488448i bk10: 26896a 28490536i bk11: 26892a 28474983i bk12: 26676a 28499519i bk13: 26552a 28491820i bk14: 27972a 28479873i bk15: 27956a 28467622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.703454
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28895391 n_nop=28155624 n_act=42638 n_pre=42622 n_req=175899 n_rd=437604 n_write=216903 bw_util=0.0453
n_activity=1742399 dram_eff=0.7513
bk0: 28220a 28478558i bk1: 28028a 28475248i bk2: 27548a 28481568i bk3: 27656a 28464896i bk4: 27116a 28491644i bk5: 27140a 28480509i bk6: 27236a 28495812i bk7: 27168a 28489625i bk8: 27168a 28494236i bk9: 27264a 28476886i bk10: 26856a 28487491i bk11: 27104a 28467653i bk12: 26644a 28495271i bk13: 26624a 28484099i bk14: 28000a 28472781i bk15: 27832a 28471053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.717615

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188004, Miss = 54732, Miss_rate = 0.291, Pending_hits = 83842, Reservation_fails = 149
L2_cache_bank[1]: Access = 187833, Miss = 54679, Miss_rate = 0.291, Pending_hits = 83831, Reservation_fails = 225
L2_cache_bank[2]: Access = 187684, Miss = 54718, Miss_rate = 0.292, Pending_hits = 83723, Reservation_fails = 200
L2_cache_bank[3]: Access = 187677, Miss = 54649, Miss_rate = 0.291, Pending_hits = 83685, Reservation_fails = 200
L2_cache_bank[4]: Access = 188057, Miss = 54834, Miss_rate = 0.292, Pending_hits = 83700, Reservation_fails = 177
L2_cache_bank[5]: Access = 187595, Miss = 54635, Miss_rate = 0.291, Pending_hits = 83664, Reservation_fails = 186
L2_cache_bank[6]: Access = 187748, Miss = 54708, Miss_rate = 0.291, Pending_hits = 83730, Reservation_fails = 200
L2_cache_bank[7]: Access = 187666, Miss = 54664, Miss_rate = 0.291, Pending_hits = 83740, Reservation_fails = 162
L2_cache_bank[8]: Access = 187639, Miss = 54675, Miss_rate = 0.291, Pending_hits = 83725, Reservation_fails = 220
L2_cache_bank[9]: Access = 187814, Miss = 54733, Miss_rate = 0.291, Pending_hits = 83751, Reservation_fails = 142
L2_cache_bank[10]: Access = 187853, Miss = 54765, Miss_rate = 0.292, Pending_hits = 83776, Reservation_fails = 183
L2_cache_bank[11]: Access = 187384, Miss = 54565, Miss_rate = 0.291, Pending_hits = 83687, Reservation_fails = 187
L2_cache_bank[12]: Access = 187655, Miss = 54680, Miss_rate = 0.291, Pending_hits = 83721, Reservation_fails = 204
L2_cache_bank[13]: Access = 187380, Miss = 54569, Miss_rate = 0.291, Pending_hits = 83746, Reservation_fails = 207
L2_cache_bank[14]: Access = 187871, Miss = 54745, Miss_rate = 0.291, Pending_hits = 83702, Reservation_fails = 230
L2_cache_bank[15]: Access = 187859, Miss = 54745, Miss_rate = 0.291, Pending_hits = 83771, Reservation_fails = 174
L2_cache_bank[16]: Access = 188076, Miss = 54858, Miss_rate = 0.292, Pending_hits = 83850, Reservation_fails = 164
L2_cache_bank[17]: Access = 187868, Miss = 54727, Miss_rate = 0.291, Pending_hits = 83837, Reservation_fails = 139
L2_cache_bank[18]: Access = 187621, Miss = 54645, Miss_rate = 0.291, Pending_hits = 83698, Reservation_fails = 148
L2_cache_bank[19]: Access = 187584, Miss = 54627, Miss_rate = 0.291, Pending_hits = 83749, Reservation_fails = 157
L2_cache_bank[20]: Access = 187788, Miss = 54697, Miss_rate = 0.291, Pending_hits = 83801, Reservation_fails = 163
L2_cache_bank[21]: Access = 187815, Miss = 54704, Miss_rate = 0.291, Pending_hits = 83791, Reservation_fails = 144
L2_total_cache_accesses = 4130471
L2_total_cache_misses = 1203354
L2_total_cache_miss_rate = 0.2913
L2_total_cache_pending_hits = 1842520
L2_total_cache_reservation_fails = 3961
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1711463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 966027
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130841
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91981
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3956
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2941370
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1188849
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=8913628
icnt_total_pkts_simt_to_mem=6401370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.80051
	minimum = 6
	maximum = 91
Network latency average = 9.28236
	minimum = 6
	maximum = 84
Slowest packet = 8032638
Flit latency average = 8.50206
	minimum = 6
	maximum = 82
Slowest flit = 14872138
Fragmentation average = 8.89886e-06
	minimum = 0
	maximum = 4
Injected packet rate average = 0.0882637
	minimum = 0.0780537 (at node 20)
	maximum = 0.100812 (at node 32)
Accepted packet rate average = 0.0882637
	minimum = 0.0780537 (at node 20)
	maximum = 0.100812 (at node 32)
Injected flit rate average = 0.171174
	minimum = 0.133555 (at node 20)
	maximum = 0.217804 (at node 32)
Accepted flit rate average= 0.171174
	minimum = 0.169087 (at node 18)
	maximum = 0.172749 (at node 35)
Injected packet length average = 1.93935
Accepted packet length average = 1.93935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3183 (29 samples)
	minimum = 6 (29 samples)
	maximum = 84.6897 (29 samples)
Network latency average = 9.62535 (29 samples)
	minimum = 6 (29 samples)
	maximum = 78.7586 (29 samples)
Flit latency average = 9.34539 (29 samples)
	minimum = 6 (29 samples)
	maximum = 77.931 (29 samples)
Fragmentation average = 0.0181229 (29 samples)
	minimum = 0 (29 samples)
	maximum = 21.6207 (29 samples)
Injected packet rate average = 0.0490062 (29 samples)
	minimum = 0.0434973 (29 samples)
	maximum = 0.0558187 (29 samples)
Accepted packet rate average = 0.0490062 (29 samples)
	minimum = 0.0434973 (29 samples)
	maximum = 0.0558187 (29 samples)
Injected flit rate average = 0.0956029 (29 samples)
	minimum = 0.0703765 (29 samples)
	maximum = 0.12734 (29 samples)
Accepted flit rate average = 0.0956029 (29 samples)
	minimum = 0.0897951 (29 samples)
	maximum = 0.100515 (29 samples)
Injected packet size average = 1.95083 (29 samples)
Accepted packet size average = 1.95083 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 8 min, 11 sec (14891 sec)
gpgpu_simulation_rate = 43301 (inst/sec)
gpgpu_simulation_rate = 1502 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 30: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 30 
gpu_sim_cycle = 1975199
gpu_sim_insn = 21774098
gpu_ipc =      11.0237
gpu_tot_sim_cycle = 24565885
gpu_tot_sim_insn = 666582236
gpu_tot_ipc =      27.1345
gpu_tot_issued_cta = 1966080
max_total_param_size = 0
gpu_stall_dramfull = 344238
gpu_stall_icnt2sh    = 197047
partiton_reqs_in_parallel = 43454309
partiton_reqs_in_parallel_total    = 342008897
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      15.6910
partiton_reqs_in_parallel_util = 43454309
partiton_reqs_in_parallel_util_total    = 342008897
gpu_sim_cycle_parition_util = 1975199
gpu_tot_sim_cycle_parition_util    = 15560784
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9813
partiton_replys_in_parallel = 255210
partiton_replys_in_parallel_total    = 4130471
L2_BW  =      12.2468 GB/Sec
L2_BW_total  =      16.9215 GB/Sec
gpu_total_sim_rate=40328

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24707267
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11862016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11860224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24700968
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11862016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24707267
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
59836, 58728, 59724, 59175, 58837, 58361, 59379, 58326, 59123, 57896, 59177, 57928, 58157, 57496, 58191, 56676, 57965, 56503, 58061, 56310, 57694, 56153, 57124, 55954, 56853, 56341, 57354, 55825, 57070, 55401, 56301, 55481, 
gpgpu_n_tot_thrd_icount = 1454285600
gpgpu_n_tot_w_icount = 45446425
gpgpu_n_stall_shd_mem = 444246
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3182510
gpgpu_n_mem_write_global = 1202919
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 45471276
gpgpu_n_store_insn = 17921415
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 189792256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 207268
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3157226	W0_Idle:541384205	W0_Scoreboard:397235584	W1:1729031	W2:128835	W3:6993	W4:126	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:43581431	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24950016 {8:3118752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81709400 {40:153149,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550320 {40:63758,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 184162688 {40:1271966,72:1841857,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9623352 {8:1202919,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550320 {40:63758,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 505 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 24563547 
mrq_lat_table:683076 	40521 	57747 	107479 	218830 	293796 	366159 	182152 	92947 	13705 	945 	63 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2500043 	1692727 	159808 	12401 	1234 	124 	2566 	4055 	7673 	4414 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	78 	3772825 	335041 	20549 	5103 	172563 	42250 	16265 	612 	27 	1139 	109 	2570 	4942 	7073 	4123 	412 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2237513 	902615 	42364 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	263483 	207317 	
mf_lat_pw_table:273288 	0 	0 	0 	0 	0 	0 	3011 	546 	150 	41 	88 	89 	112 	141 	149 	70 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    546951    520681    511227    529313    512546    512499    490939    492382    633641    508615    457064    493110    511674    639457    505357    594519 
dram[1]:    559676    533951    489604    593323    559532    737581    443443    443232    468109    600837    511263    511227    512857    512104    514435    594529 
dram[2]:    485765    552904    511245    491596    946899    512570    490769    488457    488358    508214    636993    533195    510970    604829    509548    512936 
dram[3]:    556263    560738    618002    524427    512881    510684    488461    490104    636458    563272    509600    533184    512883    534082    514862    583898 
dram[4]:    503082    498900    486440    493386    957281    512623    491005    485006    468088    560235    486492    594474    445256    535768    579761    500071 
dram[5]:    603480    578081    535774    522747    464448    504145    484924    514552    507648    534253    485646    508885    526889    535218    488322    588147 
dram[6]:    579741    535182    582081    559336    514319    592421    484933    485199    508972    565507    511038    555866    512838    526648    514191    513523 
dram[7]:    508173    563595    493502    511312    503691    510845    446345    894196    562086    484066    494051    511309    541700    488991    488477    567344 
dram[8]:    466700    485498    511258    533440    561012    551862    547064    489333    533780    495059    487177    654843    520956    504496    635469    547720 
dram[9]:    540495    439172    561236    533495    956118    486510    484949    485104    507851    614809    487626    508801    533284    570834    637745    537471 
dram[10]:    490692    499155    494251    498525    488742    488803    484965    485875    485246    508759    508612    486538    638440    535893    507945    537057 
average row accesses per activate:
dram[0]:  3.881207  3.887216  3.638192  3.596218  3.617970  3.807987  3.869960  3.952088  3.599382  3.791137  3.512567  3.659794  3.768854  3.950191  3.579518  3.588979 
dram[1]:  3.808215  3.979388  3.529112  3.719165  3.595275  3.800397  3.942248  3.973485  3.558537  3.695708  3.535032  3.631908  3.701936  3.814443  3.445907  3.573218 
dram[2]:  3.742697  3.911582  3.517798  3.575342  3.631761  3.736396  3.837094  4.025632  3.574586  3.726133  3.536126  3.583513  3.729066  3.736568  3.497233  3.688022 
dram[3]:  3.986088  3.875201  3.533716  3.683696  3.737870  3.768225  3.876768  4.033522  3.658176  3.673162  3.592696  3.672865  3.623038  3.761733  3.490281  3.552203 
dram[4]:  3.788138  3.973902  3.517820  3.598212  3.613651  3.720735  3.836273  3.878533  3.489008  3.774037  3.607407  3.630184  3.683280  3.718982  3.530685  3.476603 
dram[5]:  3.793114  3.786496  3.556801  3.603374  3.596875  3.702659  3.790636  4.036998  3.634124  3.658969  3.535061  3.612702  3.696325  3.784223  3.474111  3.574558 
dram[6]:  3.763240  3.868684  3.488663  3.580507  3.754351  3.743615  3.932696  4.042756  3.524372  3.657206  3.502111  3.645383  3.710501  3.747602  3.539323  3.572237 
dram[7]:  3.782321  3.780647  3.485434  3.587263  3.687701  3.749757  3.881121  4.026325  3.566881  3.656572  3.542736  3.648615  3.791888  3.828514  3.523099  3.560319 
dram[8]:  3.727608  3.836950  3.492766  3.624923  3.709897  3.782652  3.893230  3.959561  3.530440  3.589159  3.520060  3.674315  3.674856  3.779131  3.477491  3.605689 
dram[9]:  3.793591  3.922827  3.498216  3.631677  3.649396  3.817667  3.984599  3.917263  3.624883  3.658336  3.584311  3.655042  3.719145  3.921225  3.491279  3.579515 
dram[10]:  3.824929  3.967186  3.543498  3.547776  3.725350  3.793614  3.815441  3.962607  3.547009  3.616497  3.612340  3.506731  3.731707  3.775115  3.480244  3.650414 
average row locality = 2057421/557342 = 3.691488
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7504      7585      7388      7437      7283      7239      7282      7297      7284      7257      7299      7272      7187      7055      7409      7438 
dram[1]:      7557      7505      7374      7380      7313      7247      7271      7284      7298      7276      7232      7220      7137      7108      7520      7486 
dram[2]:      7531      7523      7383      7394      7296      7264      7314      7255      7287      7258      7230      7256      7178      7141      7480      7459 
dram[3]:      7541      7577      7370      7357      7243      7273      7282      7243      7287      7305      7206      7222      7189      7136      7483      7511 
dram[4]:      7503      7556      7390      7340      7302      7304      7309      7284      7337      7290      7238      7232      7123      7176      7448      7527 
dram[5]:      7601      7569      7412      7389      7285      7248      7285      7237      7281      7221      7211      7233      7136      7108      7500      7473 
dram[6]:      7573      7509      7344      7378      7248      7210      7265      7243      7277      7261      7213      7243      7138      7051      7515      7480 
dram[7]:      7553      7595      7382      7386      7228      7289      7258      7260      7294      7302      7265      7191      7095      7164      7515      7522 
dram[8]:      7588      7523      7452      7372      7279      7272      7310      7299      7320      7296      7253      7161      7159      7143      7487      7542 
dram[9]:      7569      7589      7414      7358      7292      7252      7207      7283      7250      7227      7222      7226      7163      7107      7511      7480 
dram[10]:      7563      7505      7343      7415      7241      7312      7304      7300      7265      7320      7217      7266      7140      7169      7485      7437 
total reads: 1289581
bank skew: 7601/7051 = 1.08
chip skew: 117456/116948 = 1.00
number of total write accesses:
dram[0]:      4454      4547      4367      4355      4233      4204      4235      4251      4360      4378      4440      4443      4357      4286      4475      4481 
dram[1]:      4496      4465      4385      4380      4253      4234      4197      4255      4374      4347      4423      4413      4339      4301      4520      4495 
dram[2]:      4513      4466      4377      4351      4253      4203      4251      4210      4359      4334      4418      4394      4356      4334      4526      4457 
dram[3]:      4493      4502      4316      4324      4236      4254      4232      4188      4346      4383      4402      4432      4354      4326      4548      4499 
dram[4]:      4441      4473      4356      4329      4240      4234      4219      4243      4407      4368      4450      4410      4332      4364      4461      4509 
dram[5]:      4518      4544      4329      4358      4225      4171      4212      4220      4370      4345      4384      4371      4330      4309      4510      4441 
dram[6]:      4507      4511      4350      4341      4184      4223      4246      4198      4364      4336      4400      4404      4346      4278      4501      4512 
dram[7]:      4471      4556      4343      4330      4226      4264      4234      4211      4359      4410      4465      4397      4311      4356      4534      4519 
dram[8]:      4523      4502      4378      4351      4192      4197      4249      4255      4394      4358      4416      4369      4358      4338      4486      4501 
dram[9]:      4506      4509      4354      4336      4189      4201      4177      4222      4404      4337      4384      4408      4318      4292      4499      4472 
dram[10]:      4497      4464      4347      4392      4207      4213      4211      4251      4355      4430      4375      4457      4335      4330      4494      4467 
total reads: 767840
bank skew: 4556/4171 = 1.09
chip skew: 69986/69608 = 1.01
average mf latency per bank:
dram[0]:       1101      1158      1003      1038      1198      1191      1117      1171      1007      1067      1088      1005      1127       955      1009       979
dram[1]:       1204      1132       983      1050      1202      1182      1188      1170       925       942      1168      1067      1139      1137      1053      1010
dram[2]:       1148      1071       974      1075      1216      1257      1200      1137       982      1051      1028      1093      1145      1146      1029      1010
dram[3]:       1175      1202      1009      1004      1144      1230      1097      1162       979      1027      1068      1089      1143      1021       994      1051
dram[4]:       1020      1040       952      1015      1223      1267      1136      1104       953       951      1097      1086      1021      1136      1010       944
dram[5]:       1161      1110       931      1018      1187      1217      1120      1204       970       939      1112      1048      1032      1080      1025      1039
dram[6]:       1105      1100      1008      1078      1300      1101      1199      1237       933       982      1105      1087      1077       982       943      1011
dram[7]:       1325      1137       975      1080      1099      1196      1224      1172       987       941       992      1034      1026      1091       943      1015
dram[8]:       1144      1059      1056      1083      1220      1250      1115      1200       992       948      1052      1023      1179      1110       930      1018
dram[9]:       1045      1163       998       915      1284      1220      1149      1099       971       918      1029      1059      1096      1086      1037      1015
dram[10]:       1173      1001       913       993      1171      1218      1138      1143       868       968      1087      1046      1059      1128      1017       905
maximum mf latency per bank:
dram[0]:     131900    131941    129759    127934    247678    247651    247680    247633    127938    192817    175778    125795    192817    127658    131901    131892
dram[1]:     187314    131905    127933    243067    247658    247650    247618    247591    131931    131922    125802    131906    201184    127120    131906    131905
dram[2]:     131934    131930    196480    177864    247672    247652    247626    247677    201869    127648    131908    131909    131917    192817    131923    131939
dram[3]:     127194    131937    127942    125799    247681    247680    247587    247607    127933    201869    131939    131911    131930    127658    181626    192817
dram[4]:     184228    127173    125802    131916    247683    247711    247602    247612    192817    131914    131924    131921    127151    127654    131923    131926
dram[5]:     192817    131927    177864    127938    247698    247671    247600    247592    201869    127692    131935    125789    204069    131918    131939    131926
dram[6]:     127193    131939    196479    131926    247686    247674    247577    247600    125810    127664    131935    125755    127664    127132    181623    131921
dram[7]:     131898    131906    123685    131871    247652    247702    247625    247587    201869    131927    131894    131895    198579    127666    131894    131906
dram[8]:     177869    177859    125812    179951    247671    247695    247610    247660    128541    201869    131939    127653    131935    131920    131915    131925
dram[9]:     131924    177864    131922    125798    247678    247689    247650    247656    127644    127641    131928    131923    131932    127149    127606    131922
dram[10]:     131993    177864    176379    129791    247676    247632    247636    247628    126521    125828    131914    127646    127648    131948    131944    131952
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32563045 n_nop=31763280 n_act=50221 n_pre=50205 n_req=187082 n_rd=468864 n_write=230475 bw_util=0.04295
n_activity=1879453 dram_eff=0.7442
bk0: 30016a 32112897i bk1: 30340a 32094909i bk2: 29552a 32120900i bk3: 29748a 32097747i bk4: 29132a 32121322i bk5: 28956a 32116251i bk6: 29128a 32130115i bk7: 29188a 32124735i bk8: 29136a 32127717i bk9: 29028a 32113966i bk10: 29196a 32116922i bk11: 29088a 32106642i bk12: 28748a 32123539i bk13: 28220a 32121076i bk14: 29636a 32104869i bk15: 29752a 32095126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.667513
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32563045 n_nop=31762710 n_act=50581 n_pre=50565 n_req=187085 n_rd=468832 n_write=230357 bw_util=0.04294
n_activity=1879646 dram_eff=0.744
bk0: 30228a 32108883i bk1: 30020a 32102153i bk2: 29496a 32107512i bk3: 29520a 32105178i bk4: 29252a 32119751i bk5: 28988a 32107753i bk6: 29084a 32134246i bk7: 29136a 32118434i bk8: 29192a 32121010i bk9: 29104a 32111373i bk10: 28928a 32108923i bk11: 28880a 32107951i bk12: 28548a 32126641i bk13: 28432a 32114090i bk14: 30080a 32100112i bk15: 29944a 32093013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.673919
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32563045 n_nop=31762238 n_act=50764 n_pre=50748 n_req=187051 n_rd=468996 n_write=230299 bw_util=0.04295
n_activity=1882130 dram_eff=0.7431
bk0: 30124a 32101135i bk1: 30092a 32099845i bk2: 29532a 32110815i bk3: 29576a 32101523i bk4: 29184a 32121263i bk5: 29056a 32109622i bk6: 29256a 32130213i bk7: 29020a 32124013i bk8: 29148a 32117237i bk9: 29032a 32117668i bk10: 28920a 32110061i bk11: 29024a 32107778i bk12: 28712a 32121784i bk13: 28564a 32114025i bk14: 29920a 32095985i bk15: 29836a 32095735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.666972
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32563045 n_nop=31763176 n_act=50375 n_pre=50359 n_req=187060 n_rd=468900 n_write=230235 bw_util=0.04294
n_activity=1882422 dram_eff=0.7428
bk0: 30164a 32115959i bk1: 30308a 32102051i bk2: 29480a 32119584i bk3: 29428a 32108496i bk4: 28972a 32122925i bk5: 29092a 32106108i bk6: 29128a 32128675i bk7: 28972a 32126325i bk8: 29148a 32133067i bk9: 29220a 32116760i bk10: 28824a 32119772i bk11: 28888a 32107374i bk12: 28756a 32119864i bk13: 28544a 32115037i bk14: 29932a 32092665i bk15: 30044a 32088045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.68803
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32563045 n_nop=31761357 n_act=50984 n_pre=50968 n_req=187195 n_rd=469436 n_write=230300 bw_util=0.04298
n_activity=1883246 dram_eff=0.7431
bk0: 30012a 32113294i bk1: 30224a 32109630i bk2: 29560a 32113610i bk3: 29360a 32108849i bk4: 29208a 32121208i bk5: 29216a 32106179i bk6: 29236a 32129868i bk7: 29136a 32118998i bk8: 29348a 32123030i bk9: 29160a 32117235i bk10: 28952a 32105783i bk11: 28928a 32109882i bk12: 28492a 32127833i bk13: 28704a 32107911i bk14: 29792a 32102251i bk15: 30108a 32082850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.651098
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32563045 n_nop=31762572 n_act=50878 n_pre=50862 n_req=186826 n_rd=468756 n_write=229977 bw_util=0.04292
n_activity=1883420 dram_eff=0.742
bk0: 30404a 32109642i bk1: 30276a 32097259i bk2: 29648a 32122403i bk3: 29556a 32108726i bk4: 29140a 32122596i bk5: 28992a 32117531i bk6: 29140a 32135482i bk7: 28948a 32128152i bk8: 29124a 32127244i bk9: 28884a 32118759i bk10: 28844a 32122364i bk11: 28932a 32112032i bk12: 28544a 32128604i bk13: 28432a 32119122i bk14: 30000a 32100813i bk15: 29892a 32100690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.640224
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32563045 n_nop=31763979 n_act=50653 n_pre=50637 n_req=186649 n_rd=467792 n_write=229984 bw_util=0.04286
n_activity=1879087 dram_eff=0.7427
bk0: 30292a 32106292i bk1: 30036a 32101846i bk2: 29376a 32114765i bk3: 29512a 32099378i bk4: 28992a 32132288i bk5: 28840a 32111129i bk6: 29060a 32130731i bk7: 28972a 32126514i bk8: 29108a 32123553i bk9: 29044a 32118504i bk10: 28852a 32113910i bk11: 28972a 32106058i bk12: 28552a 32122971i bk13: 28204a 32119013i bk14: 30060a 32101835i bk15: 29920a 32090055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.658084
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32563045 n_nop=31761373 n_act=50796 n_pre=50780 n_req=187285 n_rd=469196 n_write=230900 bw_util=0.043
n_activity=1887809 dram_eff=0.7417
bk0: 30212a 32113385i bk1: 30380a 32095903i bk2: 29528a 32115313i bk3: 29544a 32101538i bk4: 28912a 32125864i bk5: 29156a 32106616i bk6: 29032a 32130304i bk7: 29040a 32122328i bk8: 29176a 32123051i bk9: 29208a 32115033i bk10: 29060a 32107081i bk11: 28764a 32109886i bk12: 28380a 32123267i bk13: 28656a 32116640i bk14: 30060a 32097596i bk15: 30088a 32091852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.67614
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32563045 n_nop=31760538 n_act=50988 n_pre=50972 n_req=187323 n_rd=469824 n_write=230723 bw_util=0.04303
n_activity=1887467 dram_eff=0.7423
bk0: 30352a 32102358i bk1: 30092a 32099989i bk2: 29808a 32110725i bk3: 29488a 32106927i bk4: 29116a 32126972i bk5: 29088a 32115698i bk6: 29240a 32130684i bk7: 29196a 32116684i bk8: 29280a 32115056i bk9: 29184a 32113932i bk10: 29012a 32110230i bk11: 28644a 32108214i bk12: 28636a 32126972i bk13: 28572a 32121665i bk14: 29948a 32102395i bk15: 30168a 32091130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.652426
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32563045 n_nop=31764044 n_act=50361 n_pre=50345 n_req=186758 n_rd=468600 n_write=229695 bw_util=0.04289
n_activity=1883222 dram_eff=0.7416
bk0: 30276a 32109852i bk1: 30356a 32099314i bk2: 29656a 32112638i bk3: 29432a 32102016i bk4: 29168a 32132357i bk5: 29008a 32115315i bk6: 28828a 32140493i bk7: 29132a 32127463i bk8: 29000a 32128613i bk9: 28908a 32122700i bk10: 28888a 32121477i bk11: 28904a 32106421i bk12: 28652a 32131774i bk13: 28428a 32125560i bk14: 30044a 32107529i bk15: 29920a 32096830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.639746
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32563045 n_nop=31762238 n_act=50742 n_pre=50726 n_req=187107 n_rd=469128 n_write=230211 bw_util=0.04295
n_activity=1882321 dram_eff=0.7431
bk0: 30252a 32109198i bk1: 30020a 32103204i bk2: 29372a 32114666i bk3: 29660a 32095517i bk4: 28964a 32127060i bk5: 29248a 32110944i bk6: 29216a 32127795i bk7: 29200a 32120239i bk8: 29060a 32126479i bk9: 29280a 32108203i bk10: 28868a 32120262i bk11: 29064a 32098374i bk12: 28560a 32128025i bk13: 28676a 32113836i bk14: 29940a 32102250i bk15: 29748a 32098600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.653011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 199580, Miss = 58636, Miss_rate = 0.294, Pending_hits = 87205, Reservation_fails = 149
L2_cache_bank[1]: Access = 199445, Miss = 58580, Miss_rate = 0.294, Pending_hits = 87232, Reservation_fails = 225
L2_cache_bank[2]: Access = 199390, Miss = 58702, Miss_rate = 0.294, Pending_hits = 87036, Reservation_fails = 200
L2_cache_bank[3]: Access = 199142, Miss = 58506, Miss_rate = 0.294, Pending_hits = 86990, Reservation_fails = 200
L2_cache_bank[4]: Access = 199464, Miss = 58699, Miss_rate = 0.294, Pending_hits = 87016, Reservation_fails = 177
L2_cache_bank[5]: Access = 199168, Miss = 58550, Miss_rate = 0.294, Pending_hits = 87000, Reservation_fails = 186
L2_cache_bank[6]: Access = 199364, Miss = 58601, Miss_rate = 0.294, Pending_hits = 87126, Reservation_fails = 200
L2_cache_bank[7]: Access = 199384, Miss = 58624, Miss_rate = 0.294, Pending_hits = 87098, Reservation_fails = 162
L2_cache_bank[8]: Access = 199366, Miss = 58650, Miss_rate = 0.294, Pending_hits = 87067, Reservation_fails = 220
L2_cache_bank[9]: Access = 199578, Miss = 58709, Miss_rate = 0.294, Pending_hits = 87114, Reservation_fails = 142
L2_cache_bank[10]: Access = 199466, Miss = 58711, Miss_rate = 0.294, Pending_hits = 87103, Reservation_fails = 183
L2_cache_bank[11]: Access = 198892, Miss = 58478, Miss_rate = 0.294, Pending_hits = 87022, Reservation_fails = 187
L2_cache_bank[12]: Access = 199244, Miss = 58573, Miss_rate = 0.294, Pending_hits = 87142, Reservation_fails = 204
L2_cache_bank[13]: Access = 198764, Miss = 58375, Miss_rate = 0.294, Pending_hits = 87056, Reservation_fails = 207
L2_cache_bank[14]: Access = 199344, Miss = 58590, Miss_rate = 0.294, Pending_hits = 87004, Reservation_fails = 230
L2_cache_bank[15]: Access = 199548, Miss = 58709, Miss_rate = 0.294, Pending_hits = 87130, Reservation_fails = 174
L2_cache_bank[16]: Access = 199834, Miss = 58848, Miss_rate = 0.294, Pending_hits = 87245, Reservation_fails = 164
L2_cache_bank[17]: Access = 199443, Miss = 58608, Miss_rate = 0.294, Pending_hits = 87196, Reservation_fails = 139
L2_cache_bank[18]: Access = 199413, Miss = 58628, Miss_rate = 0.294, Pending_hits = 87074, Reservation_fails = 148
L2_cache_bank[19]: Access = 199054, Miss = 58522, Miss_rate = 0.294, Pending_hits = 87084, Reservation_fails = 157
L2_cache_bank[20]: Access = 199203, Miss = 58558, Miss_rate = 0.294, Pending_hits = 87171, Reservation_fails = 163
L2_cache_bank[21]: Access = 199595, Miss = 58724, Miss_rate = 0.294, Pending_hits = 87160, Reservation_fails = 144
L2_total_cache_accesses = 4385681
L2_total_cache_misses = 1289581
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1916271
L2_total_cache_reservation_fails = 3961
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 199712
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1785214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1197584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980097
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130841
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91981
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3956
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3182510
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1202919
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=9425787
icnt_total_pkts_simt_to_mem=6702128
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.27927
	minimum = 6
	maximum = 55
Network latency average = 8.03688
	minimum = 6
	maximum = 37
Slowest packet = 8261126
Flit latency average = 7.66292
	minimum = 6
	maximum = 36
Slowest flit = 15395428
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00258415
	minimum = 0.0022542 (at node 25)
	maximum = 0.00298502 (at node 46)
Accepted packet rate average = 0.00258415
	minimum = 0.0022542 (at node 25)
	maximum = 0.00298502 (at node 46)
Injected flit rate average = 0.00411562
	minimum = 0.00265518 (at node 25)
	maximum = 0.00602421 (at node 46)
Accepted flit rate average= 0.00411562
	minimum = 0.00339232 (at node 48)
	maximum = 0.00474307 (at node 9)
Injected packet length average = 1.59264
Accepted packet length average = 1.59264
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2503 (30 samples)
	minimum = 6 (30 samples)
	maximum = 83.7 (30 samples)
Network latency average = 9.5724 (30 samples)
	minimum = 6 (30 samples)
	maximum = 77.3667 (30 samples)
Flit latency average = 9.2893 (30 samples)
	minimum = 6 (30 samples)
	maximum = 76.5333 (30 samples)
Fragmentation average = 0.0175188 (30 samples)
	minimum = 0 (30 samples)
	maximum = 20.9 (30 samples)
Injected packet rate average = 0.0474588 (30 samples)
	minimum = 0.0421226 (30 samples)
	maximum = 0.0540576 (30 samples)
Accepted packet rate average = 0.0474588 (30 samples)
	minimum = 0.0421226 (30 samples)
	maximum = 0.0540576 (30 samples)
Injected flit rate average = 0.0925533 (30 samples)
	minimum = 0.0681191 (30 samples)
	maximum = 0.123296 (30 samples)
Accepted flit rate average = 0.0925533 (30 samples)
	minimum = 0.086915 (30 samples)
	maximum = 0.0973228 (30 samples)
Injected packet size average = 1.95018 (30 samples)
Accepted packet size average = 1.95018 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 35 min, 29 sec (16529 sec)
gpgpu_simulation_rate = 40328 (inst/sec)
gpgpu_simulation_rate = 1486 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 31: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 31 
gpu_sim_cycle = 54991
gpu_sim_insn = 23220192
gpu_ipc =     422.2544
gpu_tot_sim_cycle = 24843026
gpu_tot_sim_insn = 689802428
gpu_tot_ipc =      27.7664
gpu_tot_issued_cta = 2031616
max_total_param_size = 0
gpu_stall_dramfull = 344292
gpu_stall_icnt2sh    = 203813
partiton_reqs_in_parallel = 1209748
partiton_reqs_in_parallel_total    = 385463206
partiton_level_parallism =      21.9990
partiton_level_parallism_total  =      15.5646
partiton_reqs_in_parallel_util = 1209748
partiton_reqs_in_parallel_util_total    = 385463206
gpu_sim_cycle_parition_util = 54991
gpu_tot_sim_cycle_parition_util    = 17535983
partiton_level_parallism_util =      21.9990
partiton_level_parallism_util_total  =      21.9813
partiton_replys_in_parallel = 245710
partiton_replys_in_parallel_total    = 4385681
L2_BW  =     423.5125 GB/Sec
L2_BW_total  =      17.6702 GB/Sec
gpu_total_sim_rate=41150

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25567352
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12124160
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0001
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12122368
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25561053
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12124160
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25567352
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
61996, 60967, 61778, 61389, 61039, 60520, 61566, 60398, 61343, 60050, 61267, 59991, 60372, 59591, 60294, 58851, 60176, 58585, 60185, 58438, 59770, 58282, 59374, 58132, 58965, 58497, 59484, 57988, 59225, 57513, 58391, 57627, 
gpgpu_n_tot_thrd_icount = 1507233888
gpgpu_n_tot_w_icount = 47101059
gpgpu_n_stall_shd_mem = 446160
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3313582
gpgpu_n_mem_write_global = 1317557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 47568428
gpgpu_n_store_insn = 19030599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193986560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 209182
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3209109	W0_Idle:541399462	W0_Scoreboard:398853169	W1:1846019	W2:155319	W3:10461	W4:492	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:45088759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25998592 {8:3249824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88483624 {40:199390,72:1118167,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550320 {40:63758,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 193599872 {40:1271966,72:1972929,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10540456 {8:1317557,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550320 {40:63758,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 492 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 24843025 
mrq_lat_table:726378 	42490 	61028 	113455 	229609 	309591 	386334 	201339 	107384 	18311 	1847 	114 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2627557 	1794319 	176094 	12676 	1277 	124 	2566 	4055 	7673 	4414 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	82 	3991927 	357709 	24065 	5513 	172573 	42250 	16265 	612 	27 	1139 	109 	2570 	4942 	7073 	4123 	412 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2334129 	935859 	43576 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196679 	263483 	207317 	
mf_lat_pw_table:387926 	0 	0 	0 	0 	0 	0 	3053 	614 	150 	41 	88 	89 	112 	141 	149 	70 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    546951    520681    511227    529313    512546    512499    490939    492382    633641    508615    457064    493110    511674    639457    505357    594519 
dram[1]:    559676    533951    489604    593323    559532    737581    443443    443232    468109    600837    511263    511227    512857    512104    514435    594529 
dram[2]:    485765    552904    511245    491596    946899    512570    490769    488457    488358    508214    636993    533195    510970    604829    509548    512936 
dram[3]:    556263    560738    618002    524427    512881    510684    488461    490104    636458    563272    509600    533184    512883    534082    514862    583898 
dram[4]:    503082    498900    486440    493386    957281    512623    491005    485006    468088    560235    486492    594474    445256    535768    579761    500071 
dram[5]:    603480    578081    535774    522747    464448    504145    484924    514552    507648    534253    485646    508885    526889    535218    488322    588147 
dram[6]:    579741    535182    582081    559336    514319    592421    484933    485199    508972    565507    511038    555866    512838    526648    514191    513523 
dram[7]:    508173    563595    493502    511312    503691    510845    446345    894196    562086    484066    494051    511309    541700    488991    488477    567344 
dram[8]:    466700    485498    511258    533440    561012    551862    547064    489333    533780    495059    487177    654843    520956    504496    635469    547720 
dram[9]:    540495    439172    561236    533495    956118    486510    484949    485104    507851    614809    487626    508801    533284    570834    637745    537471 
dram[10]:    490692    499155    494251    498525    488742    488803    484965    485875    485246    508759    508612    486538    638440    535893    507945    537057 
average row accesses per activate:
dram[0]:  3.948297  3.966952  3.705378  3.679229  3.722021  3.928159  3.933908  4.007792  3.691966  3.883656  3.601607  3.748875  3.844034  4.037704  3.660885  3.685110 
dram[1]:  3.888553  4.073544  3.635785  3.814320  3.708034  3.867276  4.012080  4.061801  3.659058  3.790499  3.636470  3.739326  3.786646  3.870577  3.535881  3.688402 
dram[2]:  3.808536  3.995011  3.605791  3.661225  3.740898  3.837348  3.929797  4.110442  3.650849  3.812865  3.619366  3.684802  3.812228  3.826237  3.612567  3.794811 
dram[3]:  4.072900  3.951578  3.615518  3.762880  3.833958  3.858485  3.951571  4.107011  3.735815  3.748575  3.673469  3.750678  3.712991  3.851024  3.596132  3.661433 
dram[4]:  3.878309  4.071043  3.620133  3.700000  3.698204  3.819616  3.899146  3.974904  3.591091  3.857010  3.696979  3.724416  3.757165  3.805195  3.622652  3.570197 
dram[5]:  3.880852  3.874850  3.637235  3.683485  3.690626  3.803860  3.871384  4.109286  3.719618  3.735872  3.641282  3.703438  3.769778  3.871860  3.582427  3.676386 
dram[6]:  3.855476  3.946203  3.580080  3.683808  3.855881  3.843809  3.994491  4.111409  3.618563  3.734436  3.577900  3.744655  3.785405  3.830745  3.634126  3.656357 
dram[7]:  3.828912  3.854848  3.571143  3.686067  3.792879  3.851933  3.943445  4.092426  3.629846  3.714328  3.633227  3.750607  3.876197  3.929808  3.599720  3.647359 
dram[8]:  3.802295  3.936503  3.571105  3.710643  3.820473  3.876539  3.971410  4.024755  3.609637  3.666078  3.591813  3.770316  3.763408  3.863737  3.567636  3.707599 
dram[9]:  3.862915  3.987654  3.573701  3.720273  3.725038  3.925096  4.020165  3.987047  3.679290  3.759113  3.685290  3.752418  3.799503  4.001317  3.576063  3.681281 
dram[10]:  3.881412  4.054046  3.629318  3.645954  3.842799  3.925772  3.900507  4.050131  3.636630  3.710526  3.696093  3.603627  3.817218  3.866499  3.585482  3.746022 
average row locality = 2197881/581588 = 3.779103
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7925      8011      7805      7849      7688      7647      7693      7708      7695      7668      7707      7672      7588      7451      7822      7850 
dram[1]:      7981      7932      7791      7797      7720      7652      7682      7695      7702      7685      7634      7625      7534      7498      7938      7902 
dram[2]:      7955      7945      7800      7810      7703      7670      7728      7666      7692      7662      7633      7660      7577      7539      7897      7870 
dram[3]:      7963      8003      7784      7775      7655      7681      7691      7654      7697      7714      7608      7624      7586      7536      7905      7927 
dram[4]:      7930      7978      7803      7757      7709      7713      7720      7692      7743      7696      7644      7635      7517      7573      7870      7947 
dram[5]:      8026      7993      7827      7805      7694      7656      7697      7648      7691      7625      7617      7638      7534      7505      7920      7892 
dram[6]:      7997      7930      7760      7793      7651      7621      7679      7654      7686      7665      7613      7649      7534      7447      7938      7891 
dram[7]:      7975      8021      7798      7803      7635      7697      7667      7669      7697      7709      7667      7586      7497      7556      7935      7942 
dram[8]:      8013      7946      7865      7789      7690      7681      7718      7706      7725      7701      7659      7563      7558      7543      7904      7959 
dram[9]:      7996      8010      7829      7775      7698      7661      7615      7692      7653      7635      7621      7631      7560      7503      7927      7903 
dram[10]:      7985      7933      7760      7835      7651      7718      7710      7710      7674      7726      7617      7666      7541      7569      7907      7859 
total reads: 1361804
bank skew: 8026/7447 = 1.08
chip skew: 124020/123508 = 1.00
number of total write accesses:
dram[0]:      4828      4953      4734      4745      4617      4601      4628      4636      4758      4783      4841      4823      4686      4650      4841      4871 
dram[1]:      4894      4863      4767      4775      4650      4615      4607      4661      4801      4763      4810      4812      4659      4644      4922      4882 
dram[2]:      4895      4867      4777      4748      4627      4598      4643      4616      4772      4726      4814      4802      4706      4682      4924      4854 
dram[3]:      4887      4891      4704      4714      4629      4643      4630      4589      4747      4780      4812      4817      4704      4691      4926      4899 
dram[4]:      4818      4858      4748      4712      4643      4632      4613      4662      4833      4766      4837      4812      4675      4733      4860      4895 
dram[5]:      4905      4949      4696      4752      4629      4562      4614      4610      4766      4737      4767      4750      4665      4672      4923      4843 
dram[6]:      4888      4907      4713      4743      4576      4610      4648      4598      4751      4752      4788      4787      4708      4639      4905      4877 
dram[7]:      4871      4939      4726      4737      4616      4660      4605      4596      4757      4812      4864      4776      4651      4705      4934      4904 
dram[8]:      4911      4887      4766      4727      4589      4596      4645      4650      4786      4760      4801      4732      4722      4678      4861      4873 
dram[9]:      4910      4910      4754      4740      4576      4601      4546      4620      4783      4740      4780      4782      4663      4649      4861      4860 
dram[10]:      4878      4894      4743      4780      4596      4605      4600      4651      4756      4823      4776      4853      4697      4711      4886      4855 
total reads: 836077
bank skew: 4953/4546 = 1.09
chip skew: 76153/75775 = 1.00
average mf latency per bank:
dram[0]:       1060      1114       969      1002      1149      1144      1072      1129       970      1028      1048       972      1089       927       974       945
dram[1]:       1156      1090       950      1013      1155      1136      1138      1125       893       911      1124      1030      1101      1100      1013       974
dram[2]:       1105      1034       941      1036      1167      1206      1151      1092       947      1013       990      1052      1107      1107       993       975
dram[3]:       1130      1157       975       970      1098      1180      1056      1117       943       991      1028      1050      1105       990       961      1016
dram[4]:        985      1006       922       980      1172      1214      1090      1063       919       919      1057      1046       988      1095       972       913
dram[5]:       1118      1070       902       982      1139      1168      1077      1158       936       907      1070      1012       997      1042       987      1001
dram[6]:       1064      1061       975      1039      1246      1060      1149      1187       901       946      1063      1047      1040       951       911       977
dram[7]:       1269      1096       942      1040      1056      1149      1174      1124       952       908       957       999       992      1056       911       979
dram[8]:       1101      1022      1017      1045      1168      1199      1072      1155       957       915      1013       988      1134      1073       900       983
dram[9]:       1007      1119       963       886      1230      1171      1104      1059       937       888       993      1022      1059      1050      1002       979
dram[10]:       1128       966       885       961      1124      1170      1098      1101       840       936      1044      1009      1022      1088       981       878
maximum mf latency per bank:
dram[0]:     131900    131941    129759    127934    247678    247651    247680    247633    127938    192817    175778    125795    192817    127658    131901    131892
dram[1]:     187314    131905    127933    243067    247658    247650    247618    247591    131931    131922    125802    131906    201184    127120    131906    131905
dram[2]:     131934    131930    196480    177864    247672    247652    247626    247677    201869    127648    131908    131909    131917    192817    131923    131939
dram[3]:     127194    131937    127942    125799    247681    247680    247587    247607    127933    201869    131939    131911    131930    127658    181626    192817
dram[4]:     184228    127173    125802    131916    247683    247711    247602    247612    192817    131914    131924    131921    127151    127654    131923    131926
dram[5]:     192817    131927    177864    127938    247698    247671    247600    247592    201869    127692    131935    125789    204069    131918    131939    131926
dram[6]:     127193    131939    196479    131926    247686    247674    247577    247600    125810    127664    131935    125755    127664    127132    181623    131921
dram[7]:     131898    131906    123685    131871    247652    247702    247625    247587    201869    131927    131894    131895    198579    127666    131894    131906
dram[8]:     177869    177859    125812    179951    247671    247695    247610    247660    128541    201869    131939    127653    131935    131920    131915    131925
dram[9]:     131924    177864    131922    125798    247678    247689    247650    247656    127644    127641    131928    131923    131932    127149    127606    131922
dram[10]:     131993    177864    176379    129791    247676    247632    247636    247628    126521    125828    131914    127646    127648    131948    131944    131952
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32665154 n_nop=31816467 n_act=52439 n_pre=52423 n_req=199774 n_rd=495116 n_write=248709 bw_util=0.04554
n_activity=1980814 dram_eff=0.751
bk0: 31700a 32176602i bk1: 32044a 32156595i bk2: 31220a 32184749i bk3: 31396a 32159076i bk4: 30752a 32182994i bk5: 30588a 32174927i bk6: 30772a 32192242i bk7: 30832a 32183624i bk8: 30780a 32189057i bk9: 30672a 32172483i bk10: 30828a 32179053i bk11: 30688a 32168257i bk12: 30352a 32189019i bk13: 29804a 32182685i bk14: 31288a 32166469i bk15: 31400a 32153956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.745008
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32665154 n_nop=31815853 n_act=52724 n_pre=52708 n_req=199893 n_rd=495072 n_write=248797 bw_util=0.04555
n_activity=1980977 dram_eff=0.751
bk0: 31924a 32172098i bk1: 31728a 32163287i bk2: 31164a 32172636i bk3: 31188a 32167960i bk4: 30880a 32180194i bk5: 30608a 32165553i bk6: 30728a 32193566i bk7: 30780a 32176788i bk8: 30808a 32180667i bk9: 30740a 32166082i bk10: 30536a 32170541i bk11: 30500a 32168824i bk12: 30136a 32194400i bk13: 29992a 32178520i bk14: 31752a 32160438i bk15: 31608a 32152356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.760193
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32665154 n_nop=31815354 n_act=52930 n_pre=52914 n_req=199858 n_rd=495228 n_write=248728 bw_util=0.04555
n_activity=1983379 dram_eff=0.7502
bk0: 31820a 32162658i bk1: 31780a 32159382i bk2: 31200a 32173543i bk3: 31240a 32162420i bk4: 30812a 32183809i bk5: 30680a 32168935i bk6: 30912a 32191448i bk7: 30664a 32180729i bk8: 30768a 32177312i bk9: 30648a 32176708i bk10: 30532a 32173423i bk11: 30640a 32169528i bk12: 30308a 32186919i bk13: 30156a 32178207i bk14: 31588a 32156998i bk15: 31480a 32156655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.753122
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32665154 n_nop=31816034 n_act=52606 n_pre=52590 n_req=199866 n_rd=495212 n_write=248712 bw_util=0.04555
n_activity=1983688 dram_eff=0.75
bk0: 31852a 32178742i bk1: 32012a 32162429i bk2: 31136a 32181001i bk3: 31100a 32169572i bk4: 30620a 32183293i bk5: 30724a 32165559i bk6: 30764a 32189317i bk7: 30616a 32184564i bk8: 30788a 32192634i bk9: 30856a 32174033i bk10: 30432a 32180358i bk11: 30496a 32168245i bk12: 30344a 32184605i bk13: 30144a 32177999i bk14: 31620a 32153848i bk15: 31708a 32145842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.776421
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32665154 n_nop=31814345 n_act=53161 n_pre=53145 n_req=200024 n_rd=495708 n_write=248795 bw_util=0.04558
n_activity=1984629 dram_eff=0.7503
bk0: 31720a 32176015i bk1: 31912a 32168713i bk2: 31212a 32178839i bk3: 31028a 32172372i bk4: 30836a 32180900i bk5: 30852a 32164820i bk6: 30880a 32189743i bk7: 30768a 32176404i bk8: 30972a 32182887i bk9: 30784a 32175203i bk10: 30576a 32168690i bk11: 30540a 32169789i bk12: 30068a 32192582i bk13: 30292a 32170023i bk14: 31480a 32163335i bk15: 31788a 32141831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.732524
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32665154 n_nop=31815540 n_act=53072 n_pre=53056 n_req=199608 n_rd=495072 n_write=248414 bw_util=0.04552
n_activity=1984793 dram_eff=0.7492
bk0: 32104a 32171580i bk1: 31972a 32156095i bk2: 31308a 32186214i bk3: 31220a 32168569i bk4: 30776a 32181081i bk5: 30624a 32174745i bk6: 30788a 32197505i bk7: 30592a 32186708i bk8: 30764a 32188169i bk9: 30500a 32177990i bk10: 30468a 32184611i bk11: 30552a 32172126i bk12: 30136a 32195490i bk13: 30020a 32183129i bk14: 31680a 32161944i bk15: 31568a 32159403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.721175
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32665154 n_nop=31817214 n_act=52865 n_pre=52849 n_req=199398 n_rd=494032 n_write=248194 bw_util=0.04544
n_activity=1980370 dram_eff=0.7496
bk0: 31988a 32170155i bk1: 31720a 32163573i bk2: 31040a 32178804i bk3: 31172a 32161131i bk4: 30604a 32193784i bk5: 30484a 32168101i bk6: 30716a 32192032i bk7: 30616a 32186177i bk8: 30744a 32184276i bk9: 30660a 32176069i bk10: 30452a 32177755i bk11: 30596a 32167574i bk12: 30136a 32187000i bk13: 29788a 32182444i bk14: 31752a 32161580i bk15: 31564a 32149053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.731869
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32665154 n_nop=31814440 n_act=53071 n_pre=53055 n_req=200007 n_rd=495416 n_write=249172 bw_util=0.04559
n_activity=1989086 dram_eff=0.7487
bk0: 31900a 32175993i bk1: 32084a 32157303i bk2: 31192a 32179559i bk3: 31212a 32163697i bk4: 30540a 32186417i bk5: 30788a 32164843i bk6: 30668a 32194228i bk7: 30676a 32182420i bk8: 30788a 32183948i bk9: 30836a 32173100i bk10: 30668a 32170838i bk11: 30344a 32173593i bk12: 29988a 32188980i bk13: 30224a 32181630i bk14: 31740a 32157508i bk15: 31768a 32150749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.74945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32665154 n_nop=31813912 n_act=53193 n_pre=53177 n_req=200004 n_rd=496080 n_write=248792 bw_util=0.04561
n_activity=1988680 dram_eff=0.7491
bk0: 32052a 32165066i bk1: 31784a 32161927i bk2: 31460a 32174377i bk3: 31156a 32169425i bk4: 30760a 32189275i bk5: 30724a 32175133i bk6: 30872a 32191987i bk7: 30824a 32175324i bk8: 30900a 32176296i bk9: 30804a 32172778i bk10: 30636a 32174542i bk11: 30252a 32170949i bk12: 30232a 32191507i bk13: 30172a 32185656i bk14: 31616a 32162936i bk15: 31836a 32150558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.726554
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32665154 n_nop=31817078 n_act=52640 n_pre=52624 n_req=199484 n_rd=494836 n_write=247976 bw_util=0.04548
n_activity=1984524 dram_eff=0.7486
bk0: 31984a 32172420i bk1: 32040a 32158766i bk2: 31316a 32174031i bk3: 31100a 32163390i bk4: 30792a 32193055i bk5: 30644a 32173816i bk6: 30460a 32202309i bk7: 30768a 32186005i bk8: 30612a 32189351i bk9: 30540a 32182663i bk10: 30484a 32185399i bk11: 30524a 32168864i bk12: 30240a 32196974i bk13: 30012a 32187316i bk14: 31708a 32167567i bk15: 31612a 32155214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.718716
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32665154 n_nop=31815220 n_act=52888 n_pre=52872 n_req=199965 n_rd=495444 n_write=248730 bw_util=0.04556
n_activity=1983698 dram_eff=0.7503
bk0: 31940a 32170885i bk1: 31732a 32161541i bk2: 31040a 32176169i bk3: 31340a 32155217i bk4: 30604a 32188956i bk5: 30872a 32169952i bk6: 30840a 32189044i bk7: 30840a 32179643i bk8: 30696a 32186550i bk9: 30904a 32168287i bk10: 30468a 32183707i bk11: 30664a 32157951i bk12: 30164a 32192874i bk13: 30276a 32174832i bk14: 31628a 32161963i bk15: 31436a 32155367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.740829

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210681, Miss = 61923, Miss_rate = 0.294, Pending_hits = 90777, Reservation_fails = 162
L2_cache_bank[1]: Access = 210636, Miss = 61856, Miss_rate = 0.294, Pending_hits = 90871, Reservation_fails = 237
L2_cache_bank[2]: Access = 210588, Miss = 61982, Miss_rate = 0.294, Pending_hits = 90674, Reservation_fails = 213
L2_cache_bank[3]: Access = 210325, Miss = 61786, Miss_rate = 0.294, Pending_hits = 90642, Reservation_fails = 213
L2_cache_bank[4]: Access = 210626, Miss = 61985, Miss_rate = 0.294, Pending_hits = 90659, Reservation_fails = 187
L2_cache_bank[5]: Access = 210387, Miss = 61822, Miss_rate = 0.294, Pending_hits = 90656, Reservation_fails = 194
L2_cache_bank[6]: Access = 210540, Miss = 61889, Miss_rate = 0.294, Pending_hits = 90748, Reservation_fails = 213
L2_cache_bank[7]: Access = 210545, Miss = 61914, Miss_rate = 0.294, Pending_hits = 90745, Reservation_fails = 172
L2_cache_bank[8]: Access = 210563, Miss = 61936, Miss_rate = 0.294, Pending_hits = 90705, Reservation_fails = 241
L2_cache_bank[9]: Access = 210739, Miss = 61991, Miss_rate = 0.294, Pending_hits = 90765, Reservation_fails = 153
L2_cache_bank[10]: Access = 210611, Miss = 62006, Miss_rate = 0.294, Pending_hits = 90722, Reservation_fails = 195
L2_cache_bank[11]: Access = 210046, Miss = 61762, Miss_rate = 0.294, Pending_hits = 90643, Reservation_fails = 198
L2_cache_bank[12]: Access = 210391, Miss = 61858, Miss_rate = 0.294, Pending_hits = 90779, Reservation_fails = 219
L2_cache_bank[13]: Access = 209951, Miss = 61650, Miss_rate = 0.294, Pending_hits = 90695, Reservation_fails = 214
L2_cache_bank[14]: Access = 210529, Miss = 61871, Miss_rate = 0.294, Pending_hits = 90610, Reservation_fails = 247
L2_cache_bank[15]: Access = 210685, Miss = 61983, Miss_rate = 0.294, Pending_hits = 90761, Reservation_fails = 184
L2_cache_bank[16]: Access = 210979, Miss = 62132, Miss_rate = 0.294, Pending_hits = 90882, Reservation_fails = 173
L2_cache_bank[17]: Access = 210553, Miss = 61888, Miss_rate = 0.294, Pending_hits = 90802, Reservation_fails = 150
L2_cache_bank[18]: Access = 210526, Miss = 61899, Miss_rate = 0.294, Pending_hits = 90672, Reservation_fails = 161
L2_cache_bank[19]: Access = 210258, Miss = 61810, Miss_rate = 0.294, Pending_hits = 90732, Reservation_fails = 164
L2_cache_bank[20]: Access = 210362, Miss = 61845, Miss_rate = 0.294, Pending_hits = 90813, Reservation_fails = 170
L2_cache_bank[21]: Access = 210870, Miss = 62016, Miss_rate = 0.294, Pending_hits = 90838, Reservation_fails = 157
L2_total_cache_accesses = 4631391
L2_total_cache_misses = 1361804
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1996191
L2_total_cache_reservation_fails = 4217
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 202336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1849438
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1261808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1071040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 146537
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4209
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3313582
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1317557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=9933641
icnt_total_pkts_simt_to_mem=7130873
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.81051
	minimum = 6
	maximum = 151
Network latency average = 9.28851
	minimum = 6
	maximum = 123
Slowest packet = 9102818
Flit latency average = 8.54207
	minimum = 6
	maximum = 122
Slowest flit = 16759730
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0893645
	minimum = 0.0791137 (at node 16)
	maximum = 0.102518 (at node 49)
Accepted packet rate average = 0.0893645
	minimum = 0.0791137 (at node 16)
	maximum = 0.102518 (at node 49)
Injected flit rate average = 0.17032
	minimum = 0.13776 (at node 16)
	maximum = 0.210864 (at node 49)
Accepted flit rate average= 0.17032
	minimum = 0.163619 (at node 18)
	maximum = 0.179395 (at node 49)
Injected packet length average = 1.9059
Accepted packet length average = 1.9059
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2361 (31 samples)
	minimum = 6 (31 samples)
	maximum = 85.871 (31 samples)
Network latency average = 9.56324 (31 samples)
	minimum = 6 (31 samples)
	maximum = 78.8387 (31 samples)
Flit latency average = 9.2652 (31 samples)
	minimum = 6 (31 samples)
	maximum = 78 (31 samples)
Fragmentation average = 0.0169537 (31 samples)
	minimum = 0 (31 samples)
	maximum = 20.2258 (31 samples)
Injected packet rate average = 0.0488106 (31 samples)
	minimum = 0.0433158 (31 samples)
	maximum = 0.0556208 (31 samples)
Accepted packet rate average = 0.0488106 (31 samples)
	minimum = 0.0433158 (31 samples)
	maximum = 0.0556208 (31 samples)
Injected flit rate average = 0.0950619 (31 samples)
	minimum = 0.0703656 (31 samples)
	maximum = 0.126121 (31 samples)
Accepted flit rate average = 0.0950619 (31 samples)
	minimum = 0.0893894 (31 samples)
	maximum = 0.0999703 (31 samples)
Injected packet size average = 1.94757 (31 samples)
Accepted packet size average = 1.94757 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 39 min, 23 sec (16763 sec)
gpgpu_simulation_rate = 41150 (inst/sec)
gpgpu_simulation_rate = 1482 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 125472 Tlb_hit: 116731 Tlb_miss: 8741 Tlb_hit_rate: 0.930335
Shader1: Tlb_access: 125078 Tlb_hit: 116341 Tlb_miss: 8737 Tlb_hit_rate: 0.930148
Shader2: Tlb_access: 124785 Tlb_hit: 116280 Tlb_miss: 8505 Tlb_hit_rate: 0.931843
Shader3: Tlb_access: 125178 Tlb_hit: 116369 Tlb_miss: 8809 Tlb_hit_rate: 0.929628
Shader4: Tlb_access: 125029 Tlb_hit: 116450 Tlb_miss: 8579 Tlb_hit_rate: 0.931384
Shader5: Tlb_access: 124863 Tlb_hit: 116304 Tlb_miss: 8559 Tlb_hit_rate: 0.931453
Shader6: Tlb_access: 124332 Tlb_hit: 115863 Tlb_miss: 8469 Tlb_hit_rate: 0.931884
Shader7: Tlb_access: 124563 Tlb_hit: 116002 Tlb_miss: 8561 Tlb_hit_rate: 0.931272
Shader8: Tlb_access: 125003 Tlb_hit: 116439 Tlb_miss: 8564 Tlb_hit_rate: 0.931490
Shader9: Tlb_access: 125437 Tlb_hit: 116711 Tlb_miss: 8726 Tlb_hit_rate: 0.930435
Shader10: Tlb_access: 125308 Tlb_hit: 116605 Tlb_miss: 8703 Tlb_hit_rate: 0.930547
Shader11: Tlb_access: 124784 Tlb_hit: 116305 Tlb_miss: 8479 Tlb_hit_rate: 0.932051
Shader12: Tlb_access: 124707 Tlb_hit: 116185 Tlb_miss: 8522 Tlb_hit_rate: 0.931664
Shader13: Tlb_access: 125035 Tlb_hit: 116470 Tlb_miss: 8565 Tlb_hit_rate: 0.931499
Shader14: Tlb_access: 124977 Tlb_hit: 116399 Tlb_miss: 8578 Tlb_hit_rate: 0.931363
Shader15: Tlb_access: 125003 Tlb_hit: 116399 Tlb_miss: 8604 Tlb_hit_rate: 0.931170
Shader16: Tlb_access: 124883 Tlb_hit: 116280 Tlb_miss: 8603 Tlb_hit_rate: 0.931112
Shader17: Tlb_access: 125156 Tlb_hit: 116421 Tlb_miss: 8735 Tlb_hit_rate: 0.930207
Shader18: Tlb_access: 124833 Tlb_hit: 116290 Tlb_miss: 8543 Tlb_hit_rate: 0.931565
Shader19: Tlb_access: 124884 Tlb_hit: 116204 Tlb_miss: 8680 Tlb_hit_rate: 0.930496
Shader20: Tlb_access: 125068 Tlb_hit: 116352 Tlb_miss: 8716 Tlb_hit_rate: 0.930310
Shader21: Tlb_access: 125082 Tlb_hit: 116473 Tlb_miss: 8609 Tlb_hit_rate: 0.931173
Shader22: Tlb_access: 125202 Tlb_hit: 116567 Tlb_miss: 8635 Tlb_hit_rate: 0.931031
Shader23: Tlb_access: 124666 Tlb_hit: 116131 Tlb_miss: 8535 Tlb_hit_rate: 0.931537
Shader24: Tlb_access: 124925 Tlb_hit: 116320 Tlb_miss: 8605 Tlb_hit_rate: 0.931119
Shader25: Tlb_access: 124894 Tlb_hit: 116292 Tlb_miss: 8602 Tlb_hit_rate: 0.931126
Shader26: Tlb_access: 124672 Tlb_hit: 116130 Tlb_miss: 8542 Tlb_hit_rate: 0.931484
Shader27: Tlb_access: 124989 Tlb_hit: 116336 Tlb_miss: 8653 Tlb_hit_rate: 0.930770
Tlb_tot_access: 3498808 Tlb_tot_hit: 3257649, Tlb_tot_miss: 241159, Tlb_tot_hit_rate: 0.931074
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 4725 Tlb_invalidate: 3572 Tlb_evict: 0 Tlb_page_evict: 3572
Shader1: Tlb_validate: 4717 Tlb_invalidate: 3550 Tlb_evict: 0 Tlb_page_evict: 3550
Shader2: Tlb_validate: 4607 Tlb_invalidate: 3494 Tlb_evict: 0 Tlb_page_evict: 3494
Shader3: Tlb_validate: 4765 Tlb_invalidate: 3600 Tlb_evict: 0 Tlb_page_evict: 3600
Shader4: Tlb_validate: 4702 Tlb_invalidate: 3577 Tlb_evict: 0 Tlb_page_evict: 3577
Shader5: Tlb_validate: 4645 Tlb_invalidate: 3502 Tlb_evict: 0 Tlb_page_evict: 3502
Shader6: Tlb_validate: 4546 Tlb_invalidate: 3458 Tlb_evict: 0 Tlb_page_evict: 3458
Shader7: Tlb_validate: 4623 Tlb_invalidate: 3466 Tlb_evict: 0 Tlb_page_evict: 3466
Shader8: Tlb_validate: 4652 Tlb_invalidate: 3554 Tlb_evict: 0 Tlb_page_evict: 3554
Shader9: Tlb_validate: 4722 Tlb_invalidate: 3572 Tlb_evict: 0 Tlb_page_evict: 3572
Shader10: Tlb_validate: 4686 Tlb_invalidate: 3549 Tlb_evict: 0 Tlb_page_evict: 3549
Shader11: Tlb_validate: 4599 Tlb_invalidate: 3456 Tlb_evict: 0 Tlb_page_evict: 3456
Shader12: Tlb_validate: 4630 Tlb_invalidate: 3520 Tlb_evict: 0 Tlb_page_evict: 3520
Shader13: Tlb_validate: 4668 Tlb_invalidate: 3534 Tlb_evict: 0 Tlb_page_evict: 3534
Shader14: Tlb_validate: 4657 Tlb_invalidate: 3526 Tlb_evict: 0 Tlb_page_evict: 3526
Shader15: Tlb_validate: 4686 Tlb_invalidate: 3528 Tlb_evict: 0 Tlb_page_evict: 3528
Shader16: Tlb_validate: 4609 Tlb_invalidate: 3522 Tlb_evict: 0 Tlb_page_evict: 3522
Shader17: Tlb_validate: 4726 Tlb_invalidate: 3558 Tlb_evict: 0 Tlb_page_evict: 3558
Shader18: Tlb_validate: 4707 Tlb_invalidate: 3522 Tlb_evict: 0 Tlb_page_evict: 3522
Shader19: Tlb_validate: 4660 Tlb_invalidate: 3512 Tlb_evict: 0 Tlb_page_evict: 3512
Shader20: Tlb_validate: 4686 Tlb_invalidate: 3560 Tlb_evict: 0 Tlb_page_evict: 3560
Shader21: Tlb_validate: 4636 Tlb_invalidate: 3506 Tlb_evict: 0 Tlb_page_evict: 3506
Shader22: Tlb_validate: 4699 Tlb_invalidate: 3577 Tlb_evict: 0 Tlb_page_evict: 3577
Shader23: Tlb_validate: 4609 Tlb_invalidate: 3474 Tlb_evict: 0 Tlb_page_evict: 3474
Shader24: Tlb_validate: 4702 Tlb_invalidate: 3576 Tlb_evict: 0 Tlb_page_evict: 3576
Shader25: Tlb_validate: 4680 Tlb_invalidate: 3545 Tlb_evict: 0 Tlb_page_evict: 3545
Shader26: Tlb_validate: 4639 Tlb_invalidate: 3506 Tlb_evict: 0 Tlb_page_evict: 3506
Shader27: Tlb_validate: 4636 Tlb_invalidate: 3512 Tlb_evict: 0 Tlb_page_evict: 3512
Tlb_tot_valiate: 130619 Tlb_invalidate: 98828, Tlb_tot_evict: 0, Tlb_tot_evict page: 98828
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787481 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787543 Trashed: 1 | Page: 787606 Trashed: 1 | Page: 787650 Trashed: 1 | Page: 787688 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787739 Trashed: 1 | Page: 787742 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787784 Trashed: 1 | Page: 787832 Trashed: 1 | Page: 787859 Trashed: 1 | Page: 787895 Trashed: 1 | Page: 787898 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788055 Trashed: 1 | Page: 788067 Trashed: 1 | Page: 788076 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788184 Trashed: 2 | Page: 788197 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788385 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788472 Trashed: 2 | Page: 788486 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788499 Trashed: 2 | Page: 788524 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788574 Trashed: 2 | Page: 788576 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788598 Trashed: 2 | Page: 788633 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788769 Trashed: 1 | Page: 788771 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788823 Trashed: 1 | Page: 788831 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788899 Trashed: 2 | Page: 788900 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788940 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788948 Trashed: 1 | Page: 788978 Trashed: 1 | Page: 788992 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789011 Trashed: 1 | Page: 789034 Trashed: 1 | Page: 789036 Trashed: 1 | Page: 789041 Trashed: 1 | Page: 789057 Trashed: 1 | Page: 789059 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789079 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789116 Trashed: 1 | Page: 789120 Trashed: 1 | Page: 789127 Trashed: 1 | Page: 789143 Trashed: 1 | Page: 789193 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789215 Trashed: 1 | Page: 789221 Trashed: 2 | Page: 789240 Trashed: 1 | Page: 789249 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789271 Trashed: 1 | Page: 789284 Trashed: 1 | Page: 789287 Trashed: 1 | Page: 789303 Trashed: 1 | Page: 789323 Trashed: 1 | Page: 789347 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789354 Trashed: 2 | Page: 789377 Trashed: 1 | Page: 789402 Trashed: 1 | Page: 789426 Trashed: 1 | Page: 789431 Trashed: 1 | Page: 789439 Trashed: 1 | Page: 789461 Trashed: 1 | Page: 789470 Trashed: 1 | Page: 789478 Trashed: 2 | Page: 789492 Trashed: 1 | Page: 789493 Trashed: 1 | Page: 789529 Trashed: 1 | Page: 789544 Trashed: 1 | Page: 789591 Trashed: 1 | Page: 789654 Trashed: 1 | Page: 789698 Trashed: 1 | Page: 789736 Trashed: 1 | Page: 789782 Trashed: 1 | Page: 789787 Trashed: 1 | Page: 789790 Trashed: 1 | Page: 789806 Trashed: 1 | Page: 789832 Trashed: 1 | Page: 789880 Trashed: 1 | Page: 789907 Trashed: 1 | Page: 789943 Trashed: 1 | Page: 789946 Trashed: 1 | Page: 789979 Trashed: 1 | Page: 790049 Trashed: 1 | Page: 790081 Trashed: 1 | Page: 790094 Trashed: 1 | Page: 790103 Trashed: 1 | Page: 790115 Trashed: 1 | Page: 790124 Trashed: 1 | Page: 790125 Trashed: 1 | Page: 790133 Trashed: 1 | Page: 790138 Trashed: 1 | Page: 790141 Trashed: 1 | Page: 790143 Trashed: 1 | Page: 790186 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790232 Trashed: 2 | Page: 790245 Trashed: 1 | Page: 790254 Trashed: 1 | Page: 790264 Trashed: 1 | Page: 790300 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790327 Trashed: 1 | Page: 790336 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790348 Trashed: 1 | Page: 790387 Trashed: 1 | Page: 790388 Trashed: 1 | Page: 790402 Trashed: 1 | Page: 790420 Trashed: 1 | Page: 790428 Trashed: 1 | Page: 790433 Trashed: 1 | Page: 790435 Trashed: 1 | Page: 790451 Trashed: 1 | Page: 790473 Trashed: 1 | Page: 790505 Trashed: 1 | Page: 790515 Trashed: 1 | Page: 790520 Trashed: 2 | Page: 790534 Trashed: 1 | Page: 790543 Trashed: 1 | Page: 790547 Trashed: 2 | Page: 790572 Trashed: 1 | Page: 790597 Trashed: 1 | Page: 790621 Trashed: 1 | Page: 790622 Trashed: 2 | Page: 790624 Trashed: 1 | Page: 790629 Trashed: 1 | Page: 790633 Trashed: 1 | Page: 790646 Trashed: 2 | Page: 790681 Trashed: 1 | Page: 790722 Trashed: 1 | Page: 790724 Trashed: 1 | Page: 790727 Trashed: 1 | Page: 790735 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790746 Trashed: 1 | Page: 790772 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790806 Trashed: 1 | Page: 790815 Trashed: 1 | Page: 790817 Trashed: 1 | Page: 790819 Trashed: 1 | Page: 790845 Trashed: 1 | Page: 790871 Trashed: 1 | Page: 790879 Trashed: 1 | Page: 790903 Trashed: 1 | Page: 790908 Trashed: 1 | Page: 790909 Trashed: 1 | Page: 790947 Trashed: 2 | Page: 790948 Trashed: 1 | Page: 790958 Trashed: 1 | Page: 790988 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 790996 Trashed: 1 | Page: 791026 Trashed: 1 | Page: 791040 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791059 Trashed: 1 | Page: 791082 Trashed: 1 | Page: 791084 Trashed: 1 | Page: 791089 Trashed: 1 | Page: 791105 Trashed: 1 | Page: 791107 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791127 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791164 Trashed: 1 | Page: 791168 Trashed: 1 | Page: 791175 Trashed: 1 | Page: 791191 Trashed: 1 | Page: 791241 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791263 Trashed: 1 | Page: 791269 Trashed: 2 | Page: 791288 Trashed: 1 | Page: 791297 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791319 Trashed: 1 | Page: 791332 Trashed: 1 | Page: 791335 Trashed: 1 | Page: 791351 Trashed: 1 | Page: 791371 Trashed: 1 | Page: 791395 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791402 Trashed: 2 | Page: 791425 Trashed: 1 | Page: 791450 Trashed: 1 | Page: 791474 Trashed: 1 | Page: 791479 Trashed: 1 | Page: 791487 Trashed: 1 | Page: 791509 Trashed: 1 | Page: 791518 Trashed: 1 | Page: 791526 Trashed: 2 | Page: 791540 Trashed: 1 | Page: 791541 Trashed: 1 | Total 280
Shader1: Page: 787562 Trashed: 1 | Page: 787603 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787708 Trashed: 1 | Page: 787732 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787781 Trashed: 1 | Page: 787798 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787823 Trashed: 1 | Page: 787861 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 787922 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788020 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788045 Trashed: 2 | Page: 788071 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788164 Trashed: 2 | Page: 788167 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788244 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788275 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788407 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788551 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788611 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788629 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788669 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788770 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788804 Trashed: 1 | Page: 788828 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788837 Trashed: 1 | Page: 788871 Trashed: 1 | Page: 788883 Trashed: 1 | Page: 788888 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788957 Trashed: 1 | Page: 788970 Trashed: 1 | Page: 788976 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 788998 Trashed: 1 | Page: 789020 Trashed: 2 | Page: 789027 Trashed: 1 | Page: 789029 Trashed: 1 | Page: 789037 Trashed: 1 | Page: 789055 Trashed: 1 | Page: 789072 Trashed: 1 | Page: 789081 Trashed: 1 | Page: 789090 Trashed: 1 | Page: 789091 Trashed: 1 | Page: 789125 Trashed: 1 | Page: 789130 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789136 Trashed: 1 | Page: 789138 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789171 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789204 Trashed: 1 | Page: 789207 Trashed: 1 | Page: 789227 Trashed: 1 | Page: 789231 Trashed: 1 | Page: 789239 Trashed: 1 | Page: 789256 Trashed: 1 | Page: 789274 Trashed: 1 | Page: 789289 Trashed: 1 | Page: 789317 Trashed: 1 | Page: 789318 Trashed: 1 | Page: 789329 Trashed: 1 | Page: 789366 Trashed: 1 | Page: 789383 Trashed: 1 | Page: 789418 Trashed: 1 | Page: 789419 Trashed: 1 | Page: 789428 Trashed: 1 | Page: 789430 Trashed: 1 | Page: 789431 Trashed: 1 | Page: 789481 Trashed: 1 | Page: 789610 Trashed: 1 | Page: 789651 Trashed: 1 | Page: 789656 Trashed: 1 | Page: 789756 Trashed: 1 | Page: 789780 Trashed: 1 | Page: 789797 Trashed: 1 | Page: 789829 Trashed: 1 | Page: 789846 Trashed: 1 | Page: 789857 Trashed: 1 | Page: 789869 Trashed: 1 | Page: 789871 Trashed: 1 | Page: 789909 Trashed: 1 | Page: 789938 Trashed: 1 | Page: 789970 Trashed: 1 | Page: 789977 Trashed: 1 | Page: 790012 Trashed: 1 | Page: 790053 Trashed: 1 | Page: 790058 Trashed: 1 | Page: 790068 Trashed: 1 | Page: 790083 Trashed: 1 | Page: 790093 Trashed: 2 | Page: 790119 Trashed: 1 | Page: 790164 Trashed: 1 | Page: 790194 Trashed: 1 | Page: 790212 Trashed: 2 | Page: 790215 Trashed: 1 | Page: 790237 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790292 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790312 Trashed: 1 | Page: 790323 Trashed: 1 | Page: 790331 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790342 Trashed: 1 | Page: 790350 Trashed: 1 | Page: 790402 Trashed: 1 | Page: 790404 Trashed: 1 | Page: 790428 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790454 Trashed: 1 | Page: 790455 Trashed: 1 | Page: 790467 Trashed: 1 | Page: 790474 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790560 Trashed: 1 | Page: 790580 Trashed: 1 | Page: 790596 Trashed: 1 | Page: 790599 Trashed: 1 | Page: 790611 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790656 Trashed: 1 | Page: 790659 Trashed: 1 | Page: 790667 Trashed: 1 | Page: 790675 Trashed: 1 | Page: 790677 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790699 Trashed: 1 | Page: 790706 Trashed: 1 | Page: 790711 Trashed: 1 | Page: 790717 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790755 Trashed: 1 | Page: 790818 Trashed: 1 | Page: 790826 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790842 Trashed: 1 | Page: 790852 Trashed: 1 | Page: 790876 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790885 Trashed: 1 | Page: 790919 Trashed: 1 | Page: 790931 Trashed: 1 | Page: 790936 Trashed: 1 | Page: 790954 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791005 Trashed: 1 | Page: 791018 Trashed: 1 | Page: 791024 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791046 Trashed: 1 | Page: 791068 Trashed: 2 | Page: 791075 Trashed: 1 | Page: 791077 Trashed: 1 | Page: 791085 Trashed: 1 | Page: 791103 Trashed: 1 | Page: 791120 Trashed: 1 | Page: 791129 Trashed: 1 | Page: 791138 Trashed: 1 | Page: 791139 Trashed: 1 | Page: 791173 Trashed: 1 | Page: 791178 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791184 Trashed: 1 | Page: 791186 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791219 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791252 Trashed: 1 | Page: 791255 Trashed: 1 | Page: 791275 Trashed: 1 | Page: 791279 Trashed: 1 | Page: 791287 Trashed: 1 | Page: 791304 Trashed: 1 | Page: 791322 Trashed: 1 | Page: 791337 Trashed: 1 | Page: 791365 Trashed: 1 | Page: 791366 Trashed: 1 | Page: 791377 Trashed: 1 | Page: 791414 Trashed: 1 | Page: 791431 Trashed: 1 | Page: 791466 Trashed: 1 | Page: 791467 Trashed: 1 | Page: 791476 Trashed: 1 | Page: 791478 Trashed: 1 | Page: 791479 Trashed: 1 | Page: 791529 Trashed: 1 | Total 244
Shader2: Page: 787459 Trashed: 1 | Page: 787554 Trashed: 1 | Page: 787556 Trashed: 1 | Page: 787560 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787612 Trashed: 1 | Page: 787663 Trashed: 1 | Page: 787712 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787906 Trashed: 1 | Page: 787911 Trashed: 1 | Page: 787926 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787971 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788034 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788104 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788152 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788215 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788258 Trashed: 2 | Page: 788264 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788299 Trashed: 1 | Page: 788308 Trashed: 2 | Page: 788351 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788398 Trashed: 1 | Page: 788400 Trashed: 1 | Page: 788407 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788591 Trashed: 2 | Page: 788599 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788665 Trashed: 2 | Page: 788700 Trashed: 2 | Page: 788710 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788737 Trashed: 1 | Page: 788743 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788773 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788806 Trashed: 1 | Page: 788828 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788922 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788964 Trashed: 2 | Page: 788968 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 789050 Trashed: 1 | Page: 789060 Trashed: 1 | Page: 789066 Trashed: 1 | Page: 789075 Trashed: 1 | Page: 789077 Trashed: 1 | Page: 789102 Trashed: 2 | Page: 789113 Trashed: 1 | Page: 789118 Trashed: 1 | Page: 789127 Trashed: 1 | Page: 789130 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789193 Trashed: 1 | Page: 789207 Trashed: 1 | Page: 789227 Trashed: 1 | Page: 789241 Trashed: 1 | Page: 789246 Trashed: 1 | Page: 789252 Trashed: 1 | Page: 789253 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789265 Trashed: 1 | Page: 789277 Trashed: 1 | Page: 789294 Trashed: 1 | Page: 789300 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789334 Trashed: 1 | Page: 789335 Trashed: 1 | Page: 789356 Trashed: 1 | Page: 789373 Trashed: 2 | Page: 789439 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789465 Trashed: 1 | Page: 789482 Trashed: 1 | Page: 789495 Trashed: 1 | Page: 789507 Trashed: 1 | Page: 789602 Trashed: 1 | Page: 789604 Trashed: 1 | Page: 789608 Trashed: 1 | Page: 789622 Trashed: 1 | Page: 789660 Trashed: 1 | Page: 789711 Trashed: 1 | Page: 789760 Trashed: 1 | Page: 789761 Trashed: 1 | Page: 789954 Trashed: 1 | Page: 789959 Trashed: 1 | Page: 789974 Trashed: 1 | Page: 790018 Trashed: 1 | Page: 790019 Trashed: 1 | Page: 790052 Trashed: 1 | Page: 790082 Trashed: 1 | Page: 790132 Trashed: 1 | Page: 790139 Trashed: 1 | Page: 790152 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790168 Trashed: 1 | Page: 790181 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790200 Trashed: 1 | Page: 790208 Trashed: 1 | Page: 790262 Trashed: 1 | Page: 790263 Trashed: 1 | Page: 790276 Trashed: 1 | Page: 790282 Trashed: 1 | Page: 790284 Trashed: 1 | Page: 790306 Trashed: 2 | Page: 790312 Trashed: 1 | Page: 790317 Trashed: 1 | Page: 790326 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790337 Trashed: 1 | Page: 790347 Trashed: 1 | Page: 790356 Trashed: 2 | Page: 790399 Trashed: 1 | Page: 790411 Trashed: 1 | Page: 790444 Trashed: 1 | Page: 790446 Trashed: 1 | Page: 790448 Trashed: 1 | Page: 790455 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790486 Trashed: 1 | Page: 790507 Trashed: 1 | Page: 790530 Trashed: 1 | Page: 790551 Trashed: 1 | Page: 790611 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790639 Trashed: 2 | Page: 790647 Trashed: 1 | Page: 790680 Trashed: 1 | Page: 790713 Trashed: 2 | Page: 790748 Trashed: 2 | Page: 790758 Trashed: 1 | Page: 790761 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790785 Trashed: 1 | Page: 790791 Trashed: 1 | Page: 790800 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790821 Trashed: 1 | Page: 790839 Trashed: 1 | Page: 790854 Trashed: 1 | Page: 790876 Trashed: 1 | Page: 790882 Trashed: 1 | Page: 790889 Trashed: 1 | Page: 790897 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790970 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791012 Trashed: 2 | Page: 791016 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791098 Trashed: 1 | Page: 791108 Trashed: 1 | Page: 791114 Trashed: 1 | Page: 791123 Trashed: 1 | Page: 791125 Trashed: 1 | Page: 791150 Trashed: 2 | Page: 791161 Trashed: 1 | Page: 791166 Trashed: 1 | Page: 791175 Trashed: 1 | Page: 791178 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791241 Trashed: 1 | Page: 791255 Trashed: 1 | Page: 791275 Trashed: 1 | Page: 791289 Trashed: 1 | Page: 791294 Trashed: 1 | Page: 791300 Trashed: 1 | Page: 791301 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791313 Trashed: 1 | Page: 791325 Trashed: 1 | Page: 791342 Trashed: 1 | Page: 791348 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791382 Trashed: 1 | Page: 791383 Trashed: 1 | Page: 791404 Trashed: 1 | Page: 791421 Trashed: 2 | Page: 791487 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791513 Trashed: 1 | Page: 791530 Trashed: 1 | Page: 791543 Trashed: 1 | Total 242
Shader3: Page: 787541 Trashed: 1 | Page: 787555 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787727 Trashed: 1 | Page: 787799 Trashed: 1 | Page: 787804 Trashed: 1 | Page: 787867 Trashed: 1 | Page: 787889 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787948 Trashed: 1 | Page: 787976 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788008 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788101 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788161 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788254 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788286 Trashed: 2 | Page: 788290 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788381 Trashed: 3 | Page: 788386 Trashed: 1 | Page: 788388 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788446 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788463 Trashed: 1 | Page: 788470 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788506 Trashed: 2 | Page: 788507 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788516 Trashed: 3 | Page: 788518 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788644 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788662 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788751 Trashed: 2 | Page: 788752 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788771 Trashed: 1 | Page: 788780 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788881 Trashed: 1 | Page: 788884 Trashed: 1 | Page: 788889 Trashed: 1 | Page: 788913 Trashed: 1 | Page: 788946 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788983 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 788990 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789015 Trashed: 1 | Page: 789037 Trashed: 1 | Page: 789052 Trashed: 1 | Page: 789059 Trashed: 1 | Page: 789081 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789105 Trashed: 1 | Page: 789107 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789156 Trashed: 1 | Page: 789157 Trashed: 1 | Page: 789168 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789239 Trashed: 1 | Page: 789243 Trashed: 1 | Page: 789264 Trashed: 2 | Page: 789273 Trashed: 1 | Page: 789274 Trashed: 1 | Page: 789275 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789281 Trashed: 1 | Page: 789298 Trashed: 1 | Page: 789303 Trashed: 1 | Page: 789309 Trashed: 1 | Page: 789310 Trashed: 1 | Page: 789317 Trashed: 1 | Page: 789324 Trashed: 1 | Page: 789342 Trashed: 1 | Page: 789355 Trashed: 1 | Page: 789364 Trashed: 1 | Page: 789368 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789406 Trashed: 2 | Page: 789418 Trashed: 1 | Page: 789425 Trashed: 1 | Page: 789458 Trashed: 2 | Page: 789487 Trashed: 2 | Page: 789589 Trashed: 1 | Page: 789603 Trashed: 1 | Page: 789614 Trashed: 1 | Page: 789638 Trashed: 1 | Page: 789728 Trashed: 1 | Page: 789775 Trashed: 1 | Page: 789847 Trashed: 1 | Page: 789852 Trashed: 1 | Page: 789915 Trashed: 1 | Page: 789937 Trashed: 1 | Page: 789955 Trashed: 1 | Page: 789996 Trashed: 1 | Page: 790024 Trashed: 1 | Page: 790031 Trashed: 1 | Page: 790056 Trashed: 1 | Page: 790072 Trashed: 1 | Page: 790091 Trashed: 1 | Page: 790133 Trashed: 1 | Page: 790145 Trashed: 1 | Page: 790149 Trashed: 1 | Page: 790151 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790196 Trashed: 1 | Page: 790209 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790251 Trashed: 1 | Page: 790271 Trashed: 1 | Page: 790296 Trashed: 1 | Page: 790302 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790334 Trashed: 2 | Page: 790338 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790359 Trashed: 1 | Page: 790387 Trashed: 1 | Page: 790401 Trashed: 1 | Page: 790404 Trashed: 1 | Page: 790429 Trashed: 3 | Page: 790434 Trashed: 1 | Page: 790436 Trashed: 1 | Page: 790442 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790494 Trashed: 1 | Page: 790501 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790510 Trashed: 1 | Page: 790511 Trashed: 1 | Page: 790518 Trashed: 1 | Page: 790534 Trashed: 1 | Page: 790539 Trashed: 1 | Page: 790552 Trashed: 1 | Page: 790554 Trashed: 2 | Page: 790555 Trashed: 1 | Page: 790563 Trashed: 1 | Page: 790564 Trashed: 3 | Page: 790566 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790630 Trashed: 1 | Page: 790669 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790689 Trashed: 1 | Page: 790692 Trashed: 1 | Page: 790694 Trashed: 1 | Page: 790710 Trashed: 1 | Page: 790711 Trashed: 1 | Page: 790723 Trashed: 1 | Page: 790746 Trashed: 1 | Page: 790753 Trashed: 1 | Page: 790774 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790799 Trashed: 2 | Page: 790800 Trashed: 1 | Page: 790815 Trashed: 1 | Page: 790819 Trashed: 1 | Page: 790828 Trashed: 1 | Page: 790839 Trashed: 1 | Page: 790884 Trashed: 1 | Page: 790889 Trashed: 1 | Page: 790908 Trashed: 1 | Page: 790929 Trashed: 1 | Page: 790932 Trashed: 1 | Page: 790937 Trashed: 1 | Page: 790961 Trashed: 1 | Page: 790994 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791031 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791038 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791063 Trashed: 1 | Page: 791085 Trashed: 1 | Page: 791100 Trashed: 1 | Page: 791107 Trashed: 1 | Page: 791129 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791153 Trashed: 1 | Page: 791155 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791204 Trashed: 1 | Page: 791205 Trashed: 1 | Page: 791216 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791287 Trashed: 1 | Page: 791291 Trashed: 1 | Page: 791312 Trashed: 2 | Page: 791321 Trashed: 1 | Page: 791322 Trashed: 1 | Page: 791323 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791329 Trashed: 1 | Page: 791346 Trashed: 1 | Page: 791351 Trashed: 1 | Page: 791357 Trashed: 1 | Page: 791358 Trashed: 1 | Page: 791365 Trashed: 1 | Page: 791372 Trashed: 1 | Page: 791390 Trashed: 1 | Page: 791403 Trashed: 1 | Page: 791412 Trashed: 1 | Page: 791416 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791454 Trashed: 2 | Page: 791466 Trashed: 1 | Page: 791473 Trashed: 1 | Page: 791506 Trashed: 2 | Page: 791535 Trashed: 2 | Total 278
Shader4: Page: 787494 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787597 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787846 Trashed: 1 | Page: 787960 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 787998 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788059 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788128 Trashed: 2 | Page: 788162 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788220 Trashed: 1 | Page: 788233 Trashed: 1 | Page: 788247 Trashed: 1 | Page: 788274 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788308 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788347 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788354 Trashed: 2 | Page: 788382 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788478 Trashed: 2 | Page: 788514 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788592 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788612 Trashed: 3 | Page: 788628 Trashed: 1 | Page: 788629 Trashed: 1 | Page: 788630 Trashed: 2 | Page: 788646 Trashed: 2 | Page: 788671 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788783 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788809 Trashed: 1 | Page: 788828 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788869 Trashed: 1 | Page: 788870 Trashed: 2 | Page: 788875 Trashed: 1 | Page: 788887 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788929 Trashed: 1 | Page: 788931 Trashed: 1 | Page: 788938 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788982 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789040 Trashed: 2 | Page: 789067 Trashed: 1 | Page: 789068 Trashed: 2 | Page: 789083 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789092 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789124 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789141 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789151 Trashed: 2 | Page: 789152 Trashed: 1 | Page: 789180 Trashed: 1 | Page: 789181 Trashed: 1 | Page: 789185 Trashed: 1 | Page: 789187 Trashed: 2 | Page: 789190 Trashed: 2 | Page: 789202 Trashed: 3 | Page: 789226 Trashed: 2 | Page: 789230 Trashed: 2 | Page: 789233 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789270 Trashed: 1 | Page: 789294 Trashed: 1 | Page: 789297 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789332 Trashed: 1 | Page: 789346 Trashed: 1 | Page: 789396 Trashed: 1 | Page: 789398 Trashed: 1 | Page: 789399 Trashed: 1 | Page: 789429 Trashed: 1 | Page: 789453 Trashed: 2 | Page: 789471 Trashed: 1 | Page: 789498 Trashed: 1 | Page: 789542 Trashed: 1 | Page: 789547 Trashed: 1 | Page: 789592 Trashed: 1 | Page: 789645 Trashed: 1 | Page: 789734 Trashed: 1 | Page: 789773 Trashed: 1 | Page: 789854 Trashed: 1 | Page: 789894 Trashed: 1 | Page: 790008 Trashed: 1 | Page: 790011 Trashed: 1 | Page: 790031 Trashed: 1 | Page: 790046 Trashed: 1 | Page: 790062 Trashed: 1 | Page: 790069 Trashed: 1 | Page: 790107 Trashed: 1 | Page: 790119 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790161 Trashed: 1 | Page: 790164 Trashed: 1 | Page: 790170 Trashed: 1 | Page: 790176 Trashed: 2 | Page: 790210 Trashed: 1 | Page: 790226 Trashed: 1 | Page: 790229 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790268 Trashed: 1 | Page: 790281 Trashed: 1 | Page: 790295 Trashed: 1 | Page: 790322 Trashed: 1 | Page: 790334 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790351 Trashed: 1 | Page: 790354 Trashed: 1 | Page: 790356 Trashed: 1 | Page: 790358 Trashed: 1 | Page: 790385 Trashed: 1 | Page: 790395 Trashed: 1 | Page: 790399 Trashed: 1 | Page: 790402 Trashed: 3 | Page: 790430 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790468 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790472 Trashed: 1 | Page: 790524 Trashed: 1 | Page: 790526 Trashed: 2 | Page: 790562 Trashed: 1 | Page: 790605 Trashed: 1 | Page: 790607 Trashed: 1 | Page: 790640 Trashed: 1 | Page: 790645 Trashed: 1 | Page: 790660 Trashed: 3 | Page: 790676 Trashed: 1 | Page: 790677 Trashed: 1 | Page: 790678 Trashed: 2 | Page: 790694 Trashed: 2 | Page: 790719 Trashed: 1 | Page: 790740 Trashed: 1 | Page: 790761 Trashed: 1 | Page: 790764 Trashed: 1 | Page: 790774 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790793 Trashed: 1 | Page: 790831 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790843 Trashed: 1 | Page: 790857 Trashed: 1 | Page: 790876 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790898 Trashed: 1 | Page: 790917 Trashed: 1 | Page: 790918 Trashed: 2 | Page: 790923 Trashed: 1 | Page: 790935 Trashed: 1 | Page: 790957 Trashed: 1 | Page: 790958 Trashed: 1 | Page: 790977 Trashed: 1 | Page: 790979 Trashed: 1 | Page: 790986 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 791030 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791088 Trashed: 2 | Page: 791115 Trashed: 1 | Page: 791116 Trashed: 2 | Page: 791131 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791140 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791172 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791189 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791199 Trashed: 2 | Page: 791200 Trashed: 1 | Page: 791228 Trashed: 1 | Page: 791229 Trashed: 1 | Page: 791233 Trashed: 1 | Page: 791235 Trashed: 2 | Page: 791238 Trashed: 2 | Page: 791250 Trashed: 3 | Page: 791274 Trashed: 2 | Page: 791278 Trashed: 2 | Page: 791281 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791318 Trashed: 1 | Page: 791342 Trashed: 1 | Page: 791345 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791380 Trashed: 1 | Page: 791394 Trashed: 1 | Page: 791444 Trashed: 1 | Page: 791446 Trashed: 1 | Page: 791447 Trashed: 1 | Page: 791477 Trashed: 1 | Page: 791501 Trashed: 2 | Page: 791519 Trashed: 1 | Page: 791546 Trashed: 1 | Total 279
Shader5: Page: 787552 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787567 Trashed: 1 | Page: 787598 Trashed: 1 | Page: 787671 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787774 Trashed: 1 | Page: 787852 Trashed: 1 | Page: 787855 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787972 Trashed: 1 | Page: 787975 Trashed: 1 | Page: 787987 Trashed: 1 | Page: 788003 Trashed: 2 | Page: 788008 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788098 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788245 Trashed: 2 | Page: 788268 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788511 Trashed: 1 | Page: 788517 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788542 Trashed: 1 | Page: 788561 Trashed: 2 | Page: 788593 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788672 Trashed: 2 | Page: 788674 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788742 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788825 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788869 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788887 Trashed: 1 | Page: 788900 Trashed: 2 | Page: 788917 Trashed: 1 | Page: 788934 Trashed: 1 | Page: 788968 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789043 Trashed: 1 | Page: 789047 Trashed: 1 | Page: 789062 Trashed: 1 | Page: 789066 Trashed: 1 | Page: 789073 Trashed: 1 | Page: 789078 Trashed: 1 | Page: 789119 Trashed: 1 | Page: 789123 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789207 Trashed: 1 | Page: 789235 Trashed: 1 | Page: 789247 Trashed: 1 | Page: 789251 Trashed: 1 | Page: 789252 Trashed: 1 | Page: 789271 Trashed: 1 | Page: 789299 Trashed: 1 | Page: 789300 Trashed: 1 | Page: 789302 Trashed: 1 | Page: 789310 Trashed: 1 | Page: 789329 Trashed: 1 | Page: 789337 Trashed: 1 | Page: 789339 Trashed: 1 | Page: 789344 Trashed: 1 | Page: 789375 Trashed: 1 | Page: 789381 Trashed: 1 | Page: 789383 Trashed: 1 | Page: 789390 Trashed: 1 | Page: 789424 Trashed: 1 | Page: 789437 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789466 Trashed: 1 | Page: 789481 Trashed: 1 | Page: 789600 Trashed: 1 | Page: 789614 Trashed: 1 | Page: 789615 Trashed: 1 | Page: 789646 Trashed: 1 | Page: 789719 Trashed: 1 | Page: 789777 Trashed: 1 | Page: 789779 Trashed: 1 | Page: 789822 Trashed: 1 | Page: 789900 Trashed: 1 | Page: 789903 Trashed: 1 | Page: 789964 Trashed: 1 | Page: 790011 Trashed: 1 | Page: 790020 Trashed: 1 | Page: 790023 Trashed: 1 | Page: 790035 Trashed: 1 | Page: 790051 Trashed: 2 | Page: 790056 Trashed: 1 | Page: 790076 Trashed: 1 | Page: 790087 Trashed: 1 | Page: 790116 Trashed: 1 | Page: 790146 Trashed: 1 | Page: 790162 Trashed: 1 | Page: 790181 Trashed: 1 | Page: 790189 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790210 Trashed: 1 | Page: 790213 Trashed: 1 | Page: 790214 Trashed: 1 | Page: 790222 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790257 Trashed: 1 | Page: 790285 Trashed: 1 | Page: 790293 Trashed: 2 | Page: 790316 Trashed: 1 | Page: 790326 Trashed: 1 | Page: 790330 Trashed: 1 | Page: 790331 Trashed: 1 | Page: 790349 Trashed: 1 | Page: 790358 Trashed: 1 | Page: 790360 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790435 Trashed: 1 | Page: 790451 Trashed: 1 | Page: 790477 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790524 Trashed: 1 | Page: 790525 Trashed: 1 | Page: 790555 Trashed: 1 | Page: 790559 Trashed: 1 | Page: 790565 Trashed: 1 | Page: 790566 Trashed: 1 | Page: 790574 Trashed: 1 | Page: 790590 Trashed: 1 | Page: 790609 Trashed: 2 | Page: 790641 Trashed: 1 | Page: 790679 Trashed: 1 | Page: 790681 Trashed: 1 | Page: 790720 Trashed: 2 | Page: 790722 Trashed: 1 | Page: 790726 Trashed: 1 | Page: 790731 Trashed: 1 | Page: 790770 Trashed: 1 | Page: 790790 Trashed: 1 | Page: 790793 Trashed: 1 | Page: 790815 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790848 Trashed: 1 | Page: 790873 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790895 Trashed: 1 | Page: 790898 Trashed: 1 | Page: 790917 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790934 Trashed: 1 | Page: 790935 Trashed: 1 | Page: 790948 Trashed: 2 | Page: 790965 Trashed: 1 | Page: 790982 Trashed: 1 | Page: 791016 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791091 Trashed: 1 | Page: 791095 Trashed: 1 | Page: 791110 Trashed: 1 | Page: 791114 Trashed: 1 | Page: 791121 Trashed: 1 | Page: 791126 Trashed: 1 | Page: 791167 Trashed: 1 | Page: 791171 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791255 Trashed: 1 | Page: 791283 Trashed: 1 | Page: 791295 Trashed: 1 | Page: 791299 Trashed: 1 | Page: 791300 Trashed: 1 | Page: 791319 Trashed: 1 | Page: 791347 Trashed: 1 | Page: 791348 Trashed: 1 | Page: 791350 Trashed: 1 | Page: 791358 Trashed: 1 | Page: 791377 Trashed: 1 | Page: 791385 Trashed: 1 | Page: 791387 Trashed: 1 | Page: 791392 Trashed: 1 | Page: 791423 Trashed: 1 | Page: 791429 Trashed: 1 | Page: 791431 Trashed: 1 | Page: 791438 Trashed: 1 | Page: 791472 Trashed: 1 | Page: 791485 Trashed: 1 | Page: 791501 Trashed: 1 | Page: 791514 Trashed: 1 | Page: 791529 Trashed: 1 | Total 240
Shader6: Page: 787603 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787709 Trashed: 1 | Page: 787768 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787838 Trashed: 2 | Page: 787845 Trashed: 1 | Page: 787850 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788212 Trashed: 1 | Page: 788233 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788275 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788322 Trashed: 2 | Page: 788349 Trashed: 2 | Page: 788363 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788530 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788638 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788693 Trashed: 2 | Page: 788706 Trashed: 1 | Page: 788721 Trashed: 2 | Page: 788728 Trashed: 1 | Page: 788740 Trashed: 1 | Page: 788746 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788758 Trashed: 1 | Page: 788772 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788817 Trashed: 1 | Page: 788826 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788864 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788879 Trashed: 1 | Page: 788884 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788914 Trashed: 1 | Page: 788921 Trashed: 1 | Page: 788923 Trashed: 1 | Page: 788927 Trashed: 1 | Page: 788942 Trashed: 1 | Page: 788956 Trashed: 1 | Page: 788965 Trashed: 1 | Page: 788984 Trashed: 2 | Page: 788993 Trashed: 1 | Page: 788997 Trashed: 1 | Page: 789025 Trashed: 1 | Page: 789037 Trashed: 1 | Page: 789039 Trashed: 1 | Page: 789066 Trashed: 1 | Page: 789088 Trashed: 1 | Page: 789099 Trashed: 1 | Page: 789130 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789150 Trashed: 1 | Page: 789157 Trashed: 2 | Page: 789190 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789205 Trashed: 2 | Page: 789213 Trashed: 1 | Page: 789259 Trashed: 1 | Page: 789289 Trashed: 1 | Page: 789310 Trashed: 1 | Page: 789318 Trashed: 1 | Page: 789327 Trashed: 2 | Page: 789330 Trashed: 1 | Page: 789392 Trashed: 1 | Page: 789393 Trashed: 1 | Page: 789423 Trashed: 1 | Page: 789430 Trashed: 1 | Page: 789432 Trashed: 1 | Page: 789451 Trashed: 1 | Page: 789466 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789651 Trashed: 1 | Page: 789671 Trashed: 1 | Page: 789757 Trashed: 1 | Page: 789816 Trashed: 1 | Page: 789868 Trashed: 1 | Page: 789879 Trashed: 1 | Page: 789886 Trashed: 2 | Page: 789893 Trashed: 1 | Page: 789898 Trashed: 1 | Page: 789914 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790072 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790125 Trashed: 1 | Page: 790141 Trashed: 1 | Page: 790172 Trashed: 1 | Page: 790186 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790214 Trashed: 1 | Page: 790220 Trashed: 1 | Page: 790249 Trashed: 1 | Page: 790250 Trashed: 1 | Page: 790260 Trashed: 1 | Page: 790281 Trashed: 1 | Page: 790285 Trashed: 1 | Page: 790289 Trashed: 1 | Page: 790316 Trashed: 1 | Page: 790318 Trashed: 1 | Page: 790323 Trashed: 1 | Page: 790326 Trashed: 1 | Page: 790339 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790370 Trashed: 2 | Page: 790397 Trashed: 2 | Page: 790411 Trashed: 1 | Page: 790441 Trashed: 1 | Page: 790450 Trashed: 1 | Page: 790458 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790500 Trashed: 1 | Page: 790501 Trashed: 1 | Page: 790535 Trashed: 1 | Page: 790548 Trashed: 1 | Page: 790555 Trashed: 1 | Page: 790569 Trashed: 1 | Page: 790578 Trashed: 1 | Page: 790591 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790672 Trashed: 1 | Page: 790682 Trashed: 1 | Page: 790686 Trashed: 1 | Page: 790728 Trashed: 1 | Page: 790741 Trashed: 2 | Page: 790754 Trashed: 1 | Page: 790769 Trashed: 2 | Page: 790776 Trashed: 1 | Page: 790788 Trashed: 1 | Page: 790794 Trashed: 1 | Page: 790801 Trashed: 1 | Page: 790806 Trashed: 1 | Page: 790820 Trashed: 1 | Page: 790844 Trashed: 1 | Page: 790865 Trashed: 1 | Page: 790874 Trashed: 1 | Page: 790886 Trashed: 1 | Page: 790912 Trashed: 1 | Page: 790925 Trashed: 1 | Page: 790927 Trashed: 1 | Page: 790932 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790962 Trashed: 1 | Page: 790969 Trashed: 1 | Page: 790971 Trashed: 1 | Page: 790975 Trashed: 1 | Page: 790990 Trashed: 1 | Page: 791004 Trashed: 1 | Page: 791013 Trashed: 1 | Page: 791032 Trashed: 2 | Page: 791041 Trashed: 1 | Page: 791045 Trashed: 1 | Page: 791073 Trashed: 1 | Page: 791085 Trashed: 1 | Page: 791087 Trashed: 1 | Page: 791114 Trashed: 1 | Page: 791136 Trashed: 1 | Page: 791147 Trashed: 1 | Page: 791178 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791198 Trashed: 1 | Page: 791205 Trashed: 2 | Page: 791238 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791253 Trashed: 2 | Page: 791261 Trashed: 1 | Page: 791307 Trashed: 1 | Page: 791337 Trashed: 1 | Page: 791358 Trashed: 1 | Page: 791366 Trashed: 1 | Page: 791375 Trashed: 2 | Page: 791378 Trashed: 1 | Page: 791440 Trashed: 1 | Page: 791441 Trashed: 1 | Page: 791471 Trashed: 1 | Page: 791478 Trashed: 1 | Page: 791480 Trashed: 1 | Page: 791499 Trashed: 1 | Page: 791514 Trashed: 1 | Page: 791533 Trashed: 1 | Total 236
Shader7: Page: 787456 Trashed: 1 | Page: 787551 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787591 Trashed: 1 | Page: 787598 Trashed: 1 | Page: 787619 Trashed: 1 | Page: 787653 Trashed: 1 | Page: 787663 Trashed: 1 | Page: 787688 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 787930 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 787997 Trashed: 1 | Page: 788014 Trashed: 2 | Page: 788017 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788052 Trashed: 2 | Page: 788097 Trashed: 1 | Page: 788145 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788276 Trashed: 2 | Page: 788310 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788392 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788456 Trashed: 2 | Page: 788474 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788497 Trashed: 1 | Page: 788509 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788611 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788620 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788654 Trashed: 2 | Page: 788658 Trashed: 3 | Page: 788706 Trashed: 1 | Page: 788709 Trashed: 1 | Page: 788734 Trashed: 2 | Page: 788745 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788815 Trashed: 1 | Page: 788831 Trashed: 1 | Page: 788887 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788928 Trashed: 1 | Page: 788952 Trashed: 1 | Page: 788954 Trashed: 1 | Page: 788959 Trashed: 1 | Page: 788968 Trashed: 1 | Page: 788996 Trashed: 1 | Page: 789016 Trashed: 1 | Page: 789019 Trashed: 1 | Page: 789047 Trashed: 1 | Page: 789049 Trashed: 1 | Page: 789050 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789067 Trashed: 1 | Page: 789072 Trashed: 1 | Page: 789085 Trashed: 1 | Page: 789099 Trashed: 2 | Page: 789103 Trashed: 1 | Page: 789125 Trashed: 2 | Page: 789126 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789193 Trashed: 1 | Page: 789194 Trashed: 1 | Page: 789207 Trashed: 1 | Page: 789227 Trashed: 2 | Page: 789240 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789302 Trashed: 2 | Page: 789352 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789385 Trashed: 1 | Page: 789390 Trashed: 1 | Page: 789396 Trashed: 1 | Page: 789406 Trashed: 2 | Page: 789418 Trashed: 1 | Page: 789460 Trashed: 1 | Page: 789465 Trashed: 1 | Page: 789471 Trashed: 1 | Page: 789476 Trashed: 1 | Page: 789491 Trashed: 2 | Page: 789504 Trashed: 1 | Page: 789599 Trashed: 1 | Page: 789629 Trashed: 1 | Page: 789639 Trashed: 1 | Page: 789646 Trashed: 1 | Page: 789667 Trashed: 1 | Page: 789701 Trashed: 1 | Page: 789711 Trashed: 1 | Page: 789736 Trashed: 1 | Page: 789777 Trashed: 1 | Page: 789817 Trashed: 1 | Page: 789938 Trashed: 1 | Page: 789978 Trashed: 1 | Page: 790021 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790045 Trashed: 1 | Page: 790062 Trashed: 2 | Page: 790065 Trashed: 1 | Page: 790083 Trashed: 1 | Page: 790100 Trashed: 2 | Page: 790145 Trashed: 1 | Page: 790193 Trashed: 1 | Page: 790214 Trashed: 1 | Page: 790220 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790249 Trashed: 1 | Page: 790261 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790275 Trashed: 1 | Page: 790293 Trashed: 1 | Page: 790324 Trashed: 2 | Page: 790358 Trashed: 1 | Page: 790361 Trashed: 1 | Page: 790400 Trashed: 1 | Page: 790406 Trashed: 1 | Page: 790410 Trashed: 1 | Page: 790440 Trashed: 1 | Page: 790444 Trashed: 1 | Page: 790452 Trashed: 1 | Page: 790472 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790489 Trashed: 1 | Page: 790504 Trashed: 2 | Page: 790522 Trashed: 1 | Page: 790540 Trashed: 1 | Page: 790545 Trashed: 1 | Page: 790557 Trashed: 1 | Page: 790576 Trashed: 1 | Page: 790584 Trashed: 1 | Page: 790600 Trashed: 1 | Page: 790631 Trashed: 1 | Page: 790659 Trashed: 1 | Page: 790664 Trashed: 1 | Page: 790667 Trashed: 1 | Page: 790668 Trashed: 1 | Page: 790678 Trashed: 1 | Page: 790691 Trashed: 1 | Page: 790702 Trashed: 2 | Page: 790706 Trashed: 3 | Page: 790754 Trashed: 1 | Page: 790757 Trashed: 1 | Page: 790782 Trashed: 2 | Page: 790793 Trashed: 1 | Page: 790802 Trashed: 1 | Page: 790812 Trashed: 1 | Page: 790826 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790837 Trashed: 1 | Page: 790863 Trashed: 1 | Page: 790879 Trashed: 1 | Page: 790935 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790957 Trashed: 1 | Page: 790976 Trashed: 1 | Page: 791000 Trashed: 1 | Page: 791002 Trashed: 1 | Page: 791007 Trashed: 1 | Page: 791016 Trashed: 1 | Page: 791044 Trashed: 1 | Page: 791064 Trashed: 1 | Page: 791067 Trashed: 1 | Page: 791095 Trashed: 1 | Page: 791097 Trashed: 1 | Page: 791098 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791115 Trashed: 1 | Page: 791120 Trashed: 1 | Page: 791133 Trashed: 1 | Page: 791147 Trashed: 2 | Page: 791151 Trashed: 1 | Page: 791173 Trashed: 2 | Page: 791174 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791241 Trashed: 1 | Page: 791242 Trashed: 1 | Page: 791255 Trashed: 1 | Page: 791275 Trashed: 2 | Page: 791288 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791350 Trashed: 2 | Page: 791400 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791433 Trashed: 1 | Page: 791438 Trashed: 1 | Page: 791444 Trashed: 1 | Page: 791454 Trashed: 2 | Page: 791466 Trashed: 1 | Page: 791508 Trashed: 1 | Page: 791513 Trashed: 1 | Page: 791519 Trashed: 1 | Page: 791524 Trashed: 1 | Page: 791539 Trashed: 2 | Total 262
Shader8: Page: 787457 Trashed: 1 | Page: 787471 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787525 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787593 Trashed: 1 | Page: 787597 Trashed: 1 | Page: 787659 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787699 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787864 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787898 Trashed: 1 | Page: 787902 Trashed: 1 | Page: 787911 Trashed: 1 | Page: 787925 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787984 Trashed: 1 | Page: 787988 Trashed: 1 | Page: 787991 Trashed: 1 | Page: 788004 Trashed: 2 | Page: 788005 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788040 Trashed: 2 | Page: 788047 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788221 Trashed: 1 | Page: 788230 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788235 Trashed: 2 | Page: 788256 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788310 Trashed: 2 | Page: 788316 Trashed: 1 | Page: 788325 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788383 Trashed: 1 | Page: 788393 Trashed: 2 | Page: 788452 Trashed: 2 | Page: 788454 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788502 Trashed: 3 | Page: 788504 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788624 Trashed: 2 | Page: 788631 Trashed: 1 | Page: 788657 Trashed: 1 | Page: 788662 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788738 Trashed: 1 | Page: 788744 Trashed: 2 | Page: 788750 Trashed: 1 | Page: 788756 Trashed: 2 | Page: 788757 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788798 Trashed: 1 | Page: 788808 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788864 Trashed: 1 | Page: 788889 Trashed: 1 | Page: 788928 Trashed: 1 | Page: 788933 Trashed: 2 | Page: 788948 Trashed: 1 | Page: 788956 Trashed: 1 | Page: 788983 Trashed: 1 | Page: 788988 Trashed: 1 | Page: 789026 Trashed: 2 | Page: 789034 Trashed: 1 | Page: 789106 Trashed: 1 | Page: 789137 Trashed: 1 | Page: 789170 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789206 Trashed: 1 | Page: 789215 Trashed: 1 | Page: 789232 Trashed: 1 | Page: 789234 Trashed: 1 | Page: 789311 Trashed: 1 | Page: 789321 Trashed: 2 | Page: 789324 Trashed: 1 | Page: 789336 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789367 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789380 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 789413 Trashed: 1 | Page: 789416 Trashed: 1 | Page: 789426 Trashed: 1 | Page: 789433 Trashed: 1 | Page: 789439 Trashed: 1 | Page: 789442 Trashed: 1 | Page: 789467 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789489 Trashed: 1 | Page: 789500 Trashed: 2 | Page: 789505 Trashed: 1 | Page: 789519 Trashed: 1 | Page: 789547 Trashed: 1 | Page: 789573 Trashed: 1 | Page: 789598 Trashed: 1 | Page: 789623 Trashed: 1 | Page: 789641 Trashed: 1 | Page: 789645 Trashed: 1 | Page: 789707 Trashed: 1 | Page: 789728 Trashed: 1 | Page: 789747 Trashed: 1 | Page: 789764 Trashed: 1 | Page: 789844 Trashed: 1 | Page: 789857 Trashed: 1 | Page: 789860 Trashed: 1 | Page: 789868 Trashed: 1 | Page: 789872 Trashed: 1 | Page: 789912 Trashed: 1 | Page: 789917 Trashed: 1 | Page: 789929 Trashed: 1 | Page: 789946 Trashed: 1 | Page: 789950 Trashed: 1 | Page: 789959 Trashed: 1 | Page: 789973 Trashed: 1 | Page: 789986 Trashed: 1 | Page: 790011 Trashed: 1 | Page: 790032 Trashed: 1 | Page: 790036 Trashed: 1 | Page: 790039 Trashed: 1 | Page: 790052 Trashed: 2 | Page: 790053 Trashed: 1 | Page: 790061 Trashed: 1 | Page: 790062 Trashed: 1 | Page: 790072 Trashed: 1 | Page: 790088 Trashed: 2 | Page: 790095 Trashed: 1 | Page: 790170 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790234 Trashed: 1 | Page: 790250 Trashed: 1 | Page: 790269 Trashed: 1 | Page: 790278 Trashed: 1 | Page: 790279 Trashed: 1 | Page: 790283 Trashed: 2 | Page: 790304 Trashed: 1 | Page: 790315 Trashed: 1 | Page: 790358 Trashed: 2 | Page: 790364 Trashed: 1 | Page: 790373 Trashed: 1 | Page: 790385 Trashed: 1 | Page: 790398 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790431 Trashed: 1 | Page: 790441 Trashed: 2 | Page: 790500 Trashed: 2 | Page: 790502 Trashed: 1 | Page: 790525 Trashed: 1 | Page: 790548 Trashed: 1 | Page: 790550 Trashed: 3 | Page: 790552 Trashed: 1 | Page: 790583 Trashed: 1 | Page: 790588 Trashed: 1 | Page: 790589 Trashed: 1 | Page: 790607 Trashed: 1 | Page: 790636 Trashed: 1 | Page: 790646 Trashed: 1 | Page: 790671 Trashed: 1 | Page: 790672 Trashed: 2 | Page: 790679 Trashed: 1 | Page: 790705 Trashed: 1 | Page: 790710 Trashed: 1 | Page: 790732 Trashed: 1 | Page: 790741 Trashed: 1 | Page: 790775 Trashed: 1 | Page: 790786 Trashed: 1 | Page: 790792 Trashed: 2 | Page: 790798 Trashed: 1 | Page: 790804 Trashed: 2 | Page: 790805 Trashed: 1 | Page: 790811 Trashed: 1 | Page: 790846 Trashed: 1 | Page: 790856 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790896 Trashed: 1 | Page: 790909 Trashed: 1 | Page: 790912 Trashed: 1 | Page: 790937 Trashed: 1 | Page: 790976 Trashed: 1 | Page: 790981 Trashed: 2 | Page: 790996 Trashed: 1 | Page: 791004 Trashed: 1 | Page: 791031 Trashed: 1 | Page: 791036 Trashed: 1 | Page: 791074 Trashed: 2 | Page: 791082 Trashed: 1 | Page: 791154 Trashed: 1 | Page: 791185 Trashed: 1 | Page: 791218 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791254 Trashed: 1 | Page: 791263 Trashed: 1 | Page: 791280 Trashed: 1 | Page: 791282 Trashed: 1 | Page: 791359 Trashed: 1 | Page: 791369 Trashed: 2 | Page: 791372 Trashed: 1 | Page: 791384 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791415 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791428 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 791461 Trashed: 1 | Page: 791464 Trashed: 1 | Page: 791474 Trashed: 1 | Page: 791481 Trashed: 1 | Page: 791487 Trashed: 1 | Page: 791490 Trashed: 1 | Page: 791515 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791537 Trashed: 1 | Page: 791548 Trashed: 2 | Total 274
Shader9: Page: 787494 Trashed: 1 | Page: 787522 Trashed: 1 | Page: 787553 Trashed: 1 | Page: 787646 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787810 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787914 Trashed: 1 | Page: 787969 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788037 Trashed: 1 | Page: 788038 Trashed: 1 | Page: 788041 Trashed: 2 | Page: 788045 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788073 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788086 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788100 Trashed: 2 | Page: 788110 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788267 Trashed: 2 | Page: 788281 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788292 Trashed: 2 | Page: 788345 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788390 Trashed: 2 | Page: 788407 Trashed: 1 | Page: 788413 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788448 Trashed: 1 | Page: 788497 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788529 Trashed: 2 | Page: 788536 Trashed: 1 | Page: 788538 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788602 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788630 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788697 Trashed: 2 | Page: 788705 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788761 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788770 Trashed: 1 | Page: 788780 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788807 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788846 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788882 Trashed: 1 | Page: 788890 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788930 Trashed: 1 | Page: 788961 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788972 Trashed: 2 | Page: 789046 Trashed: 1 | Page: 789056 Trashed: 1 | Page: 789068 Trashed: 1 | Page: 789078 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789123 Trashed: 1 | Page: 789142 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789177 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789194 Trashed: 1 | Page: 789200 Trashed: 1 | Page: 789201 Trashed: 1 | Page: 789202 Trashed: 1 | Page: 789222 Trashed: 1 | Page: 789239 Trashed: 1 | Page: 789250 Trashed: 1 | Page: 789256 Trashed: 1 | Page: 789267 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789282 Trashed: 1 | Page: 789289 Trashed: 1 | Page: 789304 Trashed: 1 | Page: 789308 Trashed: 1 | Page: 789345 Trashed: 1 | Page: 789349 Trashed: 1 | Page: 789354 Trashed: 1 | Page: 789371 Trashed: 1 | Page: 789396 Trashed: 1 | Page: 789416 Trashed: 1 | Page: 789417 Trashed: 1 | Page: 789419 Trashed: 1 | Page: 789428 Trashed: 1 | Page: 789437 Trashed: 1 | Page: 789441 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789463 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789475 Trashed: 1 | Page: 789493 Trashed: 1 | Page: 789542 Trashed: 1 | Page: 789570 Trashed: 1 | Page: 789601 Trashed: 1 | Page: 789694 Trashed: 1 | Page: 789812 Trashed: 1 | Page: 789858 Trashed: 1 | Page: 789902 Trashed: 1 | Page: 789962 Trashed: 1 | Page: 790017 Trashed: 1 | Page: 790050 Trashed: 1 | Page: 790066 Trashed: 1 | Page: 790076 Trashed: 1 | Page: 790085 Trashed: 1 | Page: 790086 Trashed: 1 | Page: 790089 Trashed: 2 | Page: 790093 Trashed: 1 | Page: 790102 Trashed: 1 | Page: 790120 Trashed: 1 | Page: 790121 Trashed: 1 | Page: 790125 Trashed: 1 | Page: 790134 Trashed: 1 | Page: 790143 Trashed: 1 | Page: 790148 Trashed: 2 | Page: 790158 Trashed: 1 | Page: 790163 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790196 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790201 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790217 Trashed: 1 | Page: 790291 Trashed: 1 | Page: 790296 Trashed: 1 | Page: 790315 Trashed: 2 | Page: 790329 Trashed: 1 | Page: 790336 Trashed: 1 | Page: 790340 Trashed: 2 | Page: 790393 Trashed: 1 | Page: 790398 Trashed: 1 | Page: 790438 Trashed: 2 | Page: 790455 Trashed: 1 | Page: 790461 Trashed: 1 | Page: 790462 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790488 Trashed: 1 | Page: 790496 Trashed: 1 | Page: 790545 Trashed: 1 | Page: 790546 Trashed: 1 | Page: 790556 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790576 Trashed: 1 | Page: 790577 Trashed: 2 | Page: 790584 Trashed: 1 | Page: 790586 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790636 Trashed: 1 | Page: 790650 Trashed: 1 | Page: 790667 Trashed: 1 | Page: 790671 Trashed: 1 | Page: 790678 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790729 Trashed: 1 | Page: 790745 Trashed: 2 | Page: 790753 Trashed: 1 | Page: 790754 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790777 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790809 Trashed: 1 | Page: 790810 Trashed: 1 | Page: 790811 Trashed: 1 | Page: 790818 Trashed: 1 | Page: 790828 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790855 Trashed: 1 | Page: 790890 Trashed: 1 | Page: 790893 Trashed: 1 | Page: 790894 Trashed: 1 | Page: 790901 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790930 Trashed: 1 | Page: 790938 Trashed: 1 | Page: 790945 Trashed: 1 | Page: 790958 Trashed: 1 | Page: 790978 Trashed: 1 | Page: 791009 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791020 Trashed: 2 | Page: 791094 Trashed: 1 | Page: 791104 Trashed: 1 | Page: 791116 Trashed: 1 | Page: 791126 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791171 Trashed: 1 | Page: 791190 Trashed: 1 | Page: 791194 Trashed: 1 | Page: 791225 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791242 Trashed: 1 | Page: 791248 Trashed: 1 | Page: 791249 Trashed: 1 | Page: 791250 Trashed: 1 | Page: 791270 Trashed: 1 | Page: 791287 Trashed: 1 | Page: 791298 Trashed: 1 | Page: 791304 Trashed: 1 | Page: 791315 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791330 Trashed: 1 | Page: 791337 Trashed: 1 | Page: 791352 Trashed: 1 | Page: 791356 Trashed: 1 | Page: 791393 Trashed: 1 | Page: 791397 Trashed: 1 | Page: 791402 Trashed: 1 | Page: 791419 Trashed: 1 | Page: 791444 Trashed: 1 | Page: 791464 Trashed: 1 | Page: 791465 Trashed: 1 | Page: 791467 Trashed: 1 | Page: 791476 Trashed: 1 | Page: 791485 Trashed: 1 | Page: 791489 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791511 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791523 Trashed: 1 | Page: 791541 Trashed: 1 | Total 274
Shader10: Page: 787468 Trashed: 1 | Page: 787636 Trashed: 1 | Page: 787687 Trashed: 2 | Page: 787691 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787943 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788070 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788127 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788226 Trashed: 2 | Page: 788229 Trashed: 1 | Page: 788247 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788320 Trashed: 2 | Page: 788330 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788445 Trashed: 1 | Page: 788455 Trashed: 2 | Page: 788457 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788511 Trashed: 2 | Page: 788553 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788594 Trashed: 2 | Page: 788620 Trashed: 1 | Page: 788622 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788737 Trashed: 1 | Page: 788742 Trashed: 2 | Page: 788749 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788768 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788817 Trashed: 1 | Page: 788848 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788869 Trashed: 1 | Page: 788903 Trashed: 2 | Page: 788918 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 789000 Trashed: 1 | Page: 789008 Trashed: 1 | Page: 789009 Trashed: 1 | Page: 789014 Trashed: 1 | Page: 789024 Trashed: 1 | Page: 789031 Trashed: 1 | Page: 789058 Trashed: 1 | Page: 789071 Trashed: 1 | Page: 789082 Trashed: 1 | Page: 789085 Trashed: 1 | Page: 789097 Trashed: 1 | Page: 789100 Trashed: 2 | Page: 789103 Trashed: 1 | Page: 789115 Trashed: 1 | Page: 789118 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789163 Trashed: 1 | Page: 789177 Trashed: 2 | Page: 789189 Trashed: 2 | Page: 789200 Trashed: 1 | Page: 789219 Trashed: 1 | Page: 789237 Trashed: 1 | Page: 789251 Trashed: 1 | Page: 789278 Trashed: 1 | Page: 789287 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789319 Trashed: 1 | Page: 789328 Trashed: 1 | Page: 789359 Trashed: 1 | Page: 789374 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789487 Trashed: 1 | Page: 789488 Trashed: 1 | Page: 789490 Trashed: 1 | Page: 789493 Trashed: 1 | Page: 789495 Trashed: 2 | Page: 789497 Trashed: 2 | Page: 789502 Trashed: 1 | Page: 789516 Trashed: 1 | Page: 789684 Trashed: 1 | Page: 789735 Trashed: 2 | Page: 789739 Trashed: 1 | Page: 789803 Trashed: 1 | Page: 789833 Trashed: 1 | Page: 789983 Trashed: 1 | Page: 789991 Trashed: 1 | Page: 790059 Trashed: 1 | Page: 790090 Trashed: 1 | Page: 790094 Trashed: 1 | Page: 790118 Trashed: 1 | Page: 790126 Trashed: 1 | Page: 790128 Trashed: 1 | Page: 790150 Trashed: 1 | Page: 790171 Trashed: 1 | Page: 790175 Trashed: 1 | Page: 790179 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790211 Trashed: 1 | Page: 790212 Trashed: 1 | Page: 790227 Trashed: 1 | Page: 790254 Trashed: 1 | Page: 790274 Trashed: 2 | Page: 790277 Trashed: 1 | Page: 790295 Trashed: 1 | Page: 790327 Trashed: 1 | Page: 790329 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790350 Trashed: 1 | Page: 790367 Trashed: 1 | Page: 790368 Trashed: 2 | Page: 790378 Trashed: 1 | Page: 790385 Trashed: 1 | Page: 790389 Trashed: 1 | Page: 790421 Trashed: 1 | Page: 790425 Trashed: 1 | Page: 790434 Trashed: 1 | Page: 790453 Trashed: 1 | Page: 790493 Trashed: 1 | Page: 790503 Trashed: 3 | Page: 790505 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790532 Trashed: 1 | Page: 790534 Trashed: 1 | Page: 790537 Trashed: 1 | Page: 790543 Trashed: 1 | Page: 790559 Trashed: 2 | Page: 790601 Trashed: 1 | Page: 790617 Trashed: 1 | Page: 790621 Trashed: 1 | Page: 790642 Trashed: 2 | Page: 790668 Trashed: 1 | Page: 790670 Trashed: 1 | Page: 790690 Trashed: 1 | Page: 790699 Trashed: 1 | Page: 790735 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790785 Trashed: 1 | Page: 790790 Trashed: 2 | Page: 790797 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790810 Trashed: 1 | Page: 790816 Trashed: 1 | Page: 790844 Trashed: 1 | Page: 790865 Trashed: 1 | Page: 790896 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790917 Trashed: 1 | Page: 790951 Trashed: 2 | Page: 790966 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791029 Trashed: 1 | Page: 791048 Trashed: 1 | Page: 791056 Trashed: 1 | Page: 791057 Trashed: 1 | Page: 791062 Trashed: 1 | Page: 791072 Trashed: 1 | Page: 791079 Trashed: 1 | Page: 791106 Trashed: 1 | Page: 791119 Trashed: 1 | Page: 791130 Trashed: 1 | Page: 791133 Trashed: 1 | Page: 791145 Trashed: 1 | Page: 791148 Trashed: 2 | Page: 791151 Trashed: 1 | Page: 791163 Trashed: 1 | Page: 791166 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791211 Trashed: 1 | Page: 791225 Trashed: 2 | Page: 791237 Trashed: 2 | Page: 791248 Trashed: 1 | Page: 791267 Trashed: 1 | Page: 791285 Trashed: 1 | Page: 791299 Trashed: 1 | Page: 791326 Trashed: 1 | Page: 791335 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791367 Trashed: 1 | Page: 791376 Trashed: 1 | Page: 791407 Trashed: 1 | Page: 791422 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791535 Trashed: 1 | Page: 791536 Trashed: 1 | Page: 791538 Trashed: 1 | Page: 791541 Trashed: 1 | Page: 791543 Trashed: 2 | Page: 791545 Trashed: 2 | Page: 791550 Trashed: 1 | Total 253
Shader11: Page: 787460 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787592 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787661 Trashed: 1 | Page: 787732 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 787877 Trashed: 1 | Page: 787912 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787985 Trashed: 1 | Page: 787996 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788037 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788157 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788217 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788345 Trashed: 2 | Page: 788354 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788384 Trashed: 3 | Page: 788390 Trashed: 2 | Page: 788409 Trashed: 1 | Page: 788439 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788478 Trashed: 2 | Page: 788483 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788511 Trashed: 1 | Page: 788517 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788599 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788709 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788748 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788774 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788802 Trashed: 1 | Page: 788830 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788871 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788911 Trashed: 1 | Page: 788919 Trashed: 1 | Page: 788927 Trashed: 1 | Page: 788937 Trashed: 1 | Page: 788953 Trashed: 1 | Page: 788960 Trashed: 1 | Page: 788961 Trashed: 1 | Page: 788989 Trashed: 1 | Page: 788991 Trashed: 1 | Page: 788998 Trashed: 1 | Page: 789002 Trashed: 1 | Page: 789008 Trashed: 1 | Page: 789010 Trashed: 1 | Page: 789012 Trashed: 1 | Page: 789060 Trashed: 1 | Page: 789061 Trashed: 1 | Page: 789075 Trashed: 1 | Page: 789082 Trashed: 1 | Page: 789112 Trashed: 1 | Page: 789115 Trashed: 1 | Page: 789133 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789166 Trashed: 1 | Page: 789181 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789205 Trashed: 1 | Page: 789208 Trashed: 1 | Page: 789234 Trashed: 1 | Page: 789244 Trashed: 2 | Page: 789265 Trashed: 1 | Page: 789274 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789308 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789324 Trashed: 1 | Page: 789355 Trashed: 1 | Page: 789356 Trashed: 2 | Page: 789364 Trashed: 1 | Page: 789378 Trashed: 1 | Page: 789397 Trashed: 1 | Page: 789402 Trashed: 1 | Page: 789403 Trashed: 1 | Page: 789411 Trashed: 1 | Page: 789413 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789462 Trashed: 1 | Page: 789490 Trashed: 1 | Page: 789508 Trashed: 1 | Page: 789565 Trashed: 1 | Page: 789638 Trashed: 1 | Page: 789640 Trashed: 1 | Page: 789672 Trashed: 1 | Page: 789677 Trashed: 1 | Page: 789709 Trashed: 1 | Page: 789780 Trashed: 1 | Page: 789851 Trashed: 1 | Page: 789905 Trashed: 1 | Page: 789925 Trashed: 1 | Page: 789960 Trashed: 1 | Page: 790011 Trashed: 1 | Page: 790016 Trashed: 1 | Page: 790018 Trashed: 1 | Page: 790033 Trashed: 1 | Page: 790044 Trashed: 1 | Page: 790063 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790085 Trashed: 1 | Page: 790087 Trashed: 1 | Page: 790090 Trashed: 1 | Page: 790091 Trashed: 1 | Page: 790096 Trashed: 1 | Page: 790097 Trashed: 1 | Page: 790116 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790161 Trashed: 1 | Page: 790162 Trashed: 1 | Page: 790205 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790208 Trashed: 1 | Page: 790214 Trashed: 1 | Page: 790219 Trashed: 1 | Page: 790236 Trashed: 1 | Page: 790265 Trashed: 1 | Page: 790271 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790354 Trashed: 1 | Page: 790377 Trashed: 1 | Page: 790383 Trashed: 1 | Page: 790393 Trashed: 2 | Page: 790402 Trashed: 1 | Page: 790408 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790432 Trashed: 3 | Page: 790438 Trashed: 2 | Page: 790457 Trashed: 1 | Page: 790487 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790526 Trashed: 2 | Page: 790531 Trashed: 1 | Page: 790539 Trashed: 1 | Page: 790559 Trashed: 1 | Page: 790565 Trashed: 1 | Page: 790569 Trashed: 1 | Page: 790604 Trashed: 1 | Page: 790612 Trashed: 1 | Page: 790613 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790647 Trashed: 1 | Page: 790657 Trashed: 1 | Page: 790682 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790757 Trashed: 1 | Page: 790775 Trashed: 1 | Page: 790796 Trashed: 1 | Page: 790808 Trashed: 1 | Page: 790822 Trashed: 1 | Page: 790826 Trashed: 1 | Page: 790850 Trashed: 1 | Page: 790878 Trashed: 1 | Page: 790884 Trashed: 1 | Page: 790919 Trashed: 1 | Page: 790945 Trashed: 1 | Page: 790946 Trashed: 1 | Page: 790955 Trashed: 1 | Page: 790959 Trashed: 1 | Page: 790967 Trashed: 1 | Page: 790975 Trashed: 1 | Page: 790985 Trashed: 1 | Page: 791001 Trashed: 1 | Page: 791008 Trashed: 1 | Page: 791009 Trashed: 1 | Page: 791037 Trashed: 1 | Page: 791039 Trashed: 1 | Page: 791046 Trashed: 1 | Page: 791050 Trashed: 1 | Page: 791056 Trashed: 1 | Page: 791058 Trashed: 1 | Page: 791060 Trashed: 1 | Page: 791108 Trashed: 1 | Page: 791109 Trashed: 1 | Page: 791123 Trashed: 1 | Page: 791130 Trashed: 1 | Page: 791160 Trashed: 1 | Page: 791163 Trashed: 1 | Page: 791181 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791194 Trashed: 1 | Page: 791214 Trashed: 1 | Page: 791229 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791253 Trashed: 1 | Page: 791256 Trashed: 1 | Page: 791282 Trashed: 1 | Page: 791292 Trashed: 2 | Page: 791313 Trashed: 1 | Page: 791322 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791356 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791372 Trashed: 1 | Page: 791403 Trashed: 1 | Page: 791404 Trashed: 2 | Page: 791412 Trashed: 1 | Page: 791426 Trashed: 1 | Page: 791445 Trashed: 1 | Page: 791450 Trashed: 1 | Page: 791451 Trashed: 1 | Page: 791459 Trashed: 1 | Page: 791461 Trashed: 1 | Page: 791501 Trashed: 1 | Page: 791510 Trashed: 1 | Page: 791538 Trashed: 1 | Total 264
Shader12: Page: 787506 Trashed: 1 | Page: 787520 Trashed: 1 | Page: 787732 Trashed: 1 | Page: 787757 Trashed: 1 | Page: 787789 Trashed: 1 | Page: 787901 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787972 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788030 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788170 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788271 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788307 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788321 Trashed: 2 | Page: 788362 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788389 Trashed: 2 | Page: 788421 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788466 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788555 Trashed: 2 | Page: 788572 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788652 Trashed: 1 | Page: 788666 Trashed: 1 | Page: 788670 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788774 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788835 Trashed: 2 | Page: 788843 Trashed: 2 | Page: 788845 Trashed: 1 | Page: 788864 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788888 Trashed: 1 | Page: 788920 Trashed: 1 | Page: 788935 Trashed: 1 | Page: 788950 Trashed: 1 | Page: 788952 Trashed: 2 | Page: 788969 Trashed: 1 | Page: 788994 Trashed: 1 | Page: 789003 Trashed: 2 | Page: 789023 Trashed: 1 | Page: 789026 Trashed: 1 | Page: 789042 Trashed: 1 | Page: 789047 Trashed: 1 | Page: 789049 Trashed: 1 | Page: 789067 Trashed: 1 | Page: 789073 Trashed: 1 | Page: 789093 Trashed: 1 | Page: 789104 Trashed: 1 | Page: 789105 Trashed: 1 | Page: 789118 Trashed: 2 | Page: 789145 Trashed: 1 | Page: 789157 Trashed: 1 | Page: 789165 Trashed: 1 | Page: 789177 Trashed: 2 | Page: 789181 Trashed: 1 | Page: 789182 Trashed: 2 | Page: 789213 Trashed: 1 | Page: 789231 Trashed: 1 | Page: 789257 Trashed: 1 | Page: 789287 Trashed: 1 | Page: 789312 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789315 Trashed: 1 | Page: 789322 Trashed: 2 | Page: 789332 Trashed: 1 | Page: 789337 Trashed: 1 | Page: 789370 Trashed: 1 | Page: 789430 Trashed: 1 | Page: 789435 Trashed: 1 | Page: 789438 Trashed: 1 | Page: 789450 Trashed: 1 | Page: 789454 Trashed: 1 | Page: 789462 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789492 Trashed: 1 | Page: 789554 Trashed: 1 | Page: 789568 Trashed: 1 | Page: 789780 Trashed: 1 | Page: 789805 Trashed: 1 | Page: 789837 Trashed: 1 | Page: 789949 Trashed: 1 | Page: 790011 Trashed: 1 | Page: 790020 Trashed: 1 | Page: 790028 Trashed: 1 | Page: 790058 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790078 Trashed: 1 | Page: 790091 Trashed: 1 | Page: 790102 Trashed: 1 | Page: 790122 Trashed: 1 | Page: 790123 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790138 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790172 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790214 Trashed: 1 | Page: 790218 Trashed: 1 | Page: 790242 Trashed: 1 | Page: 790257 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790319 Trashed: 1 | Page: 790321 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790346 Trashed: 1 | Page: 790355 Trashed: 1 | Page: 790366 Trashed: 1 | Page: 790369 Trashed: 2 | Page: 790410 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790437 Trashed: 2 | Page: 790469 Trashed: 1 | Page: 790470 Trashed: 1 | Page: 790471 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790489 Trashed: 1 | Page: 790505 Trashed: 1 | Page: 790514 Trashed: 1 | Page: 790533 Trashed: 1 | Page: 790572 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790580 Trashed: 1 | Page: 790603 Trashed: 2 | Page: 790620 Trashed: 1 | Page: 790632 Trashed: 1 | Page: 790641 Trashed: 1 | Page: 790700 Trashed: 1 | Page: 790714 Trashed: 1 | Page: 790718 Trashed: 1 | Page: 790735 Trashed: 1 | Page: 790783 Trashed: 1 | Page: 790807 Trashed: 1 | Page: 790822 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790883 Trashed: 2 | Page: 790891 Trashed: 2 | Page: 790893 Trashed: 1 | Page: 790912 Trashed: 1 | Page: 790925 Trashed: 1 | Page: 790936 Trashed: 1 | Page: 790968 Trashed: 1 | Page: 790983 Trashed: 1 | Page: 790998 Trashed: 1 | Page: 791000 Trashed: 2 | Page: 791017 Trashed: 1 | Page: 791042 Trashed: 1 | Page: 791051 Trashed: 2 | Page: 791071 Trashed: 1 | Page: 791074 Trashed: 1 | Page: 791090 Trashed: 1 | Page: 791095 Trashed: 1 | Page: 791097 Trashed: 1 | Page: 791115 Trashed: 1 | Page: 791121 Trashed: 1 | Page: 791141 Trashed: 1 | Page: 791152 Trashed: 1 | Page: 791153 Trashed: 1 | Page: 791166 Trashed: 2 | Page: 791193 Trashed: 1 | Page: 791205 Trashed: 1 | Page: 791213 Trashed: 1 | Page: 791225 Trashed: 2 | Page: 791229 Trashed: 1 | Page: 791230 Trashed: 2 | Page: 791261 Trashed: 1 | Page: 791279 Trashed: 1 | Page: 791305 Trashed: 1 | Page: 791335 Trashed: 1 | Page: 791360 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791363 Trashed: 1 | Page: 791370 Trashed: 2 | Page: 791380 Trashed: 1 | Page: 791385 Trashed: 1 | Page: 791418 Trashed: 1 | Page: 791478 Trashed: 1 | Page: 791483 Trashed: 1 | Page: 791486 Trashed: 1 | Page: 791498 Trashed: 1 | Page: 791502 Trashed: 1 | Page: 791510 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791540 Trashed: 1 | Total 246
Shader13: Page: 787457 Trashed: 1 | Page: 787461 Trashed: 1 | Page: 787485 Trashed: 1 | Page: 787491 Trashed: 1 | Page: 787524 Trashed: 1 | Page: 787555 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787777 Trashed: 1 | Page: 787790 Trashed: 1 | Page: 787834 Trashed: 1 | Page: 787856 Trashed: 1 | Page: 787862 Trashed: 1 | Page: 787876 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787921 Trashed: 1 | Page: 787930 Trashed: 1 | Page: 787974 Trashed: 2 | Page: 788002 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788026 Trashed: 1 | Page: 788046 Trashed: 2 | Page: 788065 Trashed: 1 | Page: 788069 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788128 Trashed: 1 | Page: 788145 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788158 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788176 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788263 Trashed: 1 | Page: 788265 Trashed: 1 | Page: 788275 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788382 Trashed: 1 | Page: 788391 Trashed: 1 | Page: 788416 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788448 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788545 Trashed: 2 | Page: 788580 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788656 Trashed: 2 | Page: 788661 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788688 Trashed: 2 | Page: 788727 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788768 Trashed: 2 | Page: 788789 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788805 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788872 Trashed: 2 | Page: 788879 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788921 Trashed: 1 | Page: 788946 Trashed: 1 | Page: 788957 Trashed: 1 | Page: 788989 Trashed: 1 | Page: 788990 Trashed: 1 | Page: 788996 Trashed: 3 | Page: 789003 Trashed: 1 | Page: 789004 Trashed: 1 | Page: 789028 Trashed: 1 | Page: 789031 Trashed: 1 | Page: 789044 Trashed: 1 | Page: 789064 Trashed: 2 | Page: 789084 Trashed: 2 | Page: 789085 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789107 Trashed: 1 | Page: 789114 Trashed: 1 | Page: 789116 Trashed: 1 | Page: 789127 Trashed: 1 | Page: 789153 Trashed: 1 | Page: 789159 Trashed: 1 | Page: 789173 Trashed: 1 | Page: 789176 Trashed: 1 | Page: 789184 Trashed: 2 | Page: 789192 Trashed: 1 | Page: 789252 Trashed: 1 | Page: 789258 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789271 Trashed: 1 | Page: 789294 Trashed: 1 | Page: 789306 Trashed: 1 | Page: 789335 Trashed: 1 | Page: 789340 Trashed: 1 | Page: 789345 Trashed: 1 | Page: 789359 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789398 Trashed: 1 | Page: 789419 Trashed: 1 | Page: 789431 Trashed: 1 | Page: 789456 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789482 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 789499 Trashed: 1 | Page: 789505 Trashed: 1 | Page: 789509 Trashed: 1 | Page: 789533 Trashed: 1 | Page: 789539 Trashed: 1 | Page: 789572 Trashed: 1 | Page: 789603 Trashed: 1 | Page: 789680 Trashed: 1 | Page: 789797 Trashed: 1 | Page: 789825 Trashed: 1 | Page: 789838 Trashed: 1 | Page: 789882 Trashed: 1 | Page: 789904 Trashed: 1 | Page: 789910 Trashed: 1 | Page: 789924 Trashed: 1 | Page: 789955 Trashed: 1 | Page: 789969 Trashed: 1 | Page: 789978 Trashed: 1 | Page: 790022 Trashed: 2 | Page: 790050 Trashed: 1 | Page: 790069 Trashed: 1 | Page: 790074 Trashed: 1 | Page: 790094 Trashed: 2 | Page: 790113 Trashed: 1 | Page: 790117 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790150 Trashed: 1 | Page: 790176 Trashed: 1 | Page: 790193 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790206 Trashed: 1 | Page: 790208 Trashed: 1 | Page: 790212 Trashed: 1 | Page: 790224 Trashed: 1 | Page: 790230 Trashed: 1 | Page: 790252 Trashed: 1 | Page: 790264 Trashed: 1 | Page: 790288 Trashed: 1 | Page: 790289 Trashed: 1 | Page: 790293 Trashed: 1 | Page: 790307 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790311 Trashed: 1 | Page: 790313 Trashed: 1 | Page: 790323 Trashed: 1 | Page: 790329 Trashed: 1 | Page: 790349 Trashed: 1 | Page: 790372 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790386 Trashed: 1 | Page: 790426 Trashed: 1 | Page: 790430 Trashed: 1 | Page: 790439 Trashed: 1 | Page: 790464 Trashed: 1 | Page: 790481 Trashed: 1 | Page: 790488 Trashed: 1 | Page: 790496 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790524 Trashed: 1 | Page: 790539 Trashed: 1 | Page: 790566 Trashed: 1 | Page: 790576 Trashed: 1 | Page: 790583 Trashed: 1 | Page: 790584 Trashed: 1 | Page: 790589 Trashed: 1 | Page: 790593 Trashed: 2 | Page: 790628 Trashed: 1 | Page: 790631 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790704 Trashed: 2 | Page: 790709 Trashed: 1 | Page: 790721 Trashed: 1 | Page: 790736 Trashed: 2 | Page: 790775 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790816 Trashed: 2 | Page: 790837 Trashed: 1 | Page: 790842 Trashed: 1 | Page: 790845 Trashed: 1 | Page: 790853 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790910 Trashed: 1 | Page: 790920 Trashed: 2 | Page: 790927 Trashed: 1 | Page: 790955 Trashed: 1 | Page: 790956 Trashed: 1 | Page: 790969 Trashed: 1 | Page: 790994 Trashed: 1 | Page: 791005 Trashed: 1 | Page: 791037 Trashed: 1 | Page: 791038 Trashed: 1 | Page: 791044 Trashed: 3 | Page: 791051 Trashed: 1 | Page: 791052 Trashed: 1 | Page: 791076 Trashed: 1 | Page: 791079 Trashed: 1 | Page: 791092 Trashed: 1 | Page: 791112 Trashed: 2 | Page: 791132 Trashed: 2 | Page: 791133 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791155 Trashed: 1 | Page: 791162 Trashed: 1 | Page: 791164 Trashed: 1 | Page: 791175 Trashed: 1 | Page: 791201 Trashed: 1 | Page: 791207 Trashed: 1 | Page: 791221 Trashed: 1 | Page: 791224 Trashed: 1 | Page: 791232 Trashed: 2 | Page: 791240 Trashed: 1 | Page: 791300 Trashed: 1 | Page: 791306 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791319 Trashed: 1 | Page: 791342 Trashed: 1 | Page: 791354 Trashed: 1 | Page: 791383 Trashed: 1 | Page: 791388 Trashed: 1 | Page: 791393 Trashed: 1 | Page: 791407 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791446 Trashed: 1 | Page: 791467 Trashed: 1 | Page: 791479 Trashed: 1 | Page: 791504 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791530 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791539 Trashed: 1 | Page: 791547 Trashed: 1 | Total 286
Shader14: Page: 787482 Trashed: 1 | Page: 787513 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787562 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787681 Trashed: 1 | Page: 787700 Trashed: 1 | Page: 787714 Trashed: 1 | Page: 787717 Trashed: 1 | Page: 787775 Trashed: 1 | Page: 787784 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787855 Trashed: 1 | Page: 787913 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788067 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788134 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788167 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788187 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788246 Trashed: 3 | Page: 788247 Trashed: 2 | Page: 788250 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788407 Trashed: 2 | Page: 788419 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788470 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788559 Trashed: 2 | Page: 788565 Trashed: 2 | Page: 788575 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788664 Trashed: 1 | Page: 788671 Trashed: 1 | Page: 788703 Trashed: 2 | Page: 788716 Trashed: 1 | Page: 788736 Trashed: 1 | Page: 788740 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788815 Trashed: 2 | Page: 788831 Trashed: 1 | Page: 788872 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788885 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788912 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788929 Trashed: 2 | Page: 788937 Trashed: 1 | Page: 788941 Trashed: 1 | Page: 788951 Trashed: 1 | Page: 788972 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789018 Trashed: 1 | Page: 789023 Trashed: 1 | Page: 789069 Trashed: 1 | Page: 789103 Trashed: 2 | Page: 789108 Trashed: 1 | Page: 789121 Trashed: 1 | Page: 789122 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789184 Trashed: 1 | Page: 789209 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789225 Trashed: 1 | Page: 789233 Trashed: 1 | Page: 789256 Trashed: 1 | Page: 789303 Trashed: 1 | Page: 789319 Trashed: 1 | Page: 789344 Trashed: 1 | Page: 789386 Trashed: 1 | Page: 789393 Trashed: 1 | Page: 789403 Trashed: 1 | Page: 789414 Trashed: 1 | Page: 789421 Trashed: 1 | Page: 789437 Trashed: 1 | Page: 789439 Trashed: 1 | Page: 789451 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789492 Trashed: 1 | Page: 789497 Trashed: 1 | Page: 789501 Trashed: 1 | Page: 789530 Trashed: 1 | Page: 789561 Trashed: 1 | Page: 789592 Trashed: 1 | Page: 789610 Trashed: 1 | Page: 789632 Trashed: 1 | Page: 789729 Trashed: 1 | Page: 789748 Trashed: 1 | Page: 789762 Trashed: 1 | Page: 789765 Trashed: 1 | Page: 789823 Trashed: 1 | Page: 789832 Trashed: 1 | Page: 789881 Trashed: 1 | Page: 789903 Trashed: 1 | Page: 789961 Trashed: 1 | Page: 790003 Trashed: 1 | Page: 790016 Trashed: 1 | Page: 790049 Trashed: 1 | Page: 790055 Trashed: 1 | Page: 790063 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790081 Trashed: 1 | Page: 790102 Trashed: 1 | Page: 790109 Trashed: 1 | Page: 790115 Trashed: 1 | Page: 790147 Trashed: 1 | Page: 790172 Trashed: 1 | Page: 790182 Trashed: 1 | Page: 790196 Trashed: 1 | Page: 790215 Trashed: 1 | Page: 790229 Trashed: 1 | Page: 790235 Trashed: 1 | Page: 790285 Trashed: 1 | Page: 790294 Trashed: 3 | Page: 790295 Trashed: 2 | Page: 790298 Trashed: 1 | Page: 790310 Trashed: 1 | Page: 790353 Trashed: 1 | Page: 790367 Trashed: 1 | Page: 790372 Trashed: 1 | Page: 790383 Trashed: 1 | Page: 790388 Trashed: 1 | Page: 790423 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790455 Trashed: 2 | Page: 790467 Trashed: 1 | Page: 790481 Trashed: 1 | Page: 790518 Trashed: 1 | Page: 790522 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790550 Trashed: 1 | Page: 790552 Trashed: 1 | Page: 790553 Trashed: 1 | Page: 790555 Trashed: 1 | Page: 790558 Trashed: 1 | Page: 790566 Trashed: 1 | Page: 790572 Trashed: 1 | Page: 790605 Trashed: 1 | Page: 790607 Trashed: 2 | Page: 790613 Trashed: 2 | Page: 790623 Trashed: 1 | Page: 790644 Trashed: 1 | Page: 790657 Trashed: 1 | Page: 790663 Trashed: 1 | Page: 790673 Trashed: 1 | Page: 790691 Trashed: 1 | Page: 790694 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790712 Trashed: 1 | Page: 790719 Trashed: 1 | Page: 790751 Trashed: 2 | Page: 790764 Trashed: 1 | Page: 790784 Trashed: 1 | Page: 790788 Trashed: 1 | Page: 790838 Trashed: 1 | Page: 790840 Trashed: 1 | Page: 790863 Trashed: 2 | Page: 790879 Trashed: 1 | Page: 790920 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790933 Trashed: 1 | Page: 790947 Trashed: 1 | Page: 790955 Trashed: 1 | Page: 790960 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790977 Trashed: 2 | Page: 790985 Trashed: 1 | Page: 790989 Trashed: 1 | Page: 790999 Trashed: 1 | Page: 791020 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791066 Trashed: 1 | Page: 791071 Trashed: 1 | Page: 791117 Trashed: 1 | Page: 791151 Trashed: 2 | Page: 791156 Trashed: 1 | Page: 791169 Trashed: 1 | Page: 791170 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791232 Trashed: 1 | Page: 791257 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791273 Trashed: 1 | Page: 791281 Trashed: 1 | Page: 791304 Trashed: 1 | Page: 791351 Trashed: 1 | Page: 791367 Trashed: 1 | Page: 791392 Trashed: 1 | Page: 791434 Trashed: 1 | Page: 791441 Trashed: 1 | Page: 791451 Trashed: 1 | Page: 791462 Trashed: 1 | Page: 791469 Trashed: 1 | Page: 791485 Trashed: 1 | Page: 791487 Trashed: 1 | Page: 791499 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791540 Trashed: 1 | Page: 791545 Trashed: 1 | Page: 791549 Trashed: 1 | Total 262
Shader15: Page: 787514 Trashed: 1 | Page: 787613 Trashed: 1 | Page: 787633 Trashed: 1 | Page: 787757 Trashed: 1 | Page: 787768 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787852 Trashed: 1 | Page: 787903 Trashed: 1 | Page: 787919 Trashed: 1 | Page: 787942 Trashed: 1 | Page: 787954 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 787979 Trashed: 1 | Page: 787981 Trashed: 1 | Page: 787990 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788006 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788032 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788055 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788065 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788254 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788370 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788461 Trashed: 1 | Page: 788493 Trashed: 2 | Page: 788501 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788536 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788566 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788586 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788609 Trashed: 2 | Page: 788612 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788655 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788697 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788737 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788770 Trashed: 1 | Page: 788772 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788873 Trashed: 1 | Page: 788912 Trashed: 1 | Page: 788914 Trashed: 1 | Page: 788931 Trashed: 1 | Page: 788944 Trashed: 1 | Page: 788947 Trashed: 1 | Page: 788966 Trashed: 1 | Page: 789015 Trashed: 1 | Page: 789019 Trashed: 1 | Page: 789047 Trashed: 1 | Page: 789056 Trashed: 1 | Page: 789069 Trashed: 1 | Page: 789131 Trashed: 2 | Page: 789144 Trashed: 1 | Page: 789145 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789219 Trashed: 1 | Page: 789224 Trashed: 1 | Page: 789248 Trashed: 2 | Page: 789260 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789266 Trashed: 1 | Page: 789270 Trashed: 1 | Page: 789292 Trashed: 1 | Page: 789297 Trashed: 1 | Page: 789310 Trashed: 1 | Page: 789335 Trashed: 1 | Page: 789341 Trashed: 1 | Page: 789358 Trashed: 1 | Page: 789390 Trashed: 1 | Page: 789391 Trashed: 1 | Page: 789411 Trashed: 1 | Page: 789426 Trashed: 1 | Page: 789430 Trashed: 1 | Page: 789442 Trashed: 1 | Page: 789445 Trashed: 1 | Page: 789447 Trashed: 2 | Page: 789474 Trashed: 1 | Page: 789562 Trashed: 1 | Page: 789661 Trashed: 1 | Page: 789681 Trashed: 1 | Page: 789805 Trashed: 1 | Page: 789816 Trashed: 1 | Page: 789881 Trashed: 1 | Page: 789900 Trashed: 1 | Page: 789951 Trashed: 1 | Page: 789967 Trashed: 1 | Page: 789990 Trashed: 1 | Page: 790002 Trashed: 1 | Page: 790021 Trashed: 1 | Page: 790027 Trashed: 1 | Page: 790029 Trashed: 1 | Page: 790038 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790054 Trashed: 1 | Page: 790061 Trashed: 1 | Page: 790080 Trashed: 1 | Page: 790083 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790103 Trashed: 1 | Page: 790105 Trashed: 1 | Page: 790113 Trashed: 1 | Page: 790123 Trashed: 1 | Page: 790127 Trashed: 1 | Page: 790139 Trashed: 1 | Page: 790140 Trashed: 1 | Page: 790153 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790173 Trashed: 1 | Page: 790180 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790194 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790231 Trashed: 1 | Page: 790240 Trashed: 1 | Page: 790252 Trashed: 1 | Page: 790270 Trashed: 1 | Page: 790290 Trashed: 1 | Page: 790302 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790327 Trashed: 1 | Page: 790331 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790346 Trashed: 1 | Page: 790366 Trashed: 1 | Page: 790384 Trashed: 1 | Page: 790409 Trashed: 1 | Page: 790418 Trashed: 1 | Page: 790419 Trashed: 1 | Page: 790425 Trashed: 1 | Page: 790444 Trashed: 1 | Page: 790445 Trashed: 1 | Page: 790470 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790509 Trashed: 1 | Page: 790541 Trashed: 2 | Page: 790549 Trashed: 1 | Page: 790550 Trashed: 1 | Page: 790560 Trashed: 1 | Page: 790570 Trashed: 1 | Page: 790571 Trashed: 1 | Page: 790581 Trashed: 1 | Page: 790584 Trashed: 1 | Page: 790601 Trashed: 1 | Page: 790611 Trashed: 1 | Page: 790612 Trashed: 1 | Page: 790614 Trashed: 1 | Page: 790617 Trashed: 1 | Page: 790634 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790657 Trashed: 2 | Page: 790660 Trashed: 1 | Page: 790671 Trashed: 1 | Page: 790703 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790711 Trashed: 1 | Page: 790726 Trashed: 1 | Page: 790745 Trashed: 1 | Page: 790746 Trashed: 1 | Page: 790755 Trashed: 1 | Page: 790758 Trashed: 1 | Page: 790780 Trashed: 1 | Page: 790782 Trashed: 1 | Page: 790785 Trashed: 1 | Page: 790811 Trashed: 1 | Page: 790818 Trashed: 1 | Page: 790820 Trashed: 1 | Page: 790838 Trashed: 1 | Page: 790842 Trashed: 1 | Page: 790890 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790921 Trashed: 1 | Page: 790960 Trashed: 1 | Page: 790962 Trashed: 1 | Page: 790979 Trashed: 1 | Page: 790992 Trashed: 1 | Page: 790995 Trashed: 1 | Page: 791014 Trashed: 1 | Page: 791063 Trashed: 1 | Page: 791067 Trashed: 1 | Page: 791095 Trashed: 1 | Page: 791104 Trashed: 1 | Page: 791117 Trashed: 1 | Page: 791179 Trashed: 2 | Page: 791192 Trashed: 1 | Page: 791193 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791267 Trashed: 1 | Page: 791272 Trashed: 1 | Page: 791296 Trashed: 2 | Page: 791308 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791314 Trashed: 1 | Page: 791318 Trashed: 1 | Page: 791340 Trashed: 1 | Page: 791345 Trashed: 1 | Page: 791358 Trashed: 1 | Page: 791383 Trashed: 1 | Page: 791389 Trashed: 1 | Page: 791406 Trashed: 1 | Page: 791438 Trashed: 1 | Page: 791439 Trashed: 1 | Page: 791459 Trashed: 1 | Page: 791474 Trashed: 1 | Page: 791478 Trashed: 1 | Page: 791490 Trashed: 1 | Page: 791493 Trashed: 1 | Page: 791495 Trashed: 2 | Page: 791522 Trashed: 1 | Total 274
Shader16: Page: 787460 Trashed: 1 | Page: 787503 Trashed: 1 | Page: 787528 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787570 Trashed: 1 | Page: 787637 Trashed: 1 | Page: 787659 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 787687 Trashed: 1 | Page: 787706 Trashed: 1 | Page: 787819 Trashed: 1 | Page: 787822 Trashed: 2 | Page: 787831 Trashed: 1 | Page: 787868 Trashed: 1 | Page: 787871 Trashed: 1 | Page: 787944 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788104 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788153 Trashed: 2 | Page: 788182 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788193 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788316 Trashed: 1 | Page: 788346 Trashed: 1 | Page: 788358 Trashed: 2 | Page: 788373 Trashed: 1 | Page: 788397 Trashed: 2 | Page: 788400 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788445 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788464 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788488 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788620 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788650 Trashed: 1 | Page: 788670 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788690 Trashed: 1 | Page: 788703 Trashed: 2 | Page: 788734 Trashed: 1 | Page: 788737 Trashed: 1 | Page: 788743 Trashed: 1 | Page: 788748 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788768 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788874 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788919 Trashed: 2 | Page: 788929 Trashed: 1 | Page: 788943 Trashed: 2 | Page: 788944 Trashed: 1 | Page: 788998 Trashed: 1 | Page: 789006 Trashed: 1 | Page: 789033 Trashed: 2 | Page: 789043 Trashed: 1 | Page: 789096 Trashed: 1 | Page: 789118 Trashed: 1 | Page: 789122 Trashed: 1 | Page: 789130 Trashed: 1 | Page: 789140 Trashed: 1 | Page: 789145 Trashed: 1 | Page: 789162 Trashed: 1 | Page: 789166 Trashed: 1 | Page: 789179 Trashed: 1 | Page: 789180 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789197 Trashed: 2 | Page: 789218 Trashed: 1 | Page: 789220 Trashed: 1 | Page: 789236 Trashed: 1 | Page: 789245 Trashed: 1 | Page: 789252 Trashed: 2 | Page: 789281 Trashed: 2 | Page: 789293 Trashed: 2 | Page: 789297 Trashed: 1 | Page: 789300 Trashed: 1 | Page: 789326 Trashed: 1 | Page: 789358 Trashed: 1 | Page: 789364 Trashed: 1 | Page: 789378 Trashed: 1 | Page: 789391 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789451 Trashed: 1 | Page: 789465 Trashed: 1 | Page: 789490 Trashed: 1 | Page: 789503 Trashed: 1 | Page: 789508 Trashed: 1 | Page: 789551 Trashed: 1 | Page: 789576 Trashed: 1 | Page: 789598 Trashed: 1 | Page: 789607 Trashed: 1 | Page: 789618 Trashed: 1 | Page: 789685 Trashed: 1 | Page: 789707 Trashed: 1 | Page: 789715 Trashed: 1 | Page: 789735 Trashed: 1 | Page: 789754 Trashed: 1 | Page: 789867 Trashed: 1 | Page: 789870 Trashed: 2 | Page: 789879 Trashed: 1 | Page: 789916 Trashed: 1 | Page: 789919 Trashed: 1 | Page: 789992 Trashed: 1 | Page: 790025 Trashed: 1 | Page: 790030 Trashed: 1 | Page: 790041 Trashed: 1 | Page: 790138 Trashed: 1 | Page: 790152 Trashed: 1 | Page: 790188 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790201 Trashed: 2 | Page: 790230 Trashed: 1 | Page: 790231 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790240 Trashed: 1 | Page: 790241 Trashed: 1 | Page: 790283 Trashed: 1 | Page: 790316 Trashed: 1 | Page: 790317 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790357 Trashed: 1 | Page: 790364 Trashed: 1 | Page: 790394 Trashed: 1 | Page: 790406 Trashed: 2 | Page: 790421 Trashed: 1 | Page: 790445 Trashed: 2 | Page: 790448 Trashed: 1 | Page: 790459 Trashed: 1 | Page: 790460 Trashed: 1 | Page: 790493 Trashed: 1 | Page: 790495 Trashed: 1 | Page: 790512 Trashed: 1 | Page: 790513 Trashed: 1 | Page: 790527 Trashed: 1 | Page: 790530 Trashed: 1 | Page: 790536 Trashed: 1 | Page: 790539 Trashed: 1 | Page: 790540 Trashed: 1 | Page: 790571 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790608 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790668 Trashed: 1 | Page: 790675 Trashed: 1 | Page: 790683 Trashed: 1 | Page: 790689 Trashed: 1 | Page: 790698 Trashed: 1 | Page: 790718 Trashed: 1 | Page: 790724 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790738 Trashed: 1 | Page: 790751 Trashed: 2 | Page: 790782 Trashed: 1 | Page: 790785 Trashed: 1 | Page: 790791 Trashed: 1 | Page: 790796 Trashed: 1 | Page: 790803 Trashed: 1 | Page: 790816 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790842 Trashed: 1 | Page: 790848 Trashed: 1 | Page: 790886 Trashed: 1 | Page: 790887 Trashed: 1 | Page: 790897 Trashed: 1 | Page: 790908 Trashed: 1 | Page: 790910 Trashed: 1 | Page: 790922 Trashed: 1 | Page: 790925 Trashed: 1 | Page: 790967 Trashed: 2 | Page: 790977 Trashed: 1 | Page: 790991 Trashed: 2 | Page: 790992 Trashed: 1 | Page: 791046 Trashed: 1 | Page: 791054 Trashed: 1 | Page: 791081 Trashed: 2 | Page: 791091 Trashed: 1 | Page: 791144 Trashed: 1 | Page: 791166 Trashed: 1 | Page: 791170 Trashed: 1 | Page: 791178 Trashed: 1 | Page: 791188 Trashed: 1 | Page: 791193 Trashed: 1 | Page: 791210 Trashed: 1 | Page: 791214 Trashed: 1 | Page: 791227 Trashed: 1 | Page: 791228 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791245 Trashed: 2 | Page: 791266 Trashed: 1 | Page: 791268 Trashed: 1 | Page: 791284 Trashed: 1 | Page: 791293 Trashed: 1 | Page: 791300 Trashed: 2 | Page: 791329 Trashed: 2 | Page: 791341 Trashed: 2 | Page: 791345 Trashed: 1 | Page: 791348 Trashed: 1 | Page: 791374 Trashed: 1 | Page: 791406 Trashed: 1 | Page: 791412 Trashed: 1 | Page: 791426 Trashed: 1 | Page: 791439 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791499 Trashed: 1 | Page: 791513 Trashed: 1 | Page: 791538 Trashed: 1 | Page: 791551 Trashed: 1 | Total 272
Shader17: Page: 787485 Trashed: 1 | Page: 787491 Trashed: 1 | Page: 787560 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787723 Trashed: 1 | Page: 787772 Trashed: 1 | Page: 787853 Trashed: 2 | Page: 787861 Trashed: 1 | Page: 787872 Trashed: 1 | Page: 787918 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 787984 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788059 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788176 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788225 Trashed: 2 | Page: 788232 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788306 Trashed: 2 | Page: 788311 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788419 Trashed: 2 | Page: 788421 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788437 Trashed: 1 | Page: 788446 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788499 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788586 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788651 Trashed: 2 | Page: 788691 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788737 Trashed: 1 | Page: 788740 Trashed: 1 | Page: 788807 Trashed: 2 | Page: 788819 Trashed: 1 | Page: 788822 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788882 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788911 Trashed: 1 | Page: 788936 Trashed: 1 | Page: 788947 Trashed: 1 | Page: 788983 Trashed: 1 | Page: 789002 Trashed: 1 | Page: 789019 Trashed: 1 | Page: 789024 Trashed: 1 | Page: 789071 Trashed: 1 | Page: 789076 Trashed: 1 | Page: 789080 Trashed: 1 | Page: 789107 Trashed: 1 | Page: 789120 Trashed: 1 | Page: 789137 Trashed: 1 | Page: 789145 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789156 Trashed: 1 | Page: 789167 Trashed: 1 | Page: 789198 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789204 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789219 Trashed: 1 | Page: 789229 Trashed: 1 | Page: 789234 Trashed: 1 | Page: 789237 Trashed: 1 | Page: 789260 Trashed: 1 | Page: 789269 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789300 Trashed: 1 | Page: 789303 Trashed: 1 | Page: 789307 Trashed: 2 | Page: 789314 Trashed: 1 | Page: 789323 Trashed: 1 | Page: 789394 Trashed: 1 | Page: 789443 Trashed: 1 | Page: 789458 Trashed: 1 | Page: 789471 Trashed: 1 | Page: 789472 Trashed: 3 | Page: 789478 Trashed: 1 | Page: 789533 Trashed: 1 | Page: 789539 Trashed: 1 | Page: 789608 Trashed: 1 | Page: 789725 Trashed: 1 | Page: 789771 Trashed: 1 | Page: 789820 Trashed: 1 | Page: 789901 Trashed: 2 | Page: 789909 Trashed: 1 | Page: 789920 Trashed: 1 | Page: 789966 Trashed: 1 | Page: 789977 Trashed: 1 | Page: 790022 Trashed: 1 | Page: 790032 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790057 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790083 Trashed: 1 | Page: 790107 Trashed: 1 | Page: 790114 Trashed: 1 | Page: 790139 Trashed: 1 | Page: 790141 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790162 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790224 Trashed: 1 | Page: 790236 Trashed: 1 | Page: 790254 Trashed: 1 | Page: 790273 Trashed: 2 | Page: 790280 Trashed: 1 | Page: 790327 Trashed: 1 | Page: 790336 Trashed: 1 | Page: 790351 Trashed: 1 | Page: 790354 Trashed: 2 | Page: 790359 Trashed: 1 | Page: 790374 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790445 Trashed: 1 | Page: 790467 Trashed: 2 | Page: 790469 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790485 Trashed: 1 | Page: 790494 Trashed: 1 | Page: 790501 Trashed: 1 | Page: 790507 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790522 Trashed: 1 | Page: 790547 Trashed: 1 | Page: 790551 Trashed: 1 | Page: 790552 Trashed: 1 | Page: 790570 Trashed: 1 | Page: 790583 Trashed: 1 | Page: 790605 Trashed: 1 | Page: 790634 Trashed: 1 | Page: 790638 Trashed: 1 | Page: 790671 Trashed: 1 | Page: 790673 Trashed: 1 | Page: 790679 Trashed: 1 | Page: 790681 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790691 Trashed: 1 | Page: 790696 Trashed: 1 | Page: 790699 Trashed: 2 | Page: 790739 Trashed: 1 | Page: 790766 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790783 Trashed: 1 | Page: 790785 Trashed: 1 | Page: 790788 Trashed: 1 | Page: 790855 Trashed: 2 | Page: 790867 Trashed: 1 | Page: 790870 Trashed: 1 | Page: 790890 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790925 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790930 Trashed: 1 | Page: 790950 Trashed: 1 | Page: 790958 Trashed: 1 | Page: 790959 Trashed: 1 | Page: 790984 Trashed: 1 | Page: 790995 Trashed: 1 | Page: 791031 Trashed: 1 | Page: 791050 Trashed: 1 | Page: 791067 Trashed: 1 | Page: 791072 Trashed: 1 | Page: 791119 Trashed: 1 | Page: 791124 Trashed: 1 | Page: 791128 Trashed: 1 | Page: 791155 Trashed: 1 | Page: 791168 Trashed: 1 | Page: 791185 Trashed: 1 | Page: 791193 Trashed: 1 | Page: 791194 Trashed: 1 | Page: 791204 Trashed: 1 | Page: 791215 Trashed: 1 | Page: 791246 Trashed: 1 | Page: 791251 Trashed: 1 | Page: 791252 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791267 Trashed: 1 | Page: 791277 Trashed: 1 | Page: 791282 Trashed: 1 | Page: 791285 Trashed: 1 | Page: 791308 Trashed: 1 | Page: 791317 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791348 Trashed: 1 | Page: 791351 Trashed: 1 | Page: 791355 Trashed: 2 | Page: 791362 Trashed: 1 | Page: 791371 Trashed: 1 | Page: 791442 Trashed: 1 | Page: 791491 Trashed: 1 | Page: 791506 Trashed: 1 | Page: 791519 Trashed: 1 | Page: 791520 Trashed: 3 | Page: 791526 Trashed: 1 | Total 256
Shader18: Page: 787519 Trashed: 1 | Page: 787543 Trashed: 1 | Page: 787568 Trashed: 1 | Page: 787618 Trashed: 1 | Page: 787638 Trashed: 1 | Page: 787736 Trashed: 1 | Page: 787763 Trashed: 1 | Page: 787777 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787835 Trashed: 1 | Page: 787911 Trashed: 1 | Page: 787925 Trashed: 1 | Page: 787930 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 787971 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788064 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788083 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788128 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788232 Trashed: 1 | Page: 788243 Trashed: 2 | Page: 788266 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788294 Trashed: 2 | Page: 788304 Trashed: 1 | Page: 788329 Trashed: 2 | Page: 788341 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788421 Trashed: 2 | Page: 788432 Trashed: 1 | Page: 788436 Trashed: 2 | Page: 788440 Trashed: 2 | Page: 788523 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788554 Trashed: 1 | Page: 788562 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788660 Trashed: 1 | Page: 788669 Trashed: 2 | Page: 788676 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788815 Trashed: 1 | Page: 788830 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788843 Trashed: 2 | Page: 788861 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788872 Trashed: 1 | Page: 788887 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788926 Trashed: 1 | Page: 788977 Trashed: 1 | Page: 789011 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789040 Trashed: 1 | Page: 789055 Trashed: 1 | Page: 789062 Trashed: 1 | Page: 789066 Trashed: 1 | Page: 789081 Trashed: 1 | Page: 789084 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789116 Trashed: 1 | Page: 789128 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789151 Trashed: 2 | Page: 789182 Trashed: 1 | Page: 789184 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789208 Trashed: 1 | Page: 789209 Trashed: 1 | Page: 789234 Trashed: 2 | Page: 789236 Trashed: 1 | Page: 789248 Trashed: 1 | Page: 789251 Trashed: 2 | Page: 789259 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789325 Trashed: 1 | Page: 789340 Trashed: 1 | Page: 789346 Trashed: 1 | Page: 789358 Trashed: 1 | Page: 789359 Trashed: 1 | Page: 789361 Trashed: 1 | Page: 789365 Trashed: 1 | Page: 789416 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 789480 Trashed: 1 | Page: 789481 Trashed: 1 | Page: 789488 Trashed: 1 | Page: 789489 Trashed: 1 | Page: 789496 Trashed: 1 | Page: 789501 Trashed: 1 | Page: 789567 Trashed: 1 | Page: 789591 Trashed: 1 | Page: 789616 Trashed: 1 | Page: 789666 Trashed: 1 | Page: 789686 Trashed: 1 | Page: 789784 Trashed: 1 | Page: 789811 Trashed: 1 | Page: 789825 Trashed: 1 | Page: 789849 Trashed: 1 | Page: 789854 Trashed: 1 | Page: 789866 Trashed: 1 | Page: 789883 Trashed: 1 | Page: 789959 Trashed: 1 | Page: 789973 Trashed: 1 | Page: 789978 Trashed: 1 | Page: 789994 Trashed: 1 | Page: 790019 Trashed: 1 | Page: 790028 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790112 Trashed: 1 | Page: 790114 Trashed: 1 | Page: 790131 Trashed: 1 | Page: 790140 Trashed: 1 | Page: 790176 Trashed: 1 | Page: 790210 Trashed: 1 | Page: 790211 Trashed: 1 | Page: 790213 Trashed: 1 | Page: 790217 Trashed: 1 | Page: 790280 Trashed: 1 | Page: 790291 Trashed: 2 | Page: 790314 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790342 Trashed: 2 | Page: 790352 Trashed: 1 | Page: 790377 Trashed: 2 | Page: 790389 Trashed: 1 | Page: 790403 Trashed: 1 | Page: 790425 Trashed: 1 | Page: 790442 Trashed: 1 | Page: 790444 Trashed: 1 | Page: 790450 Trashed: 1 | Page: 790469 Trashed: 2 | Page: 790480 Trashed: 1 | Page: 790484 Trashed: 2 | Page: 790488 Trashed: 2 | Page: 790571 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790577 Trashed: 1 | Page: 790582 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790602 Trashed: 1 | Page: 790610 Trashed: 1 | Page: 790632 Trashed: 1 | Page: 790645 Trashed: 1 | Page: 790690 Trashed: 1 | Page: 790695 Trashed: 1 | Page: 790706 Trashed: 1 | Page: 790708 Trashed: 1 | Page: 790717 Trashed: 2 | Page: 790724 Trashed: 1 | Page: 790726 Trashed: 1 | Page: 790761 Trashed: 1 | Page: 790779 Trashed: 1 | Page: 790824 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790863 Trashed: 1 | Page: 790878 Trashed: 1 | Page: 790888 Trashed: 1 | Page: 790891 Trashed: 2 | Page: 790909 Trashed: 1 | Page: 790910 Trashed: 1 | Page: 790920 Trashed: 1 | Page: 790935 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790974 Trashed: 1 | Page: 791025 Trashed: 1 | Page: 791059 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791088 Trashed: 1 | Page: 791103 Trashed: 1 | Page: 791110 Trashed: 1 | Page: 791114 Trashed: 1 | Page: 791129 Trashed: 1 | Page: 791132 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791164 Trashed: 1 | Page: 791176 Trashed: 1 | Page: 791194 Trashed: 1 | Page: 791199 Trashed: 2 | Page: 791230 Trashed: 1 | Page: 791232 Trashed: 1 | Page: 791251 Trashed: 1 | Page: 791256 Trashed: 1 | Page: 791257 Trashed: 1 | Page: 791282 Trashed: 2 | Page: 791284 Trashed: 1 | Page: 791296 Trashed: 1 | Page: 791299 Trashed: 2 | Page: 791307 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791373 Trashed: 1 | Page: 791388 Trashed: 1 | Page: 791394 Trashed: 1 | Page: 791406 Trashed: 1 | Page: 791407 Trashed: 1 | Page: 791409 Trashed: 1 | Page: 791413 Trashed: 1 | Page: 791464 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791528 Trashed: 1 | Page: 791529 Trashed: 1 | Page: 791536 Trashed: 1 | Page: 791537 Trashed: 1 | Page: 791544 Trashed: 1 | Page: 791549 Trashed: 1 | Total 256
Shader19: Page: 787512 Trashed: 1 | Page: 787517 Trashed: 2 | Page: 787576 Trashed: 1 | Page: 787619 Trashed: 1 | Page: 787637 Trashed: 1 | Page: 787694 Trashed: 1 | Page: 787696 Trashed: 1 | Page: 787705 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787766 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787873 Trashed: 1 | Page: 787915 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787956 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788020 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788056 Trashed: 2 | Page: 788112 Trashed: 2 | Page: 788113 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788155 Trashed: 2 | Page: 788159 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788176 Trashed: 2 | Page: 788181 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788185 Trashed: 2 | Page: 788264 Trashed: 2 | Page: 788274 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788308 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788431 Trashed: 1 | Page: 788446 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788464 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788545 Trashed: 1 | Page: 788547 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788611 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788740 Trashed: 1 | Page: 788741 Trashed: 1 | Page: 788749 Trashed: 1 | Page: 788776 Trashed: 2 | Page: 788788 Trashed: 1 | Page: 788803 Trashed: 1 | Page: 788808 Trashed: 1 | Page: 788822 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788869 Trashed: 1 | Page: 788877 Trashed: 2 | Page: 788896 Trashed: 1 | Page: 788941 Trashed: 1 | Page: 788943 Trashed: 2 | Page: 788967 Trashed: 1 | Page: 788968 Trashed: 1 | Page: 788973 Trashed: 1 | Page: 788974 Trashed: 1 | Page: 788983 Trashed: 1 | Page: 789012 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789027 Trashed: 1 | Page: 789061 Trashed: 2 | Page: 789083 Trashed: 1 | Page: 789084 Trashed: 2 | Page: 789097 Trashed: 1 | Page: 789100 Trashed: 2 | Page: 789117 Trashed: 1 | Page: 789123 Trashed: 1 | Page: 789131 Trashed: 1 | Page: 789163 Trashed: 1 | Page: 789179 Trashed: 2 | Page: 789216 Trashed: 1 | Page: 789221 Trashed: 1 | Page: 789224 Trashed: 1 | Page: 789260 Trashed: 2 | Page: 789270 Trashed: 1 | Page: 789297 Trashed: 1 | Page: 789299 Trashed: 2 | Page: 789302 Trashed: 2 | Page: 789310 Trashed: 1 | Page: 789324 Trashed: 1 | Page: 789371 Trashed: 1 | Page: 789374 Trashed: 2 | Page: 789377 Trashed: 1 | Page: 789382 Trashed: 2 | Page: 789386 Trashed: 1 | Page: 789387 Trashed: 1 | Page: 789398 Trashed: 1 | Page: 789402 Trashed: 1 | Page: 789404 Trashed: 1 | Page: 789410 Trashed: 1 | Page: 789430 Trashed: 1 | Page: 789560 Trashed: 1 | Page: 789565 Trashed: 2 | Page: 789624 Trashed: 1 | Page: 789667 Trashed: 1 | Page: 789685 Trashed: 1 | Page: 789742 Trashed: 1 | Page: 789744 Trashed: 1 | Page: 789753 Trashed: 1 | Page: 789773 Trashed: 1 | Page: 789807 Trashed: 1 | Page: 789814 Trashed: 1 | Page: 789917 Trashed: 1 | Page: 789921 Trashed: 1 | Page: 789963 Trashed: 1 | Page: 789983 Trashed: 1 | Page: 790004 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790068 Trashed: 1 | Page: 790084 Trashed: 1 | Page: 790104 Trashed: 2 | Page: 790160 Trashed: 2 | Page: 790161 Trashed: 1 | Page: 790165 Trashed: 1 | Page: 790167 Trashed: 1 | Page: 790180 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790203 Trashed: 2 | Page: 790207 Trashed: 1 | Page: 790217 Trashed: 1 | Page: 790222 Trashed: 1 | Page: 790224 Trashed: 2 | Page: 790229 Trashed: 1 | Page: 790232 Trashed: 1 | Page: 790233 Trashed: 2 | Page: 790312 Trashed: 2 | Page: 790322 Trashed: 1 | Page: 790334 Trashed: 1 | Page: 790356 Trashed: 1 | Page: 790384 Trashed: 1 | Page: 790386 Trashed: 1 | Page: 790388 Trashed: 1 | Page: 790410 Trashed: 1 | Page: 790413 Trashed: 1 | Page: 790414 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790463 Trashed: 1 | Page: 790479 Trashed: 1 | Page: 790494 Trashed: 1 | Page: 790495 Trashed: 1 | Page: 790512 Trashed: 1 | Page: 790515 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790539 Trashed: 1 | Page: 790593 Trashed: 1 | Page: 790595 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790632 Trashed: 1 | Page: 790659 Trashed: 1 | Page: 790780 Trashed: 1 | Page: 790788 Trashed: 1 | Page: 790789 Trashed: 1 | Page: 790797 Trashed: 1 | Page: 790824 Trashed: 2 | Page: 790836 Trashed: 1 | Page: 790851 Trashed: 1 | Page: 790856 Trashed: 1 | Page: 790870 Trashed: 1 | Page: 790882 Trashed: 1 | Page: 790905 Trashed: 1 | Page: 790917 Trashed: 1 | Page: 790925 Trashed: 2 | Page: 790944 Trashed: 1 | Page: 790989 Trashed: 1 | Page: 790991 Trashed: 2 | Page: 791015 Trashed: 1 | Page: 791016 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791022 Trashed: 1 | Page: 791031 Trashed: 1 | Page: 791060 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791075 Trashed: 1 | Page: 791109 Trashed: 2 | Page: 791131 Trashed: 1 | Page: 791132 Trashed: 2 | Page: 791145 Trashed: 1 | Page: 791148 Trashed: 2 | Page: 791165 Trashed: 1 | Page: 791171 Trashed: 1 | Page: 791179 Trashed: 1 | Page: 791211 Trashed: 1 | Page: 791227 Trashed: 2 | Page: 791264 Trashed: 1 | Page: 791269 Trashed: 1 | Page: 791272 Trashed: 1 | Page: 791308 Trashed: 2 | Page: 791318 Trashed: 1 | Page: 791345 Trashed: 1 | Page: 791347 Trashed: 2 | Page: 791350 Trashed: 2 | Page: 791358 Trashed: 1 | Page: 791372 Trashed: 1 | Page: 791419 Trashed: 1 | Page: 791422 Trashed: 2 | Page: 791425 Trashed: 1 | Page: 791430 Trashed: 2 | Page: 791434 Trashed: 1 | Page: 791435 Trashed: 1 | Page: 791446 Trashed: 1 | Page: 791450 Trashed: 1 | Page: 791452 Trashed: 1 | Page: 791458 Trashed: 1 | Page: 791478 Trashed: 1 | Total 268
Shader20: Page: 787501 Trashed: 1 | Page: 787548 Trashed: 1 | Page: 787561 Trashed: 1 | Page: 787563 Trashed: 1 | Page: 787568 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 788001 Trashed: 2 | Page: 788007 Trashed: 1 | Page: 788009 Trashed: 2 | Page: 788017 Trashed: 1 | Page: 788044 Trashed: 1 | Page: 788059 Trashed: 1 | Page: 788067 Trashed: 1 | Page: 788069 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788101 Trashed: 1 | Page: 788107 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788205 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788230 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788379 Trashed: 1 | Page: 788383 Trashed: 2 | Page: 788405 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788428 Trashed: 1 | Page: 788455 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788517 Trashed: 1 | Page: 788535 Trashed: 2 | Page: 788572 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788621 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788653 Trashed: 2 | Page: 788657 Trashed: 2 | Page: 788663 Trashed: 1 | Page: 788670 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788697 Trashed: 2 | Page: 788751 Trashed: 1 | Page: 788780 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788804 Trashed: 2 | Page: 788811 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788843 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788879 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788932 Trashed: 1 | Page: 788933 Trashed: 1 | Page: 788937 Trashed: 1 | Page: 788950 Trashed: 2 | Page: 788973 Trashed: 2 | Page: 788994 Trashed: 2 | Page: 789008 Trashed: 1 | Page: 789027 Trashed: 1 | Page: 789038 Trashed: 1 | Page: 789046 Trashed: 1 | Page: 789062 Trashed: 1 | Page: 789067 Trashed: 1 | Page: 789073 Trashed: 1 | Page: 789080 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789091 Trashed: 1 | Page: 789094 Trashed: 1 | Page: 789131 Trashed: 1 | Page: 789141 Trashed: 1 | Page: 789142 Trashed: 1 | Page: 789147 Trashed: 1 | Page: 789158 Trashed: 1 | Page: 789159 Trashed: 1 | Page: 789167 Trashed: 1 | Page: 789177 Trashed: 1 | Page: 789199 Trashed: 1 | Page: 789210 Trashed: 1 | Page: 789213 Trashed: 1 | Page: 789225 Trashed: 1 | Page: 789228 Trashed: 1 | Page: 789277 Trashed: 1 | Page: 789303 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789308 Trashed: 1 | Page: 789320 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789341 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789385 Trashed: 1 | Page: 789397 Trashed: 1 | Page: 789410 Trashed: 1 | Page: 789455 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789467 Trashed: 1 | Page: 789470 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789482 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789489 Trashed: 1 | Page: 789549 Trashed: 1 | Page: 789596 Trashed: 1 | Page: 789609 Trashed: 1 | Page: 789611 Trashed: 1 | Page: 789616 Trashed: 1 | Page: 789632 Trashed: 1 | Page: 789656 Trashed: 1 | Page: 789680 Trashed: 1 | Page: 789713 Trashed: 1 | Page: 789849 Trashed: 1 | Page: 789914 Trashed: 1 | Page: 789940 Trashed: 1 | Page: 790022 Trashed: 1 | Page: 790049 Trashed: 2 | Page: 790055 Trashed: 1 | Page: 790057 Trashed: 2 | Page: 790065 Trashed: 1 | Page: 790092 Trashed: 1 | Page: 790107 Trashed: 1 | Page: 790115 Trashed: 1 | Page: 790117 Trashed: 1 | Page: 790122 Trashed: 1 | Page: 790127 Trashed: 1 | Page: 790149 Trashed: 1 | Page: 790155 Trashed: 1 | Page: 790165 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790253 Trashed: 1 | Page: 790255 Trashed: 1 | Page: 790275 Trashed: 1 | Page: 790277 Trashed: 1 | Page: 790278 Trashed: 1 | Page: 790288 Trashed: 1 | Page: 790301 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790329 Trashed: 1 | Page: 790363 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790393 Trashed: 1 | Page: 790401 Trashed: 1 | Page: 790427 Trashed: 1 | Page: 790431 Trashed: 2 | Page: 790453 Trashed: 1 | Page: 790473 Trashed: 1 | Page: 790474 Trashed: 1 | Page: 790476 Trashed: 1 | Page: 790503 Trashed: 1 | Page: 790524 Trashed: 1 | Page: 790548 Trashed: 1 | Page: 790565 Trashed: 1 | Page: 790583 Trashed: 2 | Page: 790620 Trashed: 1 | Page: 790663 Trashed: 1 | Page: 790669 Trashed: 1 | Page: 790691 Trashed: 1 | Page: 790701 Trashed: 2 | Page: 790705 Trashed: 2 | Page: 790711 Trashed: 1 | Page: 790718 Trashed: 1 | Page: 790732 Trashed: 1 | Page: 790735 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790745 Trashed: 2 | Page: 790799 Trashed: 1 | Page: 790828 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790849 Trashed: 1 | Page: 790852 Trashed: 2 | Page: 790859 Trashed: 1 | Page: 790887 Trashed: 1 | Page: 790891 Trashed: 1 | Page: 790899 Trashed: 1 | Page: 790910 Trashed: 1 | Page: 790927 Trashed: 1 | Page: 790954 Trashed: 1 | Page: 790980 Trashed: 1 | Page: 790981 Trashed: 1 | Page: 790985 Trashed: 1 | Page: 790998 Trashed: 2 | Page: 791021 Trashed: 2 | Page: 791042 Trashed: 2 | Page: 791056 Trashed: 1 | Page: 791075 Trashed: 1 | Page: 791086 Trashed: 1 | Page: 791094 Trashed: 1 | Page: 791110 Trashed: 1 | Page: 791115 Trashed: 1 | Page: 791121 Trashed: 1 | Page: 791128 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791139 Trashed: 1 | Page: 791142 Trashed: 1 | Page: 791179 Trashed: 1 | Page: 791189 Trashed: 1 | Page: 791190 Trashed: 1 | Page: 791195 Trashed: 1 | Page: 791206 Trashed: 1 | Page: 791207 Trashed: 1 | Page: 791215 Trashed: 1 | Page: 791225 Trashed: 1 | Page: 791247 Trashed: 1 | Page: 791258 Trashed: 1 | Page: 791261 Trashed: 1 | Page: 791273 Trashed: 1 | Page: 791276 Trashed: 1 | Page: 791325 Trashed: 1 | Page: 791351 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791356 Trashed: 1 | Page: 791368 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791389 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791433 Trashed: 1 | Page: 791445 Trashed: 1 | Page: 791458 Trashed: 1 | Page: 791503 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791515 Trashed: 1 | Page: 791518 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791530 Trashed: 1 | Page: 791533 Trashed: 1 | Page: 791537 Trashed: 1 | Total 272
Shader21: Page: 787593 Trashed: 1 | Page: 787616 Trashed: 1 | Page: 787631 Trashed: 1 | Page: 787694 Trashed: 1 | Page: 787710 Trashed: 1 | Page: 787760 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787885 Trashed: 1 | Page: 787903 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 787925 Trashed: 1 | Page: 787932 Trashed: 1 | Page: 787933 Trashed: 1 | Page: 787948 Trashed: 1 | Page: 787952 Trashed: 1 | Page: 787972 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787984 Trashed: 1 | Page: 787990 Trashed: 1 | Page: 787991 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788161 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788272 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788412 Trashed: 2 | Page: 788429 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788469 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788566 Trashed: 1 | Page: 788610 Trashed: 2 | Page: 788634 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788653 Trashed: 1 | Page: 788660 Trashed: 1 | Page: 788670 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788752 Trashed: 2 | Page: 788755 Trashed: 1 | Page: 788774 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788805 Trashed: 1 | Page: 788826 Trashed: 1 | Page: 788828 Trashed: 1 | Page: 788833 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788893 Trashed: 1 | Page: 788895 Trashed: 3 | Page: 788897 Trashed: 1 | Page: 788913 Trashed: 1 | Page: 788961 Trashed: 1 | Page: 788963 Trashed: 1 | Page: 788971 Trashed: 2 | Page: 788972 Trashed: 1 | Page: 788975 Trashed: 1 | Page: 788983 Trashed: 1 | Page: 789019 Trashed: 1 | Page: 789059 Trashed: 1 | Page: 789076 Trashed: 1 | Page: 789088 Trashed: 1 | Page: 789092 Trashed: 1 | Page: 789101 Trashed: 1 | Page: 789106 Trashed: 1 | Page: 789137 Trashed: 2 | Page: 789146 Trashed: 1 | Page: 789164 Trashed: 1 | Page: 789168 Trashed: 1 | Page: 789171 Trashed: 1 | Page: 789211 Trashed: 1 | Page: 789218 Trashed: 1 | Page: 789222 Trashed: 2 | Page: 789267 Trashed: 2 | Page: 789279 Trashed: 1 | Page: 789285 Trashed: 1 | Page: 789286 Trashed: 1 | Page: 789297 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789355 Trashed: 1 | Page: 789365 Trashed: 1 | Page: 789395 Trashed: 1 | Page: 789404 Trashed: 1 | Page: 789432 Trashed: 1 | Page: 789433 Trashed: 1 | Page: 789457 Trashed: 1 | Page: 789469 Trashed: 1 | Page: 789478 Trashed: 2 | Page: 789483 Trashed: 1 | Page: 789641 Trashed: 1 | Page: 789664 Trashed: 1 | Page: 789679 Trashed: 1 | Page: 789742 Trashed: 1 | Page: 789758 Trashed: 1 | Page: 789808 Trashed: 1 | Page: 789817 Trashed: 1 | Page: 789933 Trashed: 1 | Page: 789951 Trashed: 1 | Page: 789958 Trashed: 1 | Page: 789964 Trashed: 1 | Page: 789973 Trashed: 1 | Page: 789980 Trashed: 1 | Page: 789981 Trashed: 1 | Page: 789996 Trashed: 1 | Page: 790000 Trashed: 1 | Page: 790020 Trashed: 1 | Page: 790021 Trashed: 1 | Page: 790030 Trashed: 1 | Page: 790032 Trashed: 1 | Page: 790038 Trashed: 1 | Page: 790039 Trashed: 1 | Page: 790050 Trashed: 1 | Page: 790069 Trashed: 1 | Page: 790081 Trashed: 1 | Page: 790172 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790188 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790209 Trashed: 1 | Page: 790213 Trashed: 1 | Page: 790234 Trashed: 1 | Page: 790320 Trashed: 1 | Page: 790333 Trashed: 1 | Page: 790343 Trashed: 1 | Page: 790416 Trashed: 1 | Page: 790417 Trashed: 1 | Page: 790424 Trashed: 1 | Page: 790444 Trashed: 1 | Page: 790450 Trashed: 1 | Page: 790460 Trashed: 2 | Page: 790477 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790486 Trashed: 1 | Page: 790492 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790517 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790555 Trashed: 1 | Page: 790561 Trashed: 1 | Page: 790568 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790581 Trashed: 1 | Page: 790596 Trashed: 1 | Page: 790614 Trashed: 1 | Page: 790658 Trashed: 2 | Page: 790682 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790696 Trashed: 1 | Page: 790699 Trashed: 1 | Page: 790701 Trashed: 1 | Page: 790708 Trashed: 1 | Page: 790718 Trashed: 1 | Page: 790732 Trashed: 1 | Page: 790743 Trashed: 1 | Page: 790800 Trashed: 2 | Page: 790803 Trashed: 1 | Page: 790822 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790837 Trashed: 1 | Page: 790842 Trashed: 1 | Page: 790853 Trashed: 1 | Page: 790874 Trashed: 1 | Page: 790876 Trashed: 1 | Page: 790881 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790897 Trashed: 1 | Page: 790923 Trashed: 1 | Page: 790941 Trashed: 1 | Page: 790943 Trashed: 3 | Page: 790945 Trashed: 1 | Page: 790961 Trashed: 1 | Page: 791009 Trashed: 1 | Page: 791011 Trashed: 1 | Page: 791019 Trashed: 2 | Page: 791020 Trashed: 1 | Page: 791023 Trashed: 1 | Page: 791031 Trashed: 1 | Page: 791067 Trashed: 1 | Page: 791107 Trashed: 1 | Page: 791124 Trashed: 1 | Page: 791136 Trashed: 1 | Page: 791140 Trashed: 1 | Page: 791149 Trashed: 1 | Page: 791154 Trashed: 1 | Page: 791185 Trashed: 2 | Page: 791194 Trashed: 1 | Page: 791212 Trashed: 1 | Page: 791216 Trashed: 1 | Page: 791219 Trashed: 1 | Page: 791259 Trashed: 1 | Page: 791266 Trashed: 1 | Page: 791270 Trashed: 2 | Page: 791315 Trashed: 2 | Page: 791327 Trashed: 1 | Page: 791333 Trashed: 1 | Page: 791334 Trashed: 1 | Page: 791345 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791403 Trashed: 1 | Page: 791413 Trashed: 1 | Page: 791443 Trashed: 1 | Page: 791452 Trashed: 1 | Page: 791480 Trashed: 1 | Page: 791481 Trashed: 1 | Page: 791505 Trashed: 1 | Page: 791517 Trashed: 1 | Page: 791526 Trashed: 2 | Page: 791531 Trashed: 1 | Total 260
Shader22: Page: 787534 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 787565 Trashed: 1 | Page: 787592 Trashed: 1 | Page: 787603 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787768 Trashed: 2 | Page: 787844 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 787867 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787923 Trashed: 1 | Page: 787972 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788003 Trashed: 2 | Page: 788005 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788025 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788087 Trashed: 2 | Page: 788123 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788142 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788185 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788228 Trashed: 2 | Page: 788249 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788272 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788320 Trashed: 1 | Page: 788325 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788344 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788418 Trashed: 2 | Page: 788430 Trashed: 1 | Page: 788436 Trashed: 2 | Page: 788494 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788572 Trashed: 2 | Page: 788581 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788606 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788619 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788677 Trashed: 2 | Page: 788680 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788823 Trashed: 2 | Page: 788830 Trashed: 1 | Page: 788831 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788873 Trashed: 1 | Page: 788879 Trashed: 1 | Page: 788887 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788950 Trashed: 1 | Page: 788965 Trashed: 1 | Page: 788993 Trashed: 2 | Page: 789007 Trashed: 1 | Page: 789010 Trashed: 1 | Page: 789014 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789027 Trashed: 1 | Page: 789061 Trashed: 1 | Page: 789096 Trashed: 1 | Page: 789116 Trashed: 1 | Page: 789128 Trashed: 1 | Page: 789133 Trashed: 1 | Page: 789142 Trashed: 1 | Page: 789145 Trashed: 1 | Page: 789151 Trashed: 1 | Page: 789155 Trashed: 1 | Page: 789158 Trashed: 1 | Page: 789159 Trashed: 1 | Page: 789187 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789216 Trashed: 1 | Page: 789240 Trashed: 1 | Page: 789252 Trashed: 1 | Page: 789305 Trashed: 1 | Page: 789308 Trashed: 1 | Page: 789318 Trashed: 1 | Page: 789325 Trashed: 1 | Page: 789346 Trashed: 1 | Page: 789367 Trashed: 2 | Page: 789398 Trashed: 1 | Page: 789402 Trashed: 1 | Page: 789418 Trashed: 1 | Page: 789425 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789460 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789474 Trashed: 1 | Page: 789493 Trashed: 1 | Page: 789503 Trashed: 1 | Page: 789582 Trashed: 1 | Page: 789588 Trashed: 1 | Page: 789613 Trashed: 1 | Page: 789640 Trashed: 1 | Page: 789651 Trashed: 1 | Page: 789715 Trashed: 1 | Page: 789807 Trashed: 1 | Page: 789816 Trashed: 2 | Page: 789892 Trashed: 1 | Page: 789893 Trashed: 1 | Page: 789915 Trashed: 1 | Page: 789923 Trashed: 1 | Page: 789971 Trashed: 1 | Page: 790020 Trashed: 1 | Page: 790030 Trashed: 1 | Page: 790031 Trashed: 1 | Page: 790051 Trashed: 2 | Page: 790053 Trashed: 1 | Page: 790059 Trashed: 1 | Page: 790073 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790110 Trashed: 1 | Page: 790114 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790135 Trashed: 2 | Page: 790171 Trashed: 1 | Page: 790179 Trashed: 1 | Page: 790190 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790210 Trashed: 1 | Page: 790227 Trashed: 1 | Page: 790233 Trashed: 1 | Page: 790256 Trashed: 1 | Page: 790276 Trashed: 2 | Page: 790297 Trashed: 1 | Page: 790307 Trashed: 1 | Page: 790320 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790346 Trashed: 1 | Page: 790368 Trashed: 1 | Page: 790373 Trashed: 1 | Page: 790374 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790392 Trashed: 1 | Page: 790399 Trashed: 1 | Page: 790403 Trashed: 1 | Page: 790419 Trashed: 1 | Page: 790434 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790441 Trashed: 1 | Page: 790458 Trashed: 1 | Page: 790465 Trashed: 1 | Page: 790466 Trashed: 2 | Page: 790478 Trashed: 1 | Page: 790484 Trashed: 2 | Page: 790542 Trashed: 1 | Page: 790543 Trashed: 1 | Page: 790558 Trashed: 1 | Page: 790561 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790571 Trashed: 1 | Page: 790596 Trashed: 1 | Page: 790609 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790620 Trashed: 2 | Page: 790629 Trashed: 1 | Page: 790633 Trashed: 1 | Page: 790641 Trashed: 1 | Page: 790644 Trashed: 1 | Page: 790648 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790667 Trashed: 1 | Page: 790672 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790706 Trashed: 1 | Page: 790725 Trashed: 2 | Page: 790728 Trashed: 1 | Page: 790736 Trashed: 1 | Page: 790765 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790782 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790848 Trashed: 1 | Page: 790871 Trashed: 2 | Page: 790878 Trashed: 1 | Page: 790879 Trashed: 1 | Page: 790882 Trashed: 1 | Page: 790884 Trashed: 1 | Page: 790886 Trashed: 1 | Page: 790906 Trashed: 1 | Page: 790921 Trashed: 1 | Page: 790927 Trashed: 1 | Page: 790935 Trashed: 1 | Page: 790946 Trashed: 1 | Page: 790949 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790956 Trashed: 1 | Page: 790998 Trashed: 1 | Page: 791013 Trashed: 1 | Page: 791041 Trashed: 2 | Page: 791055 Trashed: 1 | Page: 791058 Trashed: 1 | Page: 791062 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791075 Trashed: 1 | Page: 791109 Trashed: 1 | Page: 791144 Trashed: 1 | Page: 791164 Trashed: 1 | Page: 791176 Trashed: 1 | Page: 791181 Trashed: 1 | Page: 791190 Trashed: 1 | Page: 791193 Trashed: 1 | Page: 791199 Trashed: 1 | Page: 791203 Trashed: 1 | Page: 791206 Trashed: 1 | Page: 791207 Trashed: 1 | Page: 791235 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791264 Trashed: 1 | Page: 791288 Trashed: 1 | Page: 791300 Trashed: 1 | Page: 791353 Trashed: 1 | Page: 791356 Trashed: 1 | Page: 791366 Trashed: 1 | Page: 791373 Trashed: 1 | Page: 791394 Trashed: 1 | Page: 791415 Trashed: 2 | Page: 791446 Trashed: 1 | Page: 791450 Trashed: 1 | Page: 791466 Trashed: 1 | Page: 791473 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791508 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791522 Trashed: 1 | Page: 791541 Trashed: 1 | Page: 791551 Trashed: 1 | Total 301
Shader23: Page: 787463 Trashed: 1 | Page: 787473 Trashed: 1 | Page: 787519 Trashed: 1 | Page: 787573 Trashed: 1 | Page: 787580 Trashed: 1 | Page: 787655 Trashed: 1 | Page: 787790 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787833 Trashed: 2 | Page: 787866 Trashed: 1 | Page: 787965 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788020 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788130 Trashed: 1 | Page: 788217 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788470 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788526 Trashed: 3 | Page: 788541 Trashed: 1 | Page: 788542 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788626 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788660 Trashed: 1 | Page: 788671 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788745 Trashed: 2 | Page: 788752 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788770 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788812 Trashed: 2 | Page: 788865 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788888 Trashed: 1 | Page: 788891 Trashed: 1 | Page: 788894 Trashed: 1 | Page: 788905 Trashed: 1 | Page: 788917 Trashed: 1 | Page: 788926 Trashed: 1 | Page: 788927 Trashed: 1 | Page: 788980 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 789009 Trashed: 1 | Page: 789036 Trashed: 1 | Page: 789037 Trashed: 1 | Page: 789041 Trashed: 1 | Page: 789045 Trashed: 2 | Page: 789067 Trashed: 1 | Page: 789072 Trashed: 3 | Page: 789073 Trashed: 1 | Page: 789095 Trashed: 1 | Page: 789108 Trashed: 1 | Page: 789116 Trashed: 1 | Page: 789119 Trashed: 1 | Page: 789128 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789138 Trashed: 2 | Page: 789157 Trashed: 1 | Page: 789159 Trashed: 1 | Page: 789160 Trashed: 1 | Page: 789173 Trashed: 1 | Page: 789185 Trashed: 1 | Page: 789190 Trashed: 1 | Page: 789241 Trashed: 1 | Page: 789258 Trashed: 1 | Page: 789274 Trashed: 1 | Page: 789292 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789318 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789360 Trashed: 1 | Page: 789361 Trashed: 1 | Page: 789369 Trashed: 1 | Page: 789402 Trashed: 1 | Page: 789410 Trashed: 2 | Page: 789433 Trashed: 1 | Page: 789445 Trashed: 1 | Page: 789452 Trashed: 1 | Page: 789475 Trashed: 2 | Page: 789490 Trashed: 1 | Page: 789511 Trashed: 1 | Page: 789521 Trashed: 1 | Page: 789567 Trashed: 1 | Page: 789621 Trashed: 1 | Page: 789628 Trashed: 1 | Page: 789703 Trashed: 1 | Page: 789838 Trashed: 1 | Page: 789854 Trashed: 1 | Page: 789869 Trashed: 1 | Page: 789881 Trashed: 2 | Page: 789914 Trashed: 1 | Page: 790013 Trashed: 1 | Page: 790021 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790068 Trashed: 1 | Page: 790076 Trashed: 1 | Page: 790110 Trashed: 1 | Page: 790135 Trashed: 1 | Page: 790141 Trashed: 1 | Page: 790147 Trashed: 1 | Page: 790177 Trashed: 1 | Page: 790178 Trashed: 1 | Page: 790265 Trashed: 1 | Page: 790279 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790309 Trashed: 1 | Page: 790361 Trashed: 1 | Page: 790365 Trashed: 1 | Page: 790384 Trashed: 1 | Page: 790387 Trashed: 1 | Page: 790419 Trashed: 1 | Page: 790442 Trashed: 1 | Page: 790444 Trashed: 1 | Page: 790518 Trashed: 1 | Page: 790525 Trashed: 1 | Page: 790530 Trashed: 1 | Page: 790533 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790563 Trashed: 1 | Page: 790569 Trashed: 1 | Page: 790570 Trashed: 1 | Page: 790574 Trashed: 3 | Page: 790589 Trashed: 1 | Page: 790590 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790608 Trashed: 1 | Page: 790644 Trashed: 1 | Page: 790660 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790666 Trashed: 1 | Page: 790674 Trashed: 1 | Page: 790679 Trashed: 1 | Page: 790695 Trashed: 1 | Page: 790696 Trashed: 1 | Page: 790708 Trashed: 1 | Page: 790719 Trashed: 1 | Page: 790727 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790753 Trashed: 1 | Page: 790759 Trashed: 1 | Page: 790793 Trashed: 2 | Page: 790800 Trashed: 1 | Page: 790815 Trashed: 1 | Page: 790818 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790860 Trashed: 2 | Page: 790913 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790936 Trashed: 1 | Page: 790939 Trashed: 1 | Page: 790942 Trashed: 1 | Page: 790953 Trashed: 1 | Page: 790965 Trashed: 1 | Page: 790974 Trashed: 1 | Page: 790975 Trashed: 1 | Page: 791028 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791057 Trashed: 1 | Page: 791084 Trashed: 1 | Page: 791085 Trashed: 1 | Page: 791089 Trashed: 1 | Page: 791093 Trashed: 2 | Page: 791115 Trashed: 1 | Page: 791120 Trashed: 3 | Page: 791121 Trashed: 1 | Page: 791143 Trashed: 1 | Page: 791156 Trashed: 1 | Page: 791164 Trashed: 1 | Page: 791167 Trashed: 1 | Page: 791176 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791186 Trashed: 2 | Page: 791205 Trashed: 1 | Page: 791207 Trashed: 1 | Page: 791208 Trashed: 1 | Page: 791221 Trashed: 1 | Page: 791233 Trashed: 1 | Page: 791238 Trashed: 1 | Page: 791289 Trashed: 1 | Page: 791306 Trashed: 1 | Page: 791322 Trashed: 1 | Page: 791340 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791366 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791408 Trashed: 1 | Page: 791409 Trashed: 1 | Page: 791417 Trashed: 1 | Page: 791450 Trashed: 1 | Page: 791458 Trashed: 2 | Page: 791481 Trashed: 1 | Page: 791493 Trashed: 1 | Page: 791500 Trashed: 1 | Page: 791523 Trashed: 2 | Page: 791538 Trashed: 1 | Total 254
Shader24: Page: 787466 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787542 Trashed: 1 | Page: 787565 Trashed: 1 | Page: 787582 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787760 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 787891 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787978 Trashed: 1 | Page: 788000 Trashed: 2 | Page: 788009 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788037 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788088 Trashed: 2 | Page: 788098 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788173 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788199 Trashed: 1 | Page: 788205 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788263 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788280 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788364 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788395 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788431 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788465 Trashed: 2 | Page: 788471 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788603 Trashed: 1 | Page: 788667 Trashed: 1 | Page: 788669 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788682 Trashed: 2 | Page: 788685 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788766 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788816 Trashed: 1 | Page: 788830 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788884 Trashed: 1 | Page: 788888 Trashed: 1 | Page: 788977 Trashed: 1 | Page: 788978 Trashed: 1 | Page: 788979 Trashed: 1 | Page: 788983 Trashed: 1 | Page: 788987 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789002 Trashed: 1 | Page: 789011 Trashed: 1 | Page: 789017 Trashed: 1 | Page: 789019 Trashed: 1 | Page: 789029 Trashed: 1 | Page: 789095 Trashed: 1 | Page: 789133 Trashed: 2 | Page: 789157 Trashed: 1 | Page: 789180 Trashed: 1 | Page: 789184 Trashed: 1 | Page: 789186 Trashed: 1 | Page: 789192 Trashed: 1 | Page: 789218 Trashed: 1 | Page: 789237 Trashed: 1 | Page: 789250 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789265 Trashed: 1 | Page: 789268 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789280 Trashed: 2 | Page: 789304 Trashed: 1 | Page: 789333 Trashed: 1 | Page: 789342 Trashed: 1 | Page: 789365 Trashed: 1 | Page: 789368 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789386 Trashed: 1 | Page: 789389 Trashed: 1 | Page: 789390 Trashed: 1 | Page: 789391 Trashed: 2 | Page: 789427 Trashed: 1 | Page: 789432 Trashed: 1 | Page: 789435 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789514 Trashed: 1 | Page: 789517 Trashed: 1 | Page: 789590 Trashed: 1 | Page: 789613 Trashed: 1 | Page: 789630 Trashed: 1 | Page: 789647 Trashed: 1 | Page: 789746 Trashed: 1 | Page: 789808 Trashed: 1 | Page: 789827 Trashed: 1 | Page: 789866 Trashed: 1 | Page: 789938 Trashed: 1 | Page: 789939 Trashed: 1 | Page: 789977 Trashed: 1 | Page: 790011 Trashed: 1 | Page: 790026 Trashed: 1 | Page: 790048 Trashed: 2 | Page: 790057 Trashed: 1 | Page: 790058 Trashed: 1 | Page: 790072 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790085 Trashed: 1 | Page: 790127 Trashed: 1 | Page: 790136 Trashed: 2 | Page: 790146 Trashed: 1 | Page: 790153 Trashed: 1 | Page: 790166 Trashed: 1 | Page: 790179 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790216 Trashed: 1 | Page: 790221 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790246 Trashed: 1 | Page: 790247 Trashed: 1 | Page: 790253 Trashed: 1 | Page: 790289 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790309 Trashed: 1 | Page: 790311 Trashed: 1 | Page: 790315 Trashed: 1 | Page: 790328 Trashed: 1 | Page: 790336 Trashed: 1 | Page: 790337 Trashed: 1 | Page: 790343 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790359 Trashed: 1 | Page: 790372 Trashed: 1 | Page: 790381 Trashed: 1 | Page: 790401 Trashed: 1 | Page: 790409 Trashed: 1 | Page: 790412 Trashed: 1 | Page: 790413 Trashed: 1 | Page: 790432 Trashed: 1 | Page: 790443 Trashed: 1 | Page: 790452 Trashed: 1 | Page: 790471 Trashed: 1 | Page: 790472 Trashed: 1 | Page: 790478 Trashed: 1 | Page: 790479 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790500 Trashed: 1 | Page: 790501 Trashed: 1 | Page: 790504 Trashed: 1 | Page: 790513 Trashed: 2 | Page: 790519 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790562 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790592 Trashed: 1 | Page: 790612 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790638 Trashed: 1 | Page: 790651 Trashed: 1 | Page: 790715 Trashed: 1 | Page: 790717 Trashed: 1 | Page: 790721 Trashed: 1 | Page: 790730 Trashed: 2 | Page: 790733 Trashed: 1 | Page: 790758 Trashed: 1 | Page: 790762 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790814 Trashed: 1 | Page: 790843 Trashed: 1 | Page: 790845 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790864 Trashed: 1 | Page: 790878 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790901 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790932 Trashed: 1 | Page: 790936 Trashed: 1 | Page: 791025 Trashed: 1 | Page: 791026 Trashed: 1 | Page: 791027 Trashed: 1 | Page: 791031 Trashed: 1 | Page: 791035 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791050 Trashed: 1 | Page: 791059 Trashed: 1 | Page: 791065 Trashed: 1 | Page: 791067 Trashed: 1 | Page: 791077 Trashed: 1 | Page: 791143 Trashed: 1 | Page: 791181 Trashed: 2 | Page: 791205 Trashed: 1 | Page: 791228 Trashed: 1 | Page: 791232 Trashed: 1 | Page: 791234 Trashed: 1 | Page: 791240 Trashed: 1 | Page: 791266 Trashed: 1 | Page: 791285 Trashed: 1 | Page: 791298 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791313 Trashed: 1 | Page: 791316 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791328 Trashed: 2 | Page: 791352 Trashed: 1 | Page: 791381 Trashed: 1 | Page: 791390 Trashed: 1 | Page: 791413 Trashed: 1 | Page: 791416 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791434 Trashed: 1 | Page: 791437 Trashed: 1 | Page: 791438 Trashed: 1 | Page: 791439 Trashed: 2 | Page: 791475 Trashed: 1 | Page: 791480 Trashed: 1 | Page: 791483 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791526 Trashed: 1 | Total 280
Shader25: Page: 787481 Trashed: 1 | Page: 787484 Trashed: 2 | Page: 787528 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787605 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787639 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787825 Trashed: 1 | Page: 787838 Trashed: 1 | Page: 787880 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 787988 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788073 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788145 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788185 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788256 Trashed: 2 | Page: 788258 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788332 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788364 Trashed: 1 | Page: 788367 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788374 Trashed: 1 | Page: 788385 Trashed: 1 | Page: 788395 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788539 Trashed: 3 | Page: 788550 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788709 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 2 | Page: 788744 Trashed: 1 | Page: 788750 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788775 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788797 Trashed: 2 | Page: 788799 Trashed: 1 | Page: 788815 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788867 Trashed: 1 | Page: 788888 Trashed: 1 | Page: 788913 Trashed: 1 | Page: 788920 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788959 Trashed: 1 | Page: 788960 Trashed: 1 | Page: 788971 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 788992 Trashed: 1 | Page: 789006 Trashed: 1 | Page: 789020 Trashed: 2 | Page: 789032 Trashed: 1 | Page: 789053 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789101 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789136 Trashed: 1 | Page: 789142 Trashed: 1 | Page: 789156 Trashed: 1 | Page: 789177 Trashed: 1 | Page: 789186 Trashed: 1 | Page: 789199 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789241 Trashed: 1 | Page: 789243 Trashed: 1 | Page: 789260 Trashed: 1 | Page: 789277 Trashed: 1 | Page: 789302 Trashed: 1 | Page: 789319 Trashed: 1 | Page: 789320 Trashed: 2 | Page: 789346 Trashed: 1 | Page: 789364 Trashed: 1 | Page: 789372 Trashed: 1 | Page: 789376 Trashed: 1 | Page: 789391 Trashed: 1 | Page: 789400 Trashed: 1 | Page: 789412 Trashed: 1 | Page: 789423 Trashed: 1 | Page: 789433 Trashed: 1 | Page: 789443 Trashed: 1 | Page: 789470 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 789529 Trashed: 1 | Page: 789532 Trashed: 2 | Page: 789576 Trashed: 1 | Page: 789632 Trashed: 1 | Page: 789653 Trashed: 1 | Page: 789677 Trashed: 1 | Page: 789687 Trashed: 1 | Page: 789743 Trashed: 1 | Page: 789809 Trashed: 1 | Page: 789857 Trashed: 1 | Page: 789873 Trashed: 1 | Page: 789886 Trashed: 1 | Page: 789928 Trashed: 1 | Page: 789986 Trashed: 1 | Page: 790022 Trashed: 1 | Page: 790028 Trashed: 1 | Page: 790036 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790057 Trashed: 1 | Page: 790102 Trashed: 1 | Page: 790121 Trashed: 1 | Page: 790183 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790193 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790217 Trashed: 1 | Page: 790219 Trashed: 1 | Page: 790222 Trashed: 1 | Page: 790233 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790251 Trashed: 1 | Page: 790258 Trashed: 1 | Page: 790303 Trashed: 1 | Page: 790304 Trashed: 2 | Page: 790306 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790331 Trashed: 1 | Page: 790337 Trashed: 1 | Page: 790365 Trashed: 1 | Page: 790380 Trashed: 1 | Page: 790408 Trashed: 1 | Page: 790412 Trashed: 1 | Page: 790415 Trashed: 1 | Page: 790420 Trashed: 1 | Page: 790422 Trashed: 1 | Page: 790433 Trashed: 1 | Page: 790443 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790492 Trashed: 1 | Page: 790498 Trashed: 1 | Page: 790513 Trashed: 1 | Page: 790515 Trashed: 1 | Page: 790521 Trashed: 1 | Page: 790528 Trashed: 1 | Page: 790587 Trashed: 3 | Page: 790598 Trashed: 1 | Page: 790603 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790629 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790661 Trashed: 1 | Page: 790722 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790757 Trashed: 1 | Page: 790759 Trashed: 1 | Page: 790770 Trashed: 1 | Page: 790771 Trashed: 2 | Page: 790792 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790803 Trashed: 1 | Page: 790807 Trashed: 1 | Page: 790823 Trashed: 1 | Page: 790826 Trashed: 1 | Page: 790845 Trashed: 2 | Page: 790847 Trashed: 1 | Page: 790863 Trashed: 1 | Page: 790893 Trashed: 1 | Page: 790907 Trashed: 1 | Page: 790915 Trashed: 1 | Page: 790936 Trashed: 1 | Page: 790961 Trashed: 1 | Page: 790968 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791007 Trashed: 1 | Page: 791008 Trashed: 1 | Page: 791019 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791040 Trashed: 1 | Page: 791054 Trashed: 1 | Page: 791068 Trashed: 2 | Page: 791080 Trashed: 1 | Page: 791101 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791149 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791184 Trashed: 1 | Page: 791190 Trashed: 1 | Page: 791204 Trashed: 1 | Page: 791225 Trashed: 1 | Page: 791234 Trashed: 1 | Page: 791247 Trashed: 1 | Page: 791251 Trashed: 1 | Page: 791289 Trashed: 1 | Page: 791291 Trashed: 1 | Page: 791308 Trashed: 1 | Page: 791325 Trashed: 1 | Page: 791350 Trashed: 1 | Page: 791367 Trashed: 1 | Page: 791368 Trashed: 2 | Page: 791394 Trashed: 1 | Page: 791412 Trashed: 1 | Page: 791420 Trashed: 1 | Page: 791424 Trashed: 1 | Page: 791439 Trashed: 1 | Page: 791448 Trashed: 1 | Page: 791460 Trashed: 1 | Page: 791471 Trashed: 1 | Page: 791481 Trashed: 1 | Page: 791491 Trashed: 1 | Page: 791518 Trashed: 1 | Page: 791533 Trashed: 1 | Page: 791539 Trashed: 1 | Total 263
Shader26: Page: 787459 Trashed: 1 | Page: 787637 Trashed: 2 | Page: 787659 Trashed: 1 | Page: 787685 Trashed: 1 | Page: 787687 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787748 Trashed: 1 | Page: 787756 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 787953 Trashed: 1 | Page: 787978 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788069 Trashed: 1 | Page: 788085 Trashed: 2 | Page: 788088 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788257 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788359 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788374 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788463 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788531 Trashed: 2 | Page: 788546 Trashed: 1 | Page: 788556 Trashed: 1 | Page: 788572 Trashed: 1 | Page: 788577 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788595 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788646 Trashed: 2 | Page: 788656 Trashed: 1 | Page: 788671 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788694 Trashed: 2 | Page: 788700 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788748 Trashed: 2 | Page: 788765 Trashed: 2 | Page: 788777 Trashed: 1 | Page: 788781 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788801 Trashed: 1 | Page: 788808 Trashed: 1 | Page: 788821 Trashed: 1 | Page: 788823 Trashed: 1 | Page: 788828 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788872 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788922 Trashed: 2 | Page: 788925 Trashed: 1 | Page: 788932 Trashed: 1 | Page: 788983 Trashed: 1 | Page: 789016 Trashed: 1 | Page: 789051 Trashed: 1 | Page: 789067 Trashed: 1 | Page: 789074 Trashed: 1 | Page: 789078 Trashed: 1 | Page: 789086 Trashed: 1 | Page: 789087 Trashed: 1 | Page: 789088 Trashed: 1 | Page: 789098 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789120 Trashed: 1 | Page: 789152 Trashed: 1 | Page: 789171 Trashed: 1 | Page: 789175 Trashed: 1 | Page: 789191 Trashed: 2 | Page: 789198 Trashed: 2 | Page: 789201 Trashed: 2 | Page: 789202 Trashed: 1 | Page: 789209 Trashed: 1 | Page: 789249 Trashed: 1 | Page: 789285 Trashed: 1 | Page: 789307 Trashed: 2 | Page: 789367 Trashed: 1 | Page: 789370 Trashed: 1 | Page: 789383 Trashed: 1 | Page: 789384 Trashed: 1 | Page: 789389 Trashed: 1 | Page: 789414 Trashed: 1 | Page: 789418 Trashed: 1 | Page: 789431 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789498 Trashed: 1 | Page: 789501 Trashed: 1 | Page: 789507 Trashed: 1 | Page: 789685 Trashed: 2 | Page: 789707 Trashed: 1 | Page: 789733 Trashed: 1 | Page: 789735 Trashed: 1 | Page: 789749 Trashed: 1 | Page: 789796 Trashed: 1 | Page: 789804 Trashed: 1 | Page: 789844 Trashed: 1 | Page: 789878 Trashed: 1 | Page: 789890 Trashed: 1 | Page: 789935 Trashed: 1 | Page: 790001 Trashed: 1 | Page: 790026 Trashed: 1 | Page: 790062 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790089 Trashed: 1 | Page: 790099 Trashed: 1 | Page: 790109 Trashed: 1 | Page: 790117 Trashed: 1 | Page: 790133 Trashed: 2 | Page: 790136 Trashed: 1 | Page: 790171 Trashed: 1 | Page: 790216 Trashed: 1 | Page: 790229 Trashed: 1 | Page: 790230 Trashed: 1 | Page: 790270 Trashed: 1 | Page: 790297 Trashed: 1 | Page: 790305 Trashed: 1 | Page: 790310 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790342 Trashed: 1 | Page: 790374 Trashed: 1 | Page: 790396 Trashed: 1 | Page: 790400 Trashed: 1 | Page: 790407 Trashed: 1 | Page: 790414 Trashed: 1 | Page: 790421 Trashed: 1 | Page: 790422 Trashed: 1 | Page: 790432 Trashed: 1 | Page: 790458 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790511 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790553 Trashed: 1 | Page: 790556 Trashed: 1 | Page: 790560 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790579 Trashed: 2 | Page: 790594 Trashed: 1 | Page: 790604 Trashed: 1 | Page: 790620 Trashed: 1 | Page: 790625 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790643 Trashed: 1 | Page: 790645 Trashed: 1 | Page: 790652 Trashed: 1 | Page: 790690 Trashed: 1 | Page: 790691 Trashed: 1 | Page: 790694 Trashed: 2 | Page: 790704 Trashed: 1 | Page: 790719 Trashed: 1 | Page: 790730 Trashed: 1 | Page: 790742 Trashed: 2 | Page: 790748 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790796 Trashed: 2 | Page: 790813 Trashed: 2 | Page: 790825 Trashed: 1 | Page: 790829 Trashed: 1 | Page: 790837 Trashed: 1 | Page: 790841 Trashed: 1 | Page: 790847 Trashed: 1 | Page: 790849 Trashed: 1 | Page: 790856 Trashed: 1 | Page: 790869 Trashed: 1 | Page: 790871 Trashed: 1 | Page: 790876 Trashed: 1 | Page: 790890 Trashed: 1 | Page: 790920 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790970 Trashed: 2 | Page: 790973 Trashed: 1 | Page: 790980 Trashed: 1 | Page: 791031 Trashed: 1 | Page: 791064 Trashed: 1 | Page: 791099 Trashed: 1 | Page: 791115 Trashed: 1 | Page: 791122 Trashed: 1 | Page: 791126 Trashed: 1 | Page: 791134 Trashed: 1 | Page: 791135 Trashed: 1 | Page: 791136 Trashed: 1 | Page: 791146 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791168 Trashed: 1 | Page: 791200 Trashed: 1 | Page: 791219 Trashed: 1 | Page: 791223 Trashed: 1 | Page: 791239 Trashed: 2 | Page: 791246 Trashed: 2 | Page: 791249 Trashed: 2 | Page: 791250 Trashed: 1 | Page: 791257 Trashed: 1 | Page: 791297 Trashed: 1 | Page: 791333 Trashed: 1 | Page: 791355 Trashed: 2 | Page: 791415 Trashed: 1 | Page: 791418 Trashed: 1 | Page: 791431 Trashed: 1 | Page: 791432 Trashed: 1 | Page: 791437 Trashed: 1 | Page: 791462 Trashed: 1 | Page: 791466 Trashed: 1 | Page: 791479 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791546 Trashed: 1 | Page: 791549 Trashed: 1 | Total 260
Shader27: Page: 787461 Trashed: 1 | Page: 787519 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787657 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787744 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787876 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 787951 Trashed: 1 | Page: 787985 Trashed: 1 | Page: 787994 Trashed: 2 | Page: 788011 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788023 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788059 Trashed: 2 | Page: 788100 Trashed: 2 | Page: 788107 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788257 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788267 Trashed: 2 | Page: 788351 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788542 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788604 Trashed: 2 | Page: 788609 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788647 Trashed: 1 | Page: 788654 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788667 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788712 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788779 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788853 Trashed: 2 | Page: 788880 Trashed: 1 | Page: 788882 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788922 Trashed: 1 | Page: 788927 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788978 Trashed: 1 | Page: 788979 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789045 Trashed: 1 | Page: 789062 Trashed: 1 | Page: 789079 Trashed: 1 | Page: 789088 Trashed: 1 | Page: 789090 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789104 Trashed: 1 | Page: 789105 Trashed: 2 | Page: 789188 Trashed: 1 | Page: 789213 Trashed: 2 | Page: 789218 Trashed: 1 | Page: 789219 Trashed: 1 | Page: 789230 Trashed: 1 | Page: 789247 Trashed: 1 | Page: 789249 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789302 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789328 Trashed: 1 | Page: 789348 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789355 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789366 Trashed: 1 | Page: 789368 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 789412 Trashed: 1 | Page: 789428 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 789444 Trashed: 1 | Page: 789466 Trashed: 1 | Page: 789468 Trashed: 1 | Page: 789475 Trashed: 1 | Page: 789478 Trashed: 2 | Page: 789483 Trashed: 2 | Page: 789485 Trashed: 1 | Page: 789494 Trashed: 1 | Page: 789509 Trashed: 1 | Page: 789567 Trashed: 1 | Page: 789614 Trashed: 1 | Page: 789695 Trashed: 1 | Page: 789705 Trashed: 1 | Page: 789728 Trashed: 1 | Page: 789792 Trashed: 1 | Page: 789800 Trashed: 1 | Page: 789924 Trashed: 1 | Page: 789935 Trashed: 1 | Page: 789999 Trashed: 1 | Page: 790033 Trashed: 1 | Page: 790042 Trashed: 2 | Page: 790059 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790071 Trashed: 1 | Page: 790072 Trashed: 1 | Page: 790097 Trashed: 1 | Page: 790107 Trashed: 2 | Page: 790148 Trashed: 2 | Page: 790155 Trashed: 1 | Page: 790174 Trashed: 1 | Page: 790197 Trashed: 1 | Page: 790201 Trashed: 1 | Page: 790213 Trashed: 1 | Page: 790237 Trashed: 1 | Page: 790244 Trashed: 1 | Page: 790245 Trashed: 1 | Page: 790246 Trashed: 1 | Page: 790257 Trashed: 1 | Page: 790271 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790284 Trashed: 1 | Page: 790305 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790315 Trashed: 2 | Page: 790399 Trashed: 1 | Page: 790421 Trashed: 1 | Page: 790426 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790447 Trashed: 1 | Page: 790452 Trashed: 1 | Page: 790477 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790498 Trashed: 1 | Page: 790543 Trashed: 1 | Page: 790550 Trashed: 1 | Page: 790553 Trashed: 1 | Page: 790582 Trashed: 1 | Page: 790587 Trashed: 1 | Page: 790590 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790627 Trashed: 1 | Page: 790631 Trashed: 1 | Page: 790652 Trashed: 2 | Page: 790657 Trashed: 1 | Page: 790675 Trashed: 1 | Page: 790676 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790695 Trashed: 1 | Page: 790702 Trashed: 1 | Page: 790706 Trashed: 1 | Page: 790715 Trashed: 1 | Page: 790743 Trashed: 1 | Page: 790760 Trashed: 1 | Page: 790763 Trashed: 1 | Page: 790802 Trashed: 1 | Page: 790813 Trashed: 1 | Page: 790827 Trashed: 1 | Page: 790838 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790887 Trashed: 1 | Page: 790898 Trashed: 1 | Page: 790901 Trashed: 2 | Page: 790928 Trashed: 1 | Page: 790930 Trashed: 1 | Page: 790934 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790970 Trashed: 1 | Page: 790975 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 791026 Trashed: 1 | Page: 791027 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791093 Trashed: 1 | Page: 791110 Trashed: 1 | Page: 791127 Trashed: 1 | Page: 791136 Trashed: 1 | Page: 791138 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791152 Trashed: 1 | Page: 791153 Trashed: 2 | Page: 791236 Trashed: 1 | Page: 791261 Trashed: 2 | Page: 791266 Trashed: 1 | Page: 791267 Trashed: 1 | Page: 791278 Trashed: 1 | Page: 791295 Trashed: 1 | Page: 791297 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791350 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791376 Trashed: 1 | Page: 791396 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791403 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791414 Trashed: 1 | Page: 791416 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 791460 Trashed: 1 | Page: 791476 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791492 Trashed: 1 | Page: 791514 Trashed: 1 | Page: 791516 Trashed: 1 | Page: 791523 Trashed: 1 | Page: 791526 Trashed: 2 | Page: 791531 Trashed: 2 | Page: 791533 Trashed: 1 | Page: 791542 Trashed: 1 | Total 266
Tlb_tot_thrash: 7402
========================================Page fault statistics==============================
Shader0: Page_table_access:8741 Page_hit: 7967 Page_miss: 774 Page_hit_rate: 0.911452
Shader1: Page_table_access:8737 Page_hit: 7978 Page_miss: 759 Page_hit_rate: 0.913128
Shader2: Page_table_access:8505 Page_hit: 7790 Page_miss: 715 Page_hit_rate: 0.915932
Shader3: Page_table_access:8809 Page_hit: 8016 Page_miss: 793 Page_hit_rate: 0.909978
Shader4: Page_table_access:8579 Page_hit: 7845 Page_miss: 734 Page_hit_rate: 0.914442
Shader5: Page_table_access:8559 Page_hit: 7858 Page_miss: 701 Page_hit_rate: 0.918098
Shader6: Page_table_access:8469 Page_hit: 7805 Page_miss: 664 Page_hit_rate: 0.921596
Shader7: Page_table_access:8561 Page_hit: 7886 Page_miss: 675 Page_hit_rate: 0.921154
Shader8: Page_table_access:8564 Page_hit: 7839 Page_miss: 725 Page_hit_rate: 0.915343
Shader9: Page_table_access:8726 Page_hit: 7921 Page_miss: 805 Page_hit_rate: 0.907747
Shader10: Page_table_access:8703 Page_hit: 7948 Page_miss: 755 Page_hit_rate: 0.913248
Shader11: Page_table_access:8479 Page_hit: 7727 Page_miss: 752 Page_hit_rate: 0.911310
Shader12: Page_table_access:8522 Page_hit: 7754 Page_miss: 768 Page_hit_rate: 0.909880
Shader13: Page_table_access:8565 Page_hit: 7781 Page_miss: 784 Page_hit_rate: 0.908465
Shader14: Page_table_access:8578 Page_hit: 7842 Page_miss: 736 Page_hit_rate: 0.914199
Shader15: Page_table_access:8604 Page_hit: 7830 Page_miss: 774 Page_hit_rate: 0.910042
Shader16: Page_table_access:8603 Page_hit: 7909 Page_miss: 694 Page_hit_rate: 0.919330
Shader17: Page_table_access:8735 Page_hit: 7998 Page_miss: 737 Page_hit_rate: 0.915627
Shader18: Page_table_access:8543 Page_hit: 7847 Page_miss: 696 Page_hit_rate: 0.918530
Shader19: Page_table_access:8680 Page_hit: 7914 Page_miss: 766 Page_hit_rate: 0.911751
Shader20: Page_table_access:8716 Page_hit: 7932 Page_miss: 784 Page_hit_rate: 0.910051
Shader21: Page_table_access:8609 Page_hit: 7856 Page_miss: 753 Page_hit_rate: 0.912533
Shader22: Page_table_access:8635 Page_hit: 7858 Page_miss: 777 Page_hit_rate: 0.910017
Shader23: Page_table_access:8535 Page_hit: 7785 Page_miss: 750 Page_hit_rate: 0.912127
Shader24: Page_table_access:8605 Page_hit: 7901 Page_miss: 704 Page_hit_rate: 0.918187
Shader25: Page_table_access:8602 Page_hit: 7906 Page_miss: 696 Page_hit_rate: 0.919089
Shader26: Page_table_access:8542 Page_hit: 7863 Page_miss: 679 Page_hit_rate: 0.920510
Shader27: Page_table_access:8653 Page_hit: 7929 Page_miss: 724 Page_hit_rate: 0.916330
Page_table_tot_access: 241159 Page_tot_hit: 220485, Page_tot_miss 20674, Page_tot_hit_rate: 0.914272 Page_tot_fault: 411 Page_tot_pending: 19919
Total_memory_access_page_fault: 411, Average_latency: 18790714.000000
========================================Page thrashing statistics==============================
Page_validate: 26624 Page_evict_dirty: 0 Page_evict_not_dirty: 21504
Page: 787456 Thrashed: 3
Page: 787457 Thrashed: 3
Page: 787458 Thrashed: 3
Page: 787459 Thrashed: 3
Page: 787460 Thrashed: 3
Page: 787461 Thrashed: 3
Page: 787462 Thrashed: 3
Page: 787463 Thrashed: 3
Page: 787464 Thrashed: 3
Page: 787465 Thrashed: 3
Page: 787466 Thrashed: 3
Page: 787467 Thrashed: 3
Page: 787468 Thrashed: 3
Page: 787469 Thrashed: 3
Page: 787470 Thrashed: 3
Page: 787471 Thrashed: 3
Page: 787472 Thrashed: 3
Page: 787473 Thrashed: 3
Page: 787474 Thrashed: 3
Page: 787475 Thrashed: 3
Page: 787476 Thrashed: 3
Page: 787477 Thrashed: 3
Page: 787478 Thrashed: 3
Page: 787479 Thrashed: 3
Page: 787480 Thrashed: 3
Page: 787481 Thrashed: 3
Page: 787482 Thrashed: 3
Page: 787483 Thrashed: 3
Page: 787484 Thrashed: 3
Page: 787485 Thrashed: 3
Page: 787486 Thrashed: 3
Page: 787487 Thrashed: 3
Page: 787488 Thrashed: 3
Page: 787489 Thrashed: 3
Page: 787490 Thrashed: 3
Page: 787491 Thrashed: 3
Page: 787492 Thrashed: 3
Page: 787493 Thrashed: 3
Page: 787494 Thrashed: 3
Page: 787495 Thrashed: 3
Page: 787496 Thrashed: 3
Page: 787497 Thrashed: 3
Page: 787498 Thrashed: 3
Page: 787499 Thrashed: 3
Page: 787500 Thrashed: 3
Page: 787501 Thrashed: 3
Page: 787502 Thrashed: 3
Page: 787503 Thrashed: 3
Page: 787504 Thrashed: 3
Page: 787505 Thrashed: 3
Page: 787506 Thrashed: 3
Page: 787507 Thrashed: 3
Page: 787508 Thrashed: 3
Page: 787509 Thrashed: 3
Page: 787510 Thrashed: 3
Page: 787511 Thrashed: 3
Page: 787512 Thrashed: 3
Page: 787513 Thrashed: 3
Page: 787514 Thrashed: 3
Page: 787515 Thrashed: 3
Page: 787516 Thrashed: 3
Page: 787517 Thrashed: 3
Page: 787518 Thrashed: 3
Page: 787519 Thrashed: 3
Page: 787520 Thrashed: 3
Page: 787521 Thrashed: 3
Page: 787522 Thrashed: 3
Page: 787523 Thrashed: 3
Page: 787524 Thrashed: 3
Page: 787525 Thrashed: 3
Page: 787526 Thrashed: 3
Page: 787527 Thrashed: 3
Page: 787528 Thrashed: 3
Page: 787529 Thrashed: 3
Page: 787530 Thrashed: 3
Page: 787531 Thrashed: 3
Page: 787532 Thrashed: 3
Page: 787533 Thrashed: 3
Page: 787534 Thrashed: 3
Page: 787535 Thrashed: 3
Page: 787536 Thrashed: 3
Page: 787537 Thrashed: 3
Page: 787538 Thrashed: 3
Page: 787539 Thrashed: 3
Page: 787540 Thrashed: 3
Page: 787541 Thrashed: 3
Page: 787542 Thrashed: 3
Page: 787543 Thrashed: 3
Page: 787544 Thrashed: 3
Page: 787545 Thrashed: 3
Page: 787546 Thrashed: 3
Page: 787547 Thrashed: 3
Page: 787548 Thrashed: 3
Page: 787549 Thrashed: 3
Page: 787550 Thrashed: 3
Page: 787551 Thrashed: 3
Page: 787552 Thrashed: 3
Page: 787553 Thrashed: 3
Page: 787554 Thrashed: 3
Page: 787555 Thrashed: 3
Page: 787556 Thrashed: 3
Page: 787557 Thrashed: 3
Page: 787558 Thrashed: 3
Page: 787559 Thrashed: 3
Page: 787560 Thrashed: 3
Page: 787561 Thrashed: 3
Page: 787562 Thrashed: 3
Page: 787563 Thrashed: 3
Page: 787564 Thrashed: 3
Page: 787565 Thrashed: 3
Page: 787566 Thrashed: 3
Page: 787567 Thrashed: 3
Page: 787568 Thrashed: 3
Page: 787569 Thrashed: 3
Page: 787570 Thrashed: 3
Page: 787571 Thrashed: 3
Page: 787572 Thrashed: 3
Page: 787573 Thrashed: 3
Page: 787574 Thrashed: 3
Page: 787575 Thrashed: 3
Page: 787576 Thrashed: 3
Page: 787577 Thrashed: 3
Page: 787578 Thrashed: 3
Page: 787579 Thrashed: 3
Page: 787580 Thrashed: 3
Page: 787581 Thrashed: 3
Page: 787582 Thrashed: 3
Page: 787583 Thrashed: 3
Page: 787584 Thrashed: 3
Page: 787585 Thrashed: 3
Page: 787586 Thrashed: 3
Page: 787587 Thrashed: 3
Page: 787588 Thrashed: 3
Page: 787589 Thrashed: 3
Page: 787590 Thrashed: 3
Page: 787591 Thrashed: 3
Page: 787592 Thrashed: 3
Page: 787593 Thrashed: 3
Page: 787594 Thrashed: 3
Page: 787595 Thrashed: 3
Page: 787596 Thrashed: 3
Page: 787597 Thrashed: 3
Page: 787598 Thrashed: 3
Page: 787599 Thrashed: 3
Page: 787600 Thrashed: 3
Page: 787601 Thrashed: 3
Page: 787602 Thrashed: 3
Page: 787603 Thrashed: 3
Page: 787604 Thrashed: 3
Page: 787605 Thrashed: 3
Page: 787606 Thrashed: 3
Page: 787607 Thrashed: 3
Page: 787608 Thrashed: 3
Page: 787609 Thrashed: 3
Page: 787610 Thrashed: 3
Page: 787611 Thrashed: 3
Page: 787612 Thrashed: 3
Page: 787613 Thrashed: 3
Page: 787614 Thrashed: 3
Page: 787615 Thrashed: 3
Page: 787616 Thrashed: 3
Page: 787617 Thrashed: 3
Page: 787618 Thrashed: 3
Page: 787619 Thrashed: 3
Page: 787620 Thrashed: 3
Page: 787621 Thrashed: 3
Page: 787622 Thrashed: 3
Page: 787623 Thrashed: 3
Page: 787624 Thrashed: 3
Page: 787625 Thrashed: 3
Page: 787626 Thrashed: 3
Page: 787627 Thrashed: 3
Page: 787628 Thrashed: 3
Page: 787629 Thrashed: 3
Page: 787630 Thrashed: 3
Page: 787631 Thrashed: 3
Page: 787632 Thrashed: 3
Page: 787633 Thrashed: 3
Page: 787634 Thrashed: 3
Page: 787635 Thrashed: 3
Page: 787636 Thrashed: 3
Page: 787637 Thrashed: 3
Page: 787638 Thrashed: 3
Page: 787639 Thrashed: 3
Page: 787640 Thrashed: 3
Page: 787641 Thrashed: 3
Page: 787642 Thrashed: 3
Page: 787643 Thrashed: 3
Page: 787644 Thrashed: 3
Page: 787645 Thrashed: 3
Page: 787646 Thrashed: 3
Page: 787647 Thrashed: 3
Page: 787648 Thrashed: 3
Page: 787649 Thrashed: 3
Page: 787650 Thrashed: 3
Page: 787651 Thrashed: 3
Page: 787652 Thrashed: 3
Page: 787653 Thrashed: 3
Page: 787654 Thrashed: 3
Page: 787655 Thrashed: 3
Page: 787656 Thrashed: 3
Page: 787657 Thrashed: 3
Page: 787658 Thrashed: 3
Page: 787659 Thrashed: 3
Page: 787660 Thrashed: 3
Page: 787661 Thrashed: 3
Page: 787662 Thrashed: 3
Page: 787663 Thrashed: 3
Page: 787664 Thrashed: 3
Page: 787665 Thrashed: 3
Page: 787666 Thrashed: 3
Page: 787667 Thrashed: 3
Page: 787668 Thrashed: 3
Page: 787669 Thrashed: 3
Page: 787670 Thrashed: 3
Page: 787671 Thrashed: 3
Page: 787672 Thrashed: 3
Page: 787673 Thrashed: 3
Page: 787674 Thrashed: 3
Page: 787675 Thrashed: 3
Page: 787676 Thrashed: 3
Page: 787677 Thrashed: 3
Page: 787678 Thrashed: 3
Page: 787679 Thrashed: 3
Page: 787680 Thrashed: 3
Page: 787681 Thrashed: 3
Page: 787682 Thrashed: 3
Page: 787683 Thrashed: 3
Page: 787684 Thrashed: 3
Page: 787685 Thrashed: 3
Page: 787686 Thrashed: 3
Page: 787687 Thrashed: 3
Page: 787688 Thrashed: 3
Page: 787689 Thrashed: 3
Page: 787690 Thrashed: 3
Page: 787691 Thrashed: 3
Page: 787692 Thrashed: 3
Page: 787693 Thrashed: 3
Page: 787694 Thrashed: 3
Page: 787695 Thrashed: 3
Page: 787696 Thrashed: 3
Page: 787697 Thrashed: 3
Page: 787698 Thrashed: 3
Page: 787699 Thrashed: 3
Page: 787700 Thrashed: 3
Page: 787701 Thrashed: 3
Page: 787702 Thrashed: 3
Page: 787703 Thrashed: 3
Page: 787704 Thrashed: 3
Page: 787705 Thrashed: 3
Page: 787706 Thrashed: 3
Page: 787707 Thrashed: 3
Page: 787708 Thrashed: 3
Page: 787709 Thrashed: 3
Page: 787710 Thrashed: 3
Page: 787711 Thrashed: 3
Page: 787712 Thrashed: 3
Page: 787713 Thrashed: 3
Page: 787714 Thrashed: 3
Page: 787715 Thrashed: 3
Page: 787716 Thrashed: 3
Page: 787717 Thrashed: 3
Page: 787718 Thrashed: 3
Page: 787719 Thrashed: 3
Page: 787720 Thrashed: 3
Page: 787721 Thrashed: 3
Page: 787722 Thrashed: 3
Page: 787723 Thrashed: 3
Page: 787724 Thrashed: 3
Page: 787725 Thrashed: 3
Page: 787726 Thrashed: 3
Page: 787727 Thrashed: 3
Page: 787728 Thrashed: 3
Page: 787729 Thrashed: 3
Page: 787730 Thrashed: 3
Page: 787731 Thrashed: 3
Page: 787732 Thrashed: 3
Page: 787733 Thrashed: 3
Page: 787734 Thrashed: 3
Page: 787735 Thrashed: 3
Page: 787736 Thrashed: 3
Page: 787737 Thrashed: 3
Page: 787738 Thrashed: 3
Page: 787739 Thrashed: 3
Page: 787740 Thrashed: 3
Page: 787741 Thrashed: 3
Page: 787742 Thrashed: 3
Page: 787743 Thrashed: 3
Page: 787744 Thrashed: 3
Page: 787745 Thrashed: 3
Page: 787746 Thrashed: 3
Page: 787747 Thrashed: 3
Page: 787748 Thrashed: 3
Page: 787749 Thrashed: 3
Page: 787750 Thrashed: 3
Page: 787751 Thrashed: 3
Page: 787752 Thrashed: 3
Page: 787753 Thrashed: 3
Page: 787754 Thrashed: 3
Page: 787755 Thrashed: 3
Page: 787756 Thrashed: 3
Page: 787757 Thrashed: 3
Page: 787758 Thrashed: 3
Page: 787759 Thrashed: 3
Page: 787760 Thrashed: 3
Page: 787761 Thrashed: 3
Page: 787762 Thrashed: 3
Page: 787763 Thrashed: 3
Page: 787764 Thrashed: 3
Page: 787765 Thrashed: 3
Page: 787766 Thrashed: 3
Page: 787767 Thrashed: 3
Page: 787768 Thrashed: 3
Page: 787769 Thrashed: 3
Page: 787770 Thrashed: 3
Page: 787771 Thrashed: 3
Page: 787772 Thrashed: 3
Page: 787773 Thrashed: 3
Page: 787774 Thrashed: 3
Page: 787775 Thrashed: 3
Page: 787776 Thrashed: 3
Page: 787777 Thrashed: 3
Page: 787778 Thrashed: 3
Page: 787779 Thrashed: 3
Page: 787780 Thrashed: 3
Page: 787781 Thrashed: 3
Page: 787782 Thrashed: 3
Page: 787783 Thrashed: 3
Page: 787784 Thrashed: 3
Page: 787785 Thrashed: 3
Page: 787786 Thrashed: 3
Page: 787787 Thrashed: 3
Page: 787788 Thrashed: 3
Page: 787789 Thrashed: 3
Page: 787790 Thrashed: 3
Page: 787791 Thrashed: 3
Page: 787792 Thrashed: 3
Page: 787793 Thrashed: 3
Page: 787794 Thrashed: 3
Page: 787795 Thrashed: 3
Page: 787796 Thrashed: 3
Page: 787797 Thrashed: 3
Page: 787798 Thrashed: 3
Page: 787799 Thrashed: 3
Page: 787800 Thrashed: 3
Page: 787801 Thrashed: 3
Page: 787802 Thrashed: 3
Page: 787803 Thrashed: 3
Page: 787804 Thrashed: 3
Page: 787805 Thrashed: 3
Page: 787806 Thrashed: 3
Page: 787807 Thrashed: 3
Page: 787808 Thrashed: 3
Page: 787809 Thrashed: 3
Page: 787810 Thrashed: 3
Page: 787811 Thrashed: 3
Page: 787812 Thrashed: 3
Page: 787813 Thrashed: 3
Page: 787814 Thrashed: 3
Page: 787815 Thrashed: 3
Page: 787816 Thrashed: 3
Page: 787817 Thrashed: 3
Page: 787818 Thrashed: 3
Page: 787819 Thrashed: 3
Page: 787820 Thrashed: 3
Page: 787821 Thrashed: 3
Page: 787822 Thrashed: 3
Page: 787823 Thrashed: 3
Page: 787824 Thrashed: 3
Page: 787825 Thrashed: 3
Page: 787826 Thrashed: 3
Page: 787827 Thrashed: 3
Page: 787828 Thrashed: 3
Page: 787829 Thrashed: 3
Page: 787830 Thrashed: 3
Page: 787831 Thrashed: 3
Page: 787832 Thrashed: 3
Page: 787833 Thrashed: 3
Page: 787834 Thrashed: 3
Page: 787835 Thrashed: 3
Page: 787836 Thrashed: 3
Page: 787837 Thrashed: 3
Page: 787838 Thrashed: 3
Page: 787839 Thrashed: 3
Page: 787840 Thrashed: 3
Page: 787841 Thrashed: 3
Page: 787842 Thrashed: 3
Page: 787843 Thrashed: 3
Page: 787844 Thrashed: 3
Page: 787845 Thrashed: 3
Page: 787846 Thrashed: 3
Page: 787847 Thrashed: 3
Page: 787848 Thrashed: 3
Page: 787849 Thrashed: 3
Page: 787850 Thrashed: 3
Page: 787851 Thrashed: 3
Page: 787852 Thrashed: 3
Page: 787853 Thrashed: 3
Page: 787854 Thrashed: 3
Page: 787855 Thrashed: 3
Page: 787856 Thrashed: 3
Page: 787857 Thrashed: 3
Page: 787858 Thrashed: 3
Page: 787859 Thrashed: 3
Page: 787860 Thrashed: 3
Page: 787861 Thrashed: 3
Page: 787862 Thrashed: 3
Page: 787863 Thrashed: 3
Page: 787864 Thrashed: 3
Page: 787865 Thrashed: 3
Page: 787866 Thrashed: 3
Page: 787867 Thrashed: 3
Page: 787868 Thrashed: 3
Page: 787869 Thrashed: 3
Page: 787870 Thrashed: 3
Page: 787871 Thrashed: 3
Page: 787872 Thrashed: 3
Page: 787873 Thrashed: 3
Page: 787874 Thrashed: 3
Page: 787875 Thrashed: 3
Page: 787876 Thrashed: 3
Page: 787877 Thrashed: 3
Page: 787878 Thrashed: 3
Page: 787879 Thrashed: 3
Page: 787880 Thrashed: 3
Page: 787881 Thrashed: 3
Page: 787882 Thrashed: 3
Page: 787883 Thrashed: 3
Page: 787884 Thrashed: 3
Page: 787885 Thrashed: 3
Page: 787886 Thrashed: 3
Page: 787887 Thrashed: 3
Page: 787888 Thrashed: 3
Page: 787889 Thrashed: 3
Page: 787890 Thrashed: 3
Page: 787891 Thrashed: 3
Page: 787892 Thrashed: 3
Page: 787893 Thrashed: 3
Page: 787894 Thrashed: 3
Page: 787895 Thrashed: 3
Page: 787896 Thrashed: 3
Page: 787897 Thrashed: 3
Page: 787898 Thrashed: 3
Page: 787899 Thrashed: 3
Page: 787900 Thrashed: 3
Page: 787901 Thrashed: 3
Page: 787902 Thrashed: 3
Page: 787903 Thrashed: 3
Page: 787904 Thrashed: 3
Page: 787905 Thrashed: 3
Page: 787906 Thrashed: 3
Page: 787907 Thrashed: 3
Page: 787908 Thrashed: 3
Page: 787909 Thrashed: 3
Page: 787910 Thrashed: 3
Page: 787911 Thrashed: 3
Page: 787912 Thrashed: 3
Page: 787913 Thrashed: 3
Page: 787914 Thrashed: 3
Page: 787915 Thrashed: 3
Page: 787916 Thrashed: 3
Page: 787917 Thrashed: 3
Page: 787918 Thrashed: 3
Page: 787919 Thrashed: 3
Page: 787920 Thrashed: 3
Page: 787921 Thrashed: 3
Page: 787922 Thrashed: 3
Page: 787923 Thrashed: 3
Page: 787924 Thrashed: 3
Page: 787925 Thrashed: 3
Page: 787926 Thrashed: 3
Page: 787927 Thrashed: 3
Page: 787928 Thrashed: 3
Page: 787929 Thrashed: 3
Page: 787930 Thrashed: 3
Page: 787931 Thrashed: 3
Page: 787932 Thrashed: 3
Page: 787933 Thrashed: 3
Page: 787934 Thrashed: 3
Page: 787935 Thrashed: 3
Page: 787936 Thrashed: 3
Page: 787937 Thrashed: 3
Page: 787938 Thrashed: 3
Page: 787939 Thrashed: 3
Page: 787940 Thrashed: 3
Page: 787941 Thrashed: 3
Page: 787942 Thrashed: 3
Page: 787943 Thrashed: 3
Page: 787944 Thrashed: 3
Page: 787945 Thrashed: 3
Page: 787946 Thrashed: 3
Page: 787947 Thrashed: 3
Page: 787948 Thrashed: 3
Page: 787949 Thrashed: 3
Page: 787950 Thrashed: 3
Page: 787951 Thrashed: 3
Page: 787952 Thrashed: 3
Page: 787953 Thrashed: 3
Page: 787954 Thrashed: 3
Page: 787955 Thrashed: 3
Page: 787956 Thrashed: 3
Page: 787957 Thrashed: 3
Page: 787958 Thrashed: 3
Page: 787959 Thrashed: 3
Page: 787960 Thrashed: 3
Page: 787961 Thrashed: 3
Page: 787962 Thrashed: 3
Page: 787963 Thrashed: 3
Page: 787964 Thrashed: 3
Page: 787965 Thrashed: 3
Page: 787966 Thrashed: 3
Page: 787967 Thrashed: 3
Page: 787968 Thrashed: 4
Page: 787969 Thrashed: 4
Page: 787970 Thrashed: 4
Page: 787971 Thrashed: 4
Page: 787972 Thrashed: 4
Page: 787973 Thrashed: 4
Page: 787974 Thrashed: 4
Page: 787975 Thrashed: 4
Page: 787976 Thrashed: 4
Page: 787977 Thrashed: 4
Page: 787978 Thrashed: 4
Page: 787979 Thrashed: 4
Page: 787980 Thrashed: 4
Page: 787981 Thrashed: 4
Page: 787982 Thrashed: 4
Page: 787983 Thrashed: 4
Page: 787984 Thrashed: 4
Page: 787985 Thrashed: 4
Page: 787986 Thrashed: 4
Page: 787987 Thrashed: 4
Page: 787988 Thrashed: 4
Page: 787989 Thrashed: 4
Page: 787990 Thrashed: 4
Page: 787991 Thrashed: 4
Page: 787992 Thrashed: 4
Page: 787993 Thrashed: 4
Page: 787994 Thrashed: 4
Page: 787995 Thrashed: 4
Page: 787996 Thrashed: 4
Page: 787997 Thrashed: 4
Page: 787998 Thrashed: 4
Page: 787999 Thrashed: 4
Page: 788000 Thrashed: 4
Page: 788001 Thrashed: 4
Page: 788002 Thrashed: 4
Page: 788003 Thrashed: 4
Page: 788004 Thrashed: 4
Page: 788005 Thrashed: 4
Page: 788006 Thrashed: 4
Page: 788007 Thrashed: 4
Page: 788008 Thrashed: 4
Page: 788009 Thrashed: 4
Page: 788010 Thrashed: 4
Page: 788011 Thrashed: 4
Page: 788012 Thrashed: 4
Page: 788013 Thrashed: 4
Page: 788014 Thrashed: 4
Page: 788015 Thrashed: 4
Page: 788016 Thrashed: 4
Page: 788017 Thrashed: 4
Page: 788018 Thrashed: 4
Page: 788019 Thrashed: 4
Page: 788020 Thrashed: 4
Page: 788021 Thrashed: 4
Page: 788022 Thrashed: 4
Page: 788023 Thrashed: 4
Page: 788024 Thrashed: 4
Page: 788025 Thrashed: 4
Page: 788026 Thrashed: 4
Page: 788027 Thrashed: 4
Page: 788028 Thrashed: 4
Page: 788029 Thrashed: 4
Page: 788030 Thrashed: 4
Page: 788031 Thrashed: 4
Page: 788032 Thrashed: 4
Page: 788033 Thrashed: 4
Page: 788034 Thrashed: 4
Page: 788035 Thrashed: 4
Page: 788036 Thrashed: 4
Page: 788037 Thrashed: 4
Page: 788038 Thrashed: 4
Page: 788039 Thrashed: 4
Page: 788040 Thrashed: 4
Page: 788041 Thrashed: 4
Page: 788042 Thrashed: 4
Page: 788043 Thrashed: 4
Page: 788044 Thrashed: 4
Page: 788045 Thrashed: 4
Page: 788046 Thrashed: 4
Page: 788047 Thrashed: 4
Page: 788048 Thrashed: 4
Page: 788049 Thrashed: 4
Page: 788050 Thrashed: 4
Page: 788051 Thrashed: 4
Page: 788052 Thrashed: 4
Page: 788053 Thrashed: 4
Page: 788054 Thrashed: 4
Page: 788055 Thrashed: 4
Page: 788056 Thrashed: 4
Page: 788057 Thrashed: 4
Page: 788058 Thrashed: 4
Page: 788059 Thrashed: 4
Page: 788060 Thrashed: 4
Page: 788061 Thrashed: 4
Page: 788062 Thrashed: 4
Page: 788063 Thrashed: 4
Page: 788064 Thrashed: 4
Page: 788065 Thrashed: 4
Page: 788066 Thrashed: 4
Page: 788067 Thrashed: 4
Page: 788068 Thrashed: 4
Page: 788069 Thrashed: 4
Page: 788070 Thrashed: 4
Page: 788071 Thrashed: 4
Page: 788072 Thrashed: 4
Page: 788073 Thrashed: 4
Page: 788074 Thrashed: 4
Page: 788075 Thrashed: 4
Page: 788076 Thrashed: 4
Page: 788077 Thrashed: 4
Page: 788078 Thrashed: 4
Page: 788079 Thrashed: 4
Page: 788080 Thrashed: 4
Page: 788081 Thrashed: 4
Page: 788082 Thrashed: 4
Page: 788083 Thrashed: 4
Page: 788084 Thrashed: 4
Page: 788085 Thrashed: 4
Page: 788086 Thrashed: 4
Page: 788087 Thrashed: 4
Page: 788088 Thrashed: 4
Page: 788089 Thrashed: 4
Page: 788090 Thrashed: 4
Page: 788091 Thrashed: 4
Page: 788092 Thrashed: 4
Page: 788093 Thrashed: 4
Page: 788094 Thrashed: 4
Page: 788095 Thrashed: 4
Page: 788096 Thrashed: 4
Page: 788097 Thrashed: 4
Page: 788098 Thrashed: 4
Page: 788099 Thrashed: 4
Page: 788100 Thrashed: 4
Page: 788101 Thrashed: 4
Page: 788102 Thrashed: 4
Page: 788103 Thrashed: 4
Page: 788104 Thrashed: 4
Page: 788105 Thrashed: 4
Page: 788106 Thrashed: 4
Page: 788107 Thrashed: 4
Page: 788108 Thrashed: 4
Page: 788109 Thrashed: 4
Page: 788110 Thrashed: 4
Page: 788111 Thrashed: 4
Page: 788112 Thrashed: 4
Page: 788113 Thrashed: 4
Page: 788114 Thrashed: 4
Page: 788115 Thrashed: 4
Page: 788116 Thrashed: 4
Page: 788117 Thrashed: 4
Page: 788118 Thrashed: 4
Page: 788119 Thrashed: 4
Page: 788120 Thrashed: 4
Page: 788121 Thrashed: 4
Page: 788122 Thrashed: 4
Page: 788123 Thrashed: 4
Page: 788124 Thrashed: 4
Page: 788125 Thrashed: 4
Page: 788126 Thrashed: 4
Page: 788127 Thrashed: 4
Page: 788128 Thrashed: 4
Page: 788129 Thrashed: 4
Page: 788130 Thrashed: 4
Page: 788131 Thrashed: 4
Page: 788132 Thrashed: 4
Page: 788133 Thrashed: 4
Page: 788134 Thrashed: 4
Page: 788135 Thrashed: 4
Page: 788136 Thrashed: 4
Page: 788137 Thrashed: 4
Page: 788138 Thrashed: 4
Page: 788139 Thrashed: 4
Page: 788140 Thrashed: 4
Page: 788141 Thrashed: 4
Page: 788142 Thrashed: 4
Page: 788143 Thrashed: 4
Page: 788144 Thrashed: 4
Page: 788145 Thrashed: 4
Page: 788146 Thrashed: 4
Page: 788147 Thrashed: 4
Page: 788148 Thrashed: 4
Page: 788149 Thrashed: 4
Page: 788150 Thrashed: 4
Page: 788151 Thrashed: 4
Page: 788152 Thrashed: 4
Page: 788153 Thrashed: 4
Page: 788154 Thrashed: 4
Page: 788155 Thrashed: 4
Page: 788156 Thrashed: 4
Page: 788157 Thrashed: 4
Page: 788158 Thrashed: 4
Page: 788159 Thrashed: 4
Page: 788160 Thrashed: 4
Page: 788161 Thrashed: 4
Page: 788162 Thrashed: 4
Page: 788163 Thrashed: 4
Page: 788164 Thrashed: 4
Page: 788165 Thrashed: 4
Page: 788166 Thrashed: 4
Page: 788167 Thrashed: 4
Page: 788168 Thrashed: 4
Page: 788169 Thrashed: 4
Page: 788170 Thrashed: 4
Page: 788171 Thrashed: 4
Page: 788172 Thrashed: 4
Page: 788173 Thrashed: 4
Page: 788174 Thrashed: 4
Page: 788175 Thrashed: 4
Page: 788176 Thrashed: 4
Page: 788177 Thrashed: 4
Page: 788178 Thrashed: 4
Page: 788179 Thrashed: 4
Page: 788180 Thrashed: 4
Page: 788181 Thrashed: 4
Page: 788182 Thrashed: 4
Page: 788183 Thrashed: 4
Page: 788184 Thrashed: 4
Page: 788185 Thrashed: 4
Page: 788186 Thrashed: 4
Page: 788187 Thrashed: 4
Page: 788188 Thrashed: 4
Page: 788189 Thrashed: 4
Page: 788190 Thrashed: 4
Page: 788191 Thrashed: 4
Page: 788192 Thrashed: 4
Page: 788193 Thrashed: 4
Page: 788194 Thrashed: 4
Page: 788195 Thrashed: 4
Page: 788196 Thrashed: 4
Page: 788197 Thrashed: 4
Page: 788198 Thrashed: 4
Page: 788199 Thrashed: 4
Page: 788200 Thrashed: 4
Page: 788201 Thrashed: 4
Page: 788202 Thrashed: 4
Page: 788203 Thrashed: 4
Page: 788204 Thrashed: 4
Page: 788205 Thrashed: 4
Page: 788206 Thrashed: 4
Page: 788207 Thrashed: 4
Page: 788208 Thrashed: 4
Page: 788209 Thrashed: 4
Page: 788210 Thrashed: 4
Page: 788211 Thrashed: 4
Page: 788212 Thrashed: 4
Page: 788213 Thrashed: 4
Page: 788214 Thrashed: 4
Page: 788215 Thrashed: 4
Page: 788216 Thrashed: 4
Page: 788217 Thrashed: 4
Page: 788218 Thrashed: 4
Page: 788219 Thrashed: 4
Page: 788220 Thrashed: 4
Page: 788221 Thrashed: 4
Page: 788222 Thrashed: 4
Page: 788223 Thrashed: 4
Page: 788224 Thrashed: 4
Page: 788225 Thrashed: 4
Page: 788226 Thrashed: 4
Page: 788227 Thrashed: 4
Page: 788228 Thrashed: 4
Page: 788229 Thrashed: 4
Page: 788230 Thrashed: 4
Page: 788231 Thrashed: 4
Page: 788232 Thrashed: 4
Page: 788233 Thrashed: 4
Page: 788234 Thrashed: 4
Page: 788235 Thrashed: 4
Page: 788236 Thrashed: 4
Page: 788237 Thrashed: 4
Page: 788238 Thrashed: 4
Page: 788239 Thrashed: 4
Page: 788240 Thrashed: 4
Page: 788241 Thrashed: 4
Page: 788242 Thrashed: 4
Page: 788243 Thrashed: 4
Page: 788244 Thrashed: 4
Page: 788245 Thrashed: 4
Page: 788246 Thrashed: 4
Page: 788247 Thrashed: 4
Page: 788248 Thrashed: 4
Page: 788249 Thrashed: 4
Page: 788250 Thrashed: 4
Page: 788251 Thrashed: 4
Page: 788252 Thrashed: 4
Page: 788253 Thrashed: 4
Page: 788254 Thrashed: 4
Page: 788255 Thrashed: 4
Page: 788256 Thrashed: 4
Page: 788257 Thrashed: 4
Page: 788258 Thrashed: 4
Page: 788259 Thrashed: 4
Page: 788260 Thrashed: 4
Page: 788261 Thrashed: 4
Page: 788262 Thrashed: 4
Page: 788263 Thrashed: 4
Page: 788264 Thrashed: 4
Page: 788265 Thrashed: 4
Page: 788266 Thrashed: 4
Page: 788267 Thrashed: 4
Page: 788268 Thrashed: 4
Page: 788269 Thrashed: 4
Page: 788270 Thrashed: 4
Page: 788271 Thrashed: 4
Page: 788272 Thrashed: 4
Page: 788273 Thrashed: 4
Page: 788274 Thrashed: 4
Page: 788275 Thrashed: 4
Page: 788276 Thrashed: 4
Page: 788277 Thrashed: 4
Page: 788278 Thrashed: 4
Page: 788279 Thrashed: 4
Page: 788280 Thrashed: 4
Page: 788281 Thrashed: 4
Page: 788282 Thrashed: 4
Page: 788283 Thrashed: 4
Page: 788284 Thrashed: 4
Page: 788285 Thrashed: 4
Page: 788286 Thrashed: 4
Page: 788287 Thrashed: 4
Page: 788288 Thrashed: 4
Page: 788289 Thrashed: 4
Page: 788290 Thrashed: 4
Page: 788291 Thrashed: 4
Page: 788292 Thrashed: 4
Page: 788293 Thrashed: 4
Page: 788294 Thrashed: 4
Page: 788295 Thrashed: 4
Page: 788296 Thrashed: 4
Page: 788297 Thrashed: 4
Page: 788298 Thrashed: 4
Page: 788299 Thrashed: 4
Page: 788300 Thrashed: 4
Page: 788301 Thrashed: 4
Page: 788302 Thrashed: 4
Page: 788303 Thrashed: 4
Page: 788304 Thrashed: 4
Page: 788305 Thrashed: 4
Page: 788306 Thrashed: 4
Page: 788307 Thrashed: 4
Page: 788308 Thrashed: 4
Page: 788309 Thrashed: 4
Page: 788310 Thrashed: 4
Page: 788311 Thrashed: 4
Page: 788312 Thrashed: 4
Page: 788313 Thrashed: 4
Page: 788314 Thrashed: 4
Page: 788315 Thrashed: 4
Page: 788316 Thrashed: 4
Page: 788317 Thrashed: 4
Page: 788318 Thrashed: 4
Page: 788319 Thrashed: 4
Page: 788320 Thrashed: 4
Page: 788321 Thrashed: 4
Page: 788322 Thrashed: 4
Page: 788323 Thrashed: 4
Page: 788324 Thrashed: 4
Page: 788325 Thrashed: 4
Page: 788326 Thrashed: 4
Page: 788327 Thrashed: 4
Page: 788328 Thrashed: 4
Page: 788329 Thrashed: 4
Page: 788330 Thrashed: 4
Page: 788331 Thrashed: 4
Page: 788332 Thrashed: 4
Page: 788333 Thrashed: 4
Page: 788334 Thrashed: 4
Page: 788335 Thrashed: 4
Page: 788336 Thrashed: 4
Page: 788337 Thrashed: 4
Page: 788338 Thrashed: 4
Page: 788339 Thrashed: 4
Page: 788340 Thrashed: 4
Page: 788341 Thrashed: 4
Page: 788342 Thrashed: 4
Page: 788343 Thrashed: 4
Page: 788344 Thrashed: 4
Page: 788345 Thrashed: 4
Page: 788346 Thrashed: 4
Page: 788347 Thrashed: 4
Page: 788348 Thrashed: 4
Page: 788349 Thrashed: 4
Page: 788350 Thrashed: 4
Page: 788351 Thrashed: 4
Page: 788352 Thrashed: 4
Page: 788353 Thrashed: 4
Page: 788354 Thrashed: 4
Page: 788355 Thrashed: 4
Page: 788356 Thrashed: 4
Page: 788357 Thrashed: 4
Page: 788358 Thrashed: 4
Page: 788359 Thrashed: 4
Page: 788360 Thrashed: 4
Page: 788361 Thrashed: 4
Page: 788362 Thrashed: 4
Page: 788363 Thrashed: 4
Page: 788364 Thrashed: 4
Page: 788365 Thrashed: 4
Page: 788366 Thrashed: 4
Page: 788367 Thrashed: 4
Page: 788368 Thrashed: 4
Page: 788369 Thrashed: 4
Page: 788370 Thrashed: 4
Page: 788371 Thrashed: 4
Page: 788372 Thrashed: 4
Page: 788373 Thrashed: 4
Page: 788374 Thrashed: 4
Page: 788375 Thrashed: 4
Page: 788376 Thrashed: 4
Page: 788377 Thrashed: 4
Page: 788378 Thrashed: 4
Page: 788379 Thrashed: 4
Page: 788380 Thrashed: 4
Page: 788381 Thrashed: 4
Page: 788382 Thrashed: 4
Page: 788383 Thrashed: 4
Page: 788384 Thrashed: 4
Page: 788385 Thrashed: 4
Page: 788386 Thrashed: 4
Page: 788387 Thrashed: 4
Page: 788388 Thrashed: 4
Page: 788389 Thrashed: 4
Page: 788390 Thrashed: 4
Page: 788391 Thrashed: 4
Page: 788392 Thrashed: 4
Page: 788393 Thrashed: 4
Page: 788394 Thrashed: 4
Page: 788395 Thrashed: 4
Page: 788396 Thrashed: 4
Page: 788397 Thrashed: 4
Page: 788398 Thrashed: 4
Page: 788399 Thrashed: 4
Page: 788400 Thrashed: 4
Page: 788401 Thrashed: 4
Page: 788402 Thrashed: 4
Page: 788403 Thrashed: 4
Page: 788404 Thrashed: 4
Page: 788405 Thrashed: 4
Page: 788406 Thrashed: 4
Page: 788407 Thrashed: 4
Page: 788408 Thrashed: 4
Page: 788409 Thrashed: 4
Page: 788410 Thrashed: 4
Page: 788411 Thrashed: 4
Page: 788412 Thrashed: 4
Page: 788413 Thrashed: 4
Page: 788414 Thrashed: 4
Page: 788415 Thrashed: 4
Page: 788416 Thrashed: 4
Page: 788417 Thrashed: 4
Page: 788418 Thrashed: 4
Page: 788419 Thrashed: 4
Page: 788420 Thrashed: 4
Page: 788421 Thrashed: 4
Page: 788422 Thrashed: 4
Page: 788423 Thrashed: 4
Page: 788424 Thrashed: 4
Page: 788425 Thrashed: 4
Page: 788426 Thrashed: 4
Page: 788427 Thrashed: 4
Page: 788428 Thrashed: 4
Page: 788429 Thrashed: 4
Page: 788430 Thrashed: 4
Page: 788431 Thrashed: 4
Page: 788432 Thrashed: 4
Page: 788433 Thrashed: 4
Page: 788434 Thrashed: 4
Page: 788435 Thrashed: 4
Page: 788436 Thrashed: 4
Page: 788437 Thrashed: 4
Page: 788438 Thrashed: 4
Page: 788439 Thrashed: 4
Page: 788440 Thrashed: 4
Page: 788441 Thrashed: 4
Page: 788442 Thrashed: 4
Page: 788443 Thrashed: 4
Page: 788444 Thrashed: 4
Page: 788445 Thrashed: 4
Page: 788446 Thrashed: 4
Page: 788447 Thrashed: 4
Page: 788448 Thrashed: 4
Page: 788449 Thrashed: 4
Page: 788450 Thrashed: 4
Page: 788451 Thrashed: 4
Page: 788452 Thrashed: 4
Page: 788453 Thrashed: 4
Page: 788454 Thrashed: 4
Page: 788455 Thrashed: 4
Page: 788456 Thrashed: 4
Page: 788457 Thrashed: 4
Page: 788458 Thrashed: 4
Page: 788459 Thrashed: 4
Page: 788460 Thrashed: 4
Page: 788461 Thrashed: 4
Page: 788462 Thrashed: 4
Page: 788463 Thrashed: 4
Page: 788464 Thrashed: 4
Page: 788465 Thrashed: 4
Page: 788466 Thrashed: 4
Page: 788467 Thrashed: 4
Page: 788468 Thrashed: 4
Page: 788469 Thrashed: 4
Page: 788470 Thrashed: 4
Page: 788471 Thrashed: 4
Page: 788472 Thrashed: 4
Page: 788473 Thrashed: 4
Page: 788474 Thrashed: 4
Page: 788475 Thrashed: 4
Page: 788476 Thrashed: 4
Page: 788477 Thrashed: 4
Page: 788478 Thrashed: 4
Page: 788479 Thrashed: 4
Page: 788480 Thrashed: 6
Page: 788481 Thrashed: 6
Page: 788482 Thrashed: 6
Page: 788483 Thrashed: 6
Page: 788484 Thrashed: 6
Page: 788485 Thrashed: 6
Page: 788486 Thrashed: 6
Page: 788487 Thrashed: 6
Page: 788488 Thrashed: 6
Page: 788489 Thrashed: 6
Page: 788490 Thrashed: 6
Page: 788491 Thrashed: 6
Page: 788492 Thrashed: 6
Page: 788493 Thrashed: 6
Page: 788494 Thrashed: 6
Page: 788495 Thrashed: 6
Page: 788496 Thrashed: 6
Page: 788497 Thrashed: 6
Page: 788498 Thrashed: 6
Page: 788499 Thrashed: 6
Page: 788500 Thrashed: 6
Page: 788501 Thrashed: 6
Page: 788502 Thrashed: 6
Page: 788503 Thrashed: 6
Page: 788504 Thrashed: 6
Page: 788505 Thrashed: 6
Page: 788506 Thrashed: 6
Page: 788507 Thrashed: 6
Page: 788508 Thrashed: 6
Page: 788509 Thrashed: 6
Page: 788510 Thrashed: 6
Page: 788511 Thrashed: 6
Page: 788512 Thrashed: 6
Page: 788513 Thrashed: 6
Page: 788514 Thrashed: 6
Page: 788515 Thrashed: 6
Page: 788516 Thrashed: 6
Page: 788517 Thrashed: 6
Page: 788518 Thrashed: 6
Page: 788519 Thrashed: 6
Page: 788520 Thrashed: 6
Page: 788521 Thrashed: 6
Page: 788522 Thrashed: 6
Page: 788523 Thrashed: 6
Page: 788524 Thrashed: 6
Page: 788525 Thrashed: 6
Page: 788526 Thrashed: 6
Page: 788527 Thrashed: 6
Page: 788528 Thrashed: 6
Page: 788529 Thrashed: 6
Page: 788530 Thrashed: 6
Page: 788531 Thrashed: 6
Page: 788532 Thrashed: 6
Page: 788533 Thrashed: 6
Page: 788534 Thrashed: 6
Page: 788535 Thrashed: 6
Page: 788536 Thrashed: 6
Page: 788537 Thrashed: 6
Page: 788538 Thrashed: 6
Page: 788539 Thrashed: 6
Page: 788540 Thrashed: 6
Page: 788541 Thrashed: 6
Page: 788542 Thrashed: 6
Page: 788543 Thrashed: 6
Page: 788544 Thrashed: 6
Page: 788545 Thrashed: 6
Page: 788546 Thrashed: 6
Page: 788547 Thrashed: 6
Page: 788548 Thrashed: 6
Page: 788549 Thrashed: 6
Page: 788550 Thrashed: 6
Page: 788551 Thrashed: 6
Page: 788552 Thrashed: 6
Page: 788553 Thrashed: 6
Page: 788554 Thrashed: 6
Page: 788555 Thrashed: 6
Page: 788556 Thrashed: 6
Page: 788557 Thrashed: 6
Page: 788558 Thrashed: 6
Page: 788559 Thrashed: 6
Page: 788560 Thrashed: 6
Page: 788561 Thrashed: 6
Page: 788562 Thrashed: 6
Page: 788563 Thrashed: 6
Page: 788564 Thrashed: 6
Page: 788565 Thrashed: 6
Page: 788566 Thrashed: 6
Page: 788567 Thrashed: 6
Page: 788568 Thrashed: 6
Page: 788569 Thrashed: 6
Page: 788570 Thrashed: 6
Page: 788571 Thrashed: 6
Page: 788572 Thrashed: 6
Page: 788573 Thrashed: 6
Page: 788574 Thrashed: 6
Page: 788575 Thrashed: 6
Page: 788576 Thrashed: 6
Page: 788577 Thrashed: 6
Page: 788578 Thrashed: 6
Page: 788579 Thrashed: 6
Page: 788580 Thrashed: 6
Page: 788581 Thrashed: 6
Page: 788582 Thrashed: 6
Page: 788583 Thrashed: 6
Page: 788584 Thrashed: 6
Page: 788585 Thrashed: 6
Page: 788586 Thrashed: 6
Page: 788587 Thrashed: 6
Page: 788588 Thrashed: 6
Page: 788589 Thrashed: 6
Page: 788590 Thrashed: 6
Page: 788591 Thrashed: 6
Page: 788592 Thrashed: 6
Page: 788593 Thrashed: 6
Page: 788594 Thrashed: 6
Page: 788595 Thrashed: 6
Page: 788596 Thrashed: 6
Page: 788597 Thrashed: 6
Page: 788598 Thrashed: 6
Page: 788599 Thrashed: 6
Page: 788600 Thrashed: 6
Page: 788601 Thrashed: 6
Page: 788602 Thrashed: 6
Page: 788603 Thrashed: 6
Page: 788604 Thrashed: 6
Page: 788605 Thrashed: 6
Page: 788606 Thrashed: 6
Page: 788607 Thrashed: 6
Page: 788608 Thrashed: 6
Page: 788609 Thrashed: 6
Page: 788610 Thrashed: 6
Page: 788611 Thrashed: 6
Page: 788612 Thrashed: 6
Page: 788613 Thrashed: 6
Page: 788614 Thrashed: 6
Page: 788615 Thrashed: 6
Page: 788616 Thrashed: 6
Page: 788617 Thrashed: 6
Page: 788618 Thrashed: 6
Page: 788619 Thrashed: 6
Page: 788620 Thrashed: 6
Page: 788621 Thrashed: 6
Page: 788622 Thrashed: 6
Page: 788623 Thrashed: 6
Page: 788624 Thrashed: 6
Page: 788625 Thrashed: 6
Page: 788626 Thrashed: 6
Page: 788627 Thrashed: 6
Page: 788628 Thrashed: 6
Page: 788629 Thrashed: 6
Page: 788630 Thrashed: 6
Page: 788631 Thrashed: 6
Page: 788632 Thrashed: 6
Page: 788633 Thrashed: 6
Page: 788634 Thrashed: 6
Page: 788635 Thrashed: 6
Page: 788636 Thrashed: 6
Page: 788637 Thrashed: 6
Page: 788638 Thrashed: 6
Page: 788639 Thrashed: 6
Page: 788640 Thrashed: 6
Page: 788641 Thrashed: 6
Page: 788642 Thrashed: 6
Page: 788643 Thrashed: 6
Page: 788644 Thrashed: 6
Page: 788645 Thrashed: 6
Page: 788646 Thrashed: 6
Page: 788647 Thrashed: 6
Page: 788648 Thrashed: 6
Page: 788649 Thrashed: 6
Page: 788650 Thrashed: 6
Page: 788651 Thrashed: 6
Page: 788652 Thrashed: 6
Page: 788653 Thrashed: 6
Page: 788654 Thrashed: 6
Page: 788655 Thrashed: 6
Page: 788656 Thrashed: 6
Page: 788657 Thrashed: 6
Page: 788658 Thrashed: 6
Page: 788659 Thrashed: 6
Page: 788660 Thrashed: 6
Page: 788661 Thrashed: 6
Page: 788662 Thrashed: 6
Page: 788663 Thrashed: 6
Page: 788664 Thrashed: 6
Page: 788665 Thrashed: 6
Page: 788666 Thrashed: 6
Page: 788667 Thrashed: 6
Page: 788668 Thrashed: 6
Page: 788669 Thrashed: 6
Page: 788670 Thrashed: 6
Page: 788671 Thrashed: 6
Page: 788672 Thrashed: 6
Page: 788673 Thrashed: 6
Page: 788674 Thrashed: 6
Page: 788675 Thrashed: 6
Page: 788676 Thrashed: 6
Page: 788677 Thrashed: 6
Page: 788678 Thrashed: 6
Page: 788679 Thrashed: 6
Page: 788680 Thrashed: 6
Page: 788681 Thrashed: 6
Page: 788682 Thrashed: 6
Page: 788683 Thrashed: 6
Page: 788684 Thrashed: 6
Page: 788685 Thrashed: 6
Page: 788686 Thrashed: 6
Page: 788687 Thrashed: 6
Page: 788688 Thrashed: 6
Page: 788689 Thrashed: 6
Page: 788690 Thrashed: 6
Page: 788691 Thrashed: 6
Page: 788692 Thrashed: 6
Page: 788693 Thrashed: 6
Page: 788694 Thrashed: 6
Page: 788695 Thrashed: 6
Page: 788696 Thrashed: 6
Page: 788697 Thrashed: 6
Page: 788698 Thrashed: 6
Page: 788699 Thrashed: 6
Page: 788700 Thrashed: 6
Page: 788701 Thrashed: 6
Page: 788702 Thrashed: 6
Page: 788703 Thrashed: 6
Page: 788704 Thrashed: 6
Page: 788705 Thrashed: 6
Page: 788706 Thrashed: 6
Page: 788707 Thrashed: 6
Page: 788708 Thrashed: 6
Page: 788709 Thrashed: 6
Page: 788710 Thrashed: 6
Page: 788711 Thrashed: 6
Page: 788712 Thrashed: 6
Page: 788713 Thrashed: 6
Page: 788714 Thrashed: 6
Page: 788715 Thrashed: 6
Page: 788716 Thrashed: 6
Page: 788717 Thrashed: 6
Page: 788718 Thrashed: 6
Page: 788719 Thrashed: 6
Page: 788720 Thrashed: 6
Page: 788721 Thrashed: 6
Page: 788722 Thrashed: 6
Page: 788723 Thrashed: 6
Page: 788724 Thrashed: 6
Page: 788725 Thrashed: 6
Page: 788726 Thrashed: 6
Page: 788727 Thrashed: 6
Page: 788728 Thrashed: 6
Page: 788729 Thrashed: 6
Page: 788730 Thrashed: 6
Page: 788731 Thrashed: 6
Page: 788732 Thrashed: 6
Page: 788733 Thrashed: 6
Page: 788734 Thrashed: 6
Page: 788735 Thrashed: 6
Page: 788736 Thrashed: 6
Page: 788737 Thrashed: 6
Page: 788738 Thrashed: 6
Page: 788739 Thrashed: 6
Page: 788740 Thrashed: 6
Page: 788741 Thrashed: 6
Page: 788742 Thrashed: 6
Page: 788743 Thrashed: 6
Page: 788744 Thrashed: 6
Page: 788745 Thrashed: 6
Page: 788746 Thrashed: 6
Page: 788747 Thrashed: 6
Page: 788748 Thrashed: 6
Page: 788749 Thrashed: 6
Page: 788750 Thrashed: 6
Page: 788751 Thrashed: 6
Page: 788752 Thrashed: 6
Page: 788753 Thrashed: 6
Page: 788754 Thrashed: 6
Page: 788755 Thrashed: 6
Page: 788756 Thrashed: 6
Page: 788757 Thrashed: 6
Page: 788758 Thrashed: 6
Page: 788759 Thrashed: 6
Page: 788760 Thrashed: 6
Page: 788761 Thrashed: 6
Page: 788762 Thrashed: 6
Page: 788763 Thrashed: 6
Page: 788764 Thrashed: 6
Page: 788765 Thrashed: 6
Page: 788766 Thrashed: 6
Page: 788767 Thrashed: 6
Page: 788768 Thrashed: 6
Page: 788769 Thrashed: 6
Page: 788770 Thrashed: 6
Page: 788771 Thrashed: 6
Page: 788772 Thrashed: 6
Page: 788773 Thrashed: 6
Page: 788774 Thrashed: 6
Page: 788775 Thrashed: 6
Page: 788776 Thrashed: 6
Page: 788777 Thrashed: 6
Page: 788778 Thrashed: 6
Page: 788779 Thrashed: 6
Page: 788780 Thrashed: 6
Page: 788781 Thrashed: 6
Page: 788782 Thrashed: 6
Page: 788783 Thrashed: 6
Page: 788784 Thrashed: 6
Page: 788785 Thrashed: 6
Page: 788786 Thrashed: 6
Page: 788787 Thrashed: 6
Page: 788788 Thrashed: 6
Page: 788789 Thrashed: 6
Page: 788790 Thrashed: 6
Page: 788791 Thrashed: 6
Page: 788792 Thrashed: 6
Page: 788793 Thrashed: 6
Page: 788794 Thrashed: 6
Page: 788795 Thrashed: 6
Page: 788796 Thrashed: 6
Page: 788797 Thrashed: 6
Page: 788798 Thrashed: 6
Page: 788799 Thrashed: 6
Page: 788800 Thrashed: 6
Page: 788801 Thrashed: 6
Page: 788802 Thrashed: 6
Page: 788803 Thrashed: 6
Page: 788804 Thrashed: 6
Page: 788805 Thrashed: 6
Page: 788806 Thrashed: 6
Page: 788807 Thrashed: 6
Page: 788808 Thrashed: 6
Page: 788809 Thrashed: 6
Page: 788810 Thrashed: 6
Page: 788811 Thrashed: 6
Page: 788812 Thrashed: 6
Page: 788813 Thrashed: 6
Page: 788814 Thrashed: 6
Page: 788815 Thrashed: 6
Page: 788816 Thrashed: 6
Page: 788817 Thrashed: 6
Page: 788818 Thrashed: 6
Page: 788819 Thrashed: 6
Page: 788820 Thrashed: 6
Page: 788821 Thrashed: 6
Page: 788822 Thrashed: 6
Page: 788823 Thrashed: 6
Page: 788824 Thrashed: 6
Page: 788825 Thrashed: 6
Page: 788826 Thrashed: 6
Page: 788827 Thrashed: 6
Page: 788828 Thrashed: 6
Page: 788829 Thrashed: 6
Page: 788830 Thrashed: 6
Page: 788831 Thrashed: 6
Page: 788832 Thrashed: 6
Page: 788833 Thrashed: 6
Page: 788834 Thrashed: 6
Page: 788835 Thrashed: 6
Page: 788836 Thrashed: 6
Page: 788837 Thrashed: 6
Page: 788838 Thrashed: 6
Page: 788839 Thrashed: 6
Page: 788840 Thrashed: 6
Page: 788841 Thrashed: 6
Page: 788842 Thrashed: 6
Page: 788843 Thrashed: 6
Page: 788844 Thrashed: 6
Page: 788845 Thrashed: 6
Page: 788846 Thrashed: 6
Page: 788847 Thrashed: 6
Page: 788848 Thrashed: 6
Page: 788849 Thrashed: 6
Page: 788850 Thrashed: 6
Page: 788851 Thrashed: 6
Page: 788852 Thrashed: 6
Page: 788853 Thrashed: 6
Page: 788854 Thrashed: 6
Page: 788855 Thrashed: 6
Page: 788856 Thrashed: 6
Page: 788857 Thrashed: 6
Page: 788858 Thrashed: 6
Page: 788859 Thrashed: 6
Page: 788860 Thrashed: 6
Page: 788861 Thrashed: 6
Page: 788862 Thrashed: 6
Page: 788863 Thrashed: 6
Page: 788864 Thrashed: 6
Page: 788865 Thrashed: 6
Page: 788866 Thrashed: 6
Page: 788867 Thrashed: 6
Page: 788868 Thrashed: 6
Page: 788869 Thrashed: 6
Page: 788870 Thrashed: 6
Page: 788871 Thrashed: 6
Page: 788872 Thrashed: 6
Page: 788873 Thrashed: 6
Page: 788874 Thrashed: 6
Page: 788875 Thrashed: 6
Page: 788876 Thrashed: 6
Page: 788877 Thrashed: 6
Page: 788878 Thrashed: 6
Page: 788879 Thrashed: 6
Page: 788880 Thrashed: 6
Page: 788881 Thrashed: 6
Page: 788882 Thrashed: 6
Page: 788883 Thrashed: 6
Page: 788884 Thrashed: 6
Page: 788885 Thrashed: 6
Page: 788886 Thrashed: 6
Page: 788887 Thrashed: 6
Page: 788888 Thrashed: 6
Page: 788889 Thrashed: 6
Page: 788890 Thrashed: 6
Page: 788891 Thrashed: 6
Page: 788892 Thrashed: 6
Page: 788893 Thrashed: 6
Page: 788894 Thrashed: 6
Page: 788895 Thrashed: 6
Page: 788896 Thrashed: 6
Page: 788897 Thrashed: 6
Page: 788898 Thrashed: 6
Page: 788899 Thrashed: 6
Page: 788900 Thrashed: 6
Page: 788901 Thrashed: 6
Page: 788902 Thrashed: 6
Page: 788903 Thrashed: 6
Page: 788904 Thrashed: 6
Page: 788905 Thrashed: 6
Page: 788906 Thrashed: 6
Page: 788907 Thrashed: 6
Page: 788908 Thrashed: 6
Page: 788909 Thrashed: 6
Page: 788910 Thrashed: 6
Page: 788911 Thrashed: 6
Page: 788912 Thrashed: 6
Page: 788913 Thrashed: 6
Page: 788914 Thrashed: 6
Page: 788915 Thrashed: 6
Page: 788916 Thrashed: 6
Page: 788917 Thrashed: 6
Page: 788918 Thrashed: 6
Page: 788919 Thrashed: 6
Page: 788920 Thrashed: 6
Page: 788921 Thrashed: 6
Page: 788922 Thrashed: 6
Page: 788923 Thrashed: 6
Page: 788924 Thrashed: 6
Page: 788925 Thrashed: 6
Page: 788926 Thrashed: 6
Page: 788927 Thrashed: 6
Page: 788928 Thrashed: 6
Page: 788929 Thrashed: 6
Page: 788930 Thrashed: 6
Page: 788931 Thrashed: 6
Page: 788932 Thrashed: 6
Page: 788933 Thrashed: 6
Page: 788934 Thrashed: 6
Page: 788935 Thrashed: 6
Page: 788936 Thrashed: 6
Page: 788937 Thrashed: 6
Page: 788938 Thrashed: 6
Page: 788939 Thrashed: 6
Page: 788940 Thrashed: 6
Page: 788941 Thrashed: 6
Page: 788942 Thrashed: 6
Page: 788943 Thrashed: 6
Page: 788944 Thrashed: 6
Page: 788945 Thrashed: 6
Page: 788946 Thrashed: 6
Page: 788947 Thrashed: 6
Page: 788948 Thrashed: 6
Page: 788949 Thrashed: 6
Page: 788950 Thrashed: 6
Page: 788951 Thrashed: 6
Page: 788952 Thrashed: 6
Page: 788953 Thrashed: 6
Page: 788954 Thrashed: 6
Page: 788955 Thrashed: 6
Page: 788956 Thrashed: 6
Page: 788957 Thrashed: 6
Page: 788958 Thrashed: 6
Page: 788959 Thrashed: 6
Page: 788960 Thrashed: 6
Page: 788961 Thrashed: 6
Page: 788962 Thrashed: 6
Page: 788963 Thrashed: 6
Page: 788964 Thrashed: 6
Page: 788965 Thrashed: 6
Page: 788966 Thrashed: 6
Page: 788967 Thrashed: 6
Page: 788968 Thrashed: 6
Page: 788969 Thrashed: 6
Page: 788970 Thrashed: 6
Page: 788971 Thrashed: 6
Page: 788972 Thrashed: 6
Page: 788973 Thrashed: 6
Page: 788974 Thrashed: 6
Page: 788975 Thrashed: 6
Page: 788976 Thrashed: 6
Page: 788977 Thrashed: 6
Page: 788978 Thrashed: 6
Page: 788979 Thrashed: 6
Page: 788980 Thrashed: 6
Page: 788981 Thrashed: 6
Page: 788982 Thrashed: 6
Page: 788983 Thrashed: 6
Page: 788984 Thrashed: 6
Page: 788985 Thrashed: 6
Page: 788986 Thrashed: 6
Page: 788987 Thrashed: 6
Page: 788988 Thrashed: 6
Page: 788989 Thrashed: 6
Page: 788990 Thrashed: 6
Page: 788991 Thrashed: 6
Page: 788992 Thrashed: 6
Page: 788993 Thrashed: 6
Page: 788994 Thrashed: 6
Page: 788995 Thrashed: 6
Page: 788996 Thrashed: 6
Page: 788997 Thrashed: 6
Page: 788998 Thrashed: 6
Page: 788999 Thrashed: 6
Page: 789000 Thrashed: 6
Page: 789001 Thrashed: 6
Page: 789002 Thrashed: 6
Page: 789003 Thrashed: 6
Page: 789004 Thrashed: 6
Page: 789005 Thrashed: 6
Page: 789006 Thrashed: 6
Page: 789007 Thrashed: 6
Page: 789008 Thrashed: 6
Page: 789009 Thrashed: 6
Page: 789010 Thrashed: 6
Page: 789011 Thrashed: 6
Page: 789012 Thrashed: 6
Page: 789013 Thrashed: 6
Page: 789014 Thrashed: 6
Page: 789015 Thrashed: 6
Page: 789016 Thrashed: 6
Page: 789017 Thrashed: 6
Page: 789018 Thrashed: 6
Page: 789019 Thrashed: 6
Page: 789020 Thrashed: 6
Page: 789021 Thrashed: 6
Page: 789022 Thrashed: 6
Page: 789023 Thrashed: 6
Page: 789024 Thrashed: 6
Page: 789025 Thrashed: 6
Page: 789026 Thrashed: 6
Page: 789027 Thrashed: 6
Page: 789028 Thrashed: 6
Page: 789029 Thrashed: 6
Page: 789030 Thrashed: 6
Page: 789031 Thrashed: 6
Page: 789032 Thrashed: 6
Page: 789033 Thrashed: 6
Page: 789034 Thrashed: 6
Page: 789035 Thrashed: 6
Page: 789036 Thrashed: 6
Page: 789037 Thrashed: 6
Page: 789038 Thrashed: 6
Page: 789039 Thrashed: 6
Page: 789040 Thrashed: 6
Page: 789041 Thrashed: 6
Page: 789042 Thrashed: 6
Page: 789043 Thrashed: 6
Page: 789044 Thrashed: 6
Page: 789045 Thrashed: 6
Page: 789046 Thrashed: 6
Page: 789047 Thrashed: 6
Page: 789048 Thrashed: 6
Page: 789049 Thrashed: 6
Page: 789050 Thrashed: 6
Page: 789051 Thrashed: 6
Page: 789052 Thrashed: 6
Page: 789053 Thrashed: 6
Page: 789054 Thrashed: 6
Page: 789055 Thrashed: 6
Page: 789056 Thrashed: 6
Page: 789057 Thrashed: 6
Page: 789058 Thrashed: 6
Page: 789059 Thrashed: 6
Page: 789060 Thrashed: 6
Page: 789061 Thrashed: 6
Page: 789062 Thrashed: 6
Page: 789063 Thrashed: 6
Page: 789064 Thrashed: 6
Page: 789065 Thrashed: 6
Page: 789066 Thrashed: 6
Page: 789067 Thrashed: 6
Page: 789068 Thrashed: 6
Page: 789069 Thrashed: 6
Page: 789070 Thrashed: 6
Page: 789071 Thrashed: 6
Page: 789072 Thrashed: 6
Page: 789073 Thrashed: 6
Page: 789074 Thrashed: 6
Page: 789075 Thrashed: 6
Page: 789076 Thrashed: 6
Page: 789077 Thrashed: 6
Page: 789078 Thrashed: 6
Page: 789079 Thrashed: 6
Page: 789080 Thrashed: 6
Page: 789081 Thrashed: 6
Page: 789082 Thrashed: 6
Page: 789083 Thrashed: 6
Page: 789084 Thrashed: 6
Page: 789085 Thrashed: 6
Page: 789086 Thrashed: 6
Page: 789087 Thrashed: 6
Page: 789088 Thrashed: 6
Page: 789089 Thrashed: 6
Page: 789090 Thrashed: 6
Page: 789091 Thrashed: 6
Page: 789092 Thrashed: 6
Page: 789093 Thrashed: 6
Page: 789094 Thrashed: 6
Page: 789095 Thrashed: 6
Page: 789096 Thrashed: 6
Page: 789097 Thrashed: 6
Page: 789098 Thrashed: 6
Page: 789099 Thrashed: 6
Page: 789100 Thrashed: 6
Page: 789101 Thrashed: 6
Page: 789102 Thrashed: 6
Page: 789103 Thrashed: 6
Page: 789104 Thrashed: 6
Page: 789105 Thrashed: 6
Page: 789106 Thrashed: 6
Page: 789107 Thrashed: 6
Page: 789108 Thrashed: 6
Page: 789109 Thrashed: 6
Page: 789110 Thrashed: 6
Page: 789111 Thrashed: 6
Page: 789112 Thrashed: 6
Page: 789113 Thrashed: 6
Page: 789114 Thrashed: 6
Page: 789115 Thrashed: 6
Page: 789116 Thrashed: 6
Page: 789117 Thrashed: 6
Page: 789118 Thrashed: 6
Page: 789119 Thrashed: 6
Page: 789120 Thrashed: 6
Page: 789121 Thrashed: 6
Page: 789122 Thrashed: 6
Page: 789123 Thrashed: 6
Page: 789124 Thrashed: 6
Page: 789125 Thrashed: 6
Page: 789126 Thrashed: 6
Page: 789127 Thrashed: 6
Page: 789128 Thrashed: 6
Page: 789129 Thrashed: 6
Page: 789130 Thrashed: 6
Page: 789131 Thrashed: 6
Page: 789132 Thrashed: 6
Page: 789133 Thrashed: 6
Page: 789134 Thrashed: 6
Page: 789135 Thrashed: 6
Page: 789136 Thrashed: 6
Page: 789137 Thrashed: 6
Page: 789138 Thrashed: 6
Page: 789139 Thrashed: 6
Page: 789140 Thrashed: 6
Page: 789141 Thrashed: 6
Page: 789142 Thrashed: 6
Page: 789143 Thrashed: 6
Page: 789144 Thrashed: 6
Page: 789145 Thrashed: 6
Page: 789146 Thrashed: 6
Page: 789147 Thrashed: 6
Page: 789148 Thrashed: 6
Page: 789149 Thrashed: 6
Page: 789150 Thrashed: 6
Page: 789151 Thrashed: 6
Page: 789152 Thrashed: 6
Page: 789153 Thrashed: 6
Page: 789154 Thrashed: 6
Page: 789155 Thrashed: 6
Page: 789156 Thrashed: 6
Page: 789157 Thrashed: 6
Page: 789158 Thrashed: 6
Page: 789159 Thrashed: 6
Page: 789160 Thrashed: 6
Page: 789161 Thrashed: 6
Page: 789162 Thrashed: 6
Page: 789163 Thrashed: 6
Page: 789164 Thrashed: 6
Page: 789165 Thrashed: 6
Page: 789166 Thrashed: 6
Page: 789167 Thrashed: 6
Page: 789168 Thrashed: 6
Page: 789169 Thrashed: 6
Page: 789170 Thrashed: 6
Page: 789171 Thrashed: 6
Page: 789172 Thrashed: 6
Page: 789173 Thrashed: 6
Page: 789174 Thrashed: 6
Page: 789175 Thrashed: 6
Page: 789176 Thrashed: 6
Page: 789177 Thrashed: 6
Page: 789178 Thrashed: 6
Page: 789179 Thrashed: 6
Page: 789180 Thrashed: 6
Page: 789181 Thrashed: 6
Page: 789182 Thrashed: 6
Page: 789183 Thrashed: 6
Page: 789184 Thrashed: 6
Page: 789185 Thrashed: 6
Page: 789186 Thrashed: 6
Page: 789187 Thrashed: 6
Page: 789188 Thrashed: 6
Page: 789189 Thrashed: 6
Page: 789190 Thrashed: 6
Page: 789191 Thrashed: 6
Page: 789192 Thrashed: 6
Page: 789193 Thrashed: 6
Page: 789194 Thrashed: 6
Page: 789195 Thrashed: 6
Page: 789196 Thrashed: 6
Page: 789197 Thrashed: 6
Page: 789198 Thrashed: 6
Page: 789199 Thrashed: 6
Page: 789200 Thrashed: 6
Page: 789201 Thrashed: 6
Page: 789202 Thrashed: 6
Page: 789203 Thrashed: 6
Page: 789204 Thrashed: 6
Page: 789205 Thrashed: 6
Page: 789206 Thrashed: 6
Page: 789207 Thrashed: 6
Page: 789208 Thrashed: 6
Page: 789209 Thrashed: 6
Page: 789210 Thrashed: 6
Page: 789211 Thrashed: 6
Page: 789212 Thrashed: 6
Page: 789213 Thrashed: 6
Page: 789214 Thrashed: 6
Page: 789215 Thrashed: 6
Page: 789216 Thrashed: 6
Page: 789217 Thrashed: 6
Page: 789218 Thrashed: 6
Page: 789219 Thrashed: 6
Page: 789220 Thrashed: 6
Page: 789221 Thrashed: 6
Page: 789222 Thrashed: 6
Page: 789223 Thrashed: 6
Page: 789224 Thrashed: 6
Page: 789225 Thrashed: 6
Page: 789226 Thrashed: 6
Page: 789227 Thrashed: 6
Page: 789228 Thrashed: 6
Page: 789229 Thrashed: 6
Page: 789230 Thrashed: 6
Page: 789231 Thrashed: 6
Page: 789232 Thrashed: 6
Page: 789233 Thrashed: 6
Page: 789234 Thrashed: 6
Page: 789235 Thrashed: 6
Page: 789236 Thrashed: 6
Page: 789237 Thrashed: 6
Page: 789238 Thrashed: 6
Page: 789239 Thrashed: 6
Page: 789240 Thrashed: 6
Page: 789241 Thrashed: 6
Page: 789242 Thrashed: 6
Page: 789243 Thrashed: 6
Page: 789244 Thrashed: 6
Page: 789245 Thrashed: 6
Page: 789246 Thrashed: 6
Page: 789247 Thrashed: 6
Page: 789248 Thrashed: 6
Page: 789249 Thrashed: 6
Page: 789250 Thrashed: 6
Page: 789251 Thrashed: 6
Page: 789252 Thrashed: 6
Page: 789253 Thrashed: 6
Page: 789254 Thrashed: 6
Page: 789255 Thrashed: 6
Page: 789256 Thrashed: 6
Page: 789257 Thrashed: 6
Page: 789258 Thrashed: 6
Page: 789259 Thrashed: 6
Page: 789260 Thrashed: 6
Page: 789261 Thrashed: 6
Page: 789262 Thrashed: 6
Page: 789263 Thrashed: 6
Page: 789264 Thrashed: 6
Page: 789265 Thrashed: 6
Page: 789266 Thrashed: 6
Page: 789267 Thrashed: 6
Page: 789268 Thrashed: 6
Page: 789269 Thrashed: 6
Page: 789270 Thrashed: 6
Page: 789271 Thrashed: 6
Page: 789272 Thrashed: 6
Page: 789273 Thrashed: 6
Page: 789274 Thrashed: 6
Page: 789275 Thrashed: 6
Page: 789276 Thrashed: 6
Page: 789277 Thrashed: 6
Page: 789278 Thrashed: 6
Page: 789279 Thrashed: 6
Page: 789280 Thrashed: 6
Page: 789281 Thrashed: 6
Page: 789282 Thrashed: 6
Page: 789283 Thrashed: 6
Page: 789284 Thrashed: 6
Page: 789285 Thrashed: 6
Page: 789286 Thrashed: 6
Page: 789287 Thrashed: 6
Page: 789288 Thrashed: 6
Page: 789289 Thrashed: 6
Page: 789290 Thrashed: 6
Page: 789291 Thrashed: 6
Page: 789292 Thrashed: 6
Page: 789293 Thrashed: 6
Page: 789294 Thrashed: 6
Page: 789295 Thrashed: 6
Page: 789296 Thrashed: 6
Page: 789297 Thrashed: 6
Page: 789298 Thrashed: 6
Page: 789299 Thrashed: 6
Page: 789300 Thrashed: 6
Page: 789301 Thrashed: 6
Page: 789302 Thrashed: 6
Page: 789303 Thrashed: 6
Page: 789304 Thrashed: 6
Page: 789305 Thrashed: 6
Page: 789306 Thrashed: 6
Page: 789307 Thrashed: 6
Page: 789308 Thrashed: 6
Page: 789309 Thrashed: 6
Page: 789310 Thrashed: 6
Page: 789311 Thrashed: 6
Page: 789312 Thrashed: 6
Page: 789313 Thrashed: 6
Page: 789314 Thrashed: 6
Page: 789315 Thrashed: 6
Page: 789316 Thrashed: 6
Page: 789317 Thrashed: 6
Page: 789318 Thrashed: 6
Page: 789319 Thrashed: 6
Page: 789320 Thrashed: 6
Page: 789321 Thrashed: 6
Page: 789322 Thrashed: 6
Page: 789323 Thrashed: 6
Page: 789324 Thrashed: 6
Page: 789325 Thrashed: 6
Page: 789326 Thrashed: 6
Page: 789327 Thrashed: 6
Page: 789328 Thrashed: 6
Page: 789329 Thrashed: 6
Page: 789330 Thrashed: 6
Page: 789331 Thrashed: 6
Page: 789332 Thrashed: 6
Page: 789333 Thrashed: 6
Page: 789334 Thrashed: 6
Page: 789335 Thrashed: 6
Page: 789336 Thrashed: 6
Page: 789337 Thrashed: 6
Page: 789338 Thrashed: 6
Page: 789339 Thrashed: 6
Page: 789340 Thrashed: 6
Page: 789341 Thrashed: 6
Page: 789342 Thrashed: 6
Page: 789343 Thrashed: 6
Page: 789344 Thrashed: 6
Page: 789345 Thrashed: 6
Page: 789346 Thrashed: 6
Page: 789347 Thrashed: 6
Page: 789348 Thrashed: 6
Page: 789349 Thrashed: 6
Page: 789350 Thrashed: 6
Page: 789351 Thrashed: 6
Page: 789352 Thrashed: 6
Page: 789353 Thrashed: 6
Page: 789354 Thrashed: 6
Page: 789355 Thrashed: 6
Page: 789356 Thrashed: 6
Page: 789357 Thrashed: 6
Page: 789358 Thrashed: 6
Page: 789359 Thrashed: 6
Page: 789360 Thrashed: 6
Page: 789361 Thrashed: 6
Page: 789362 Thrashed: 6
Page: 789363 Thrashed: 6
Page: 789364 Thrashed: 6
Page: 789365 Thrashed: 6
Page: 789366 Thrashed: 6
Page: 789367 Thrashed: 6
Page: 789368 Thrashed: 6
Page: 789369 Thrashed: 6
Page: 789370 Thrashed: 6
Page: 789371 Thrashed: 6
Page: 789372 Thrashed: 6
Page: 789373 Thrashed: 6
Page: 789374 Thrashed: 6
Page: 789375 Thrashed: 6
Page: 789376 Thrashed: 6
Page: 789377 Thrashed: 6
Page: 789378 Thrashed: 6
Page: 789379 Thrashed: 6
Page: 789380 Thrashed: 6
Page: 789381 Thrashed: 6
Page: 789382 Thrashed: 6
Page: 789383 Thrashed: 6
Page: 789384 Thrashed: 6
Page: 789385 Thrashed: 6
Page: 789386 Thrashed: 6
Page: 789387 Thrashed: 6
Page: 789388 Thrashed: 6
Page: 789389 Thrashed: 6
Page: 789390 Thrashed: 6
Page: 789391 Thrashed: 6
Page: 789392 Thrashed: 6
Page: 789393 Thrashed: 6
Page: 789394 Thrashed: 6
Page: 789395 Thrashed: 6
Page: 789396 Thrashed: 6
Page: 789397 Thrashed: 6
Page: 789398 Thrashed: 6
Page: 789399 Thrashed: 6
Page: 789400 Thrashed: 6
Page: 789401 Thrashed: 6
Page: 789402 Thrashed: 6
Page: 789403 Thrashed: 6
Page: 789404 Thrashed: 6
Page: 789405 Thrashed: 6
Page: 789406 Thrashed: 6
Page: 789407 Thrashed: 6
Page: 789408 Thrashed: 6
Page: 789409 Thrashed: 6
Page: 789410 Thrashed: 6
Page: 789411 Thrashed: 6
Page: 789412 Thrashed: 6
Page: 789413 Thrashed: 6
Page: 789414 Thrashed: 6
Page: 789415 Thrashed: 6
Page: 789416 Thrashed: 6
Page: 789417 Thrashed: 6
Page: 789418 Thrashed: 6
Page: 789419 Thrashed: 6
Page: 789420 Thrashed: 6
Page: 789421 Thrashed: 6
Page: 789422 Thrashed: 6
Page: 789423 Thrashed: 6
Page: 789424 Thrashed: 6
Page: 789425 Thrashed: 6
Page: 789426 Thrashed: 6
Page: 789427 Thrashed: 6
Page: 789428 Thrashed: 6
Page: 789429 Thrashed: 6
Page: 789430 Thrashed: 6
Page: 789431 Thrashed: 6
Page: 789432 Thrashed: 6
Page: 789433 Thrashed: 6
Page: 789434 Thrashed: 6
Page: 789435 Thrashed: 6
Page: 789436 Thrashed: 6
Page: 789437 Thrashed: 6
Page: 789438 Thrashed: 6
Page: 789439 Thrashed: 6
Page: 789440 Thrashed: 6
Page: 789441 Thrashed: 6
Page: 789442 Thrashed: 6
Page: 789443 Thrashed: 6
Page: 789444 Thrashed: 6
Page: 789445 Thrashed: 6
Page: 789446 Thrashed: 6
Page: 789447 Thrashed: 6
Page: 789448 Thrashed: 6
Page: 789449 Thrashed: 6
Page: 789450 Thrashed: 6
Page: 789451 Thrashed: 6
Page: 789452 Thrashed: 6
Page: 789453 Thrashed: 6
Page: 789454 Thrashed: 6
Page: 789455 Thrashed: 6
Page: 789456 Thrashed: 6
Page: 789457 Thrashed: 6
Page: 789458 Thrashed: 6
Page: 789459 Thrashed: 6
Page: 789460 Thrashed: 6
Page: 789461 Thrashed: 6
Page: 789462 Thrashed: 6
Page: 789463 Thrashed: 6
Page: 789464 Thrashed: 6
Page: 789465 Thrashed: 6
Page: 789466 Thrashed: 6
Page: 789467 Thrashed: 6
Page: 789468 Thrashed: 6
Page: 789469 Thrashed: 6
Page: 789470 Thrashed: 6
Page: 789471 Thrashed: 6
Page: 789472 Thrashed: 6
Page: 789473 Thrashed: 6
Page: 789474 Thrashed: 6
Page: 789475 Thrashed: 6
Page: 789476 Thrashed: 6
Page: 789477 Thrashed: 6
Page: 789478 Thrashed: 6
Page: 789479 Thrashed: 6
Page: 789480 Thrashed: 6
Page: 789481 Thrashed: 6
Page: 789482 Thrashed: 6
Page: 789483 Thrashed: 6
Page: 789484 Thrashed: 6
Page: 789485 Thrashed: 6
Page: 789486 Thrashed: 6
Page: 789487 Thrashed: 6
Page: 789488 Thrashed: 6
Page: 789489 Thrashed: 6
Page: 789490 Thrashed: 6
Page: 789491 Thrashed: 6
Page: 789492 Thrashed: 6
Page: 789493 Thrashed: 6
Page: 789494 Thrashed: 6
Page: 789495 Thrashed: 6
Page: 789496 Thrashed: 6
Page: 789497 Thrashed: 6
Page: 789498 Thrashed: 6
Page: 789499 Thrashed: 6
Page: 789500 Thrashed: 6
Page: 789501 Thrashed: 6
Page: 789502 Thrashed: 6
Page: 789503 Thrashed: 6
Page: 789504 Thrashed: 3
Page: 789505 Thrashed: 3
Page: 789506 Thrashed: 3
Page: 789507 Thrashed: 3
Page: 789508 Thrashed: 3
Page: 789509 Thrashed: 3
Page: 789510 Thrashed: 3
Page: 789511 Thrashed: 3
Page: 789512 Thrashed: 3
Page: 789513 Thrashed: 3
Page: 789514 Thrashed: 3
Page: 789515 Thrashed: 3
Page: 789516 Thrashed: 3
Page: 789517 Thrashed: 3
Page: 789518 Thrashed: 3
Page: 789519 Thrashed: 3
Page: 789520 Thrashed: 3
Page: 789521 Thrashed: 3
Page: 789522 Thrashed: 3
Page: 789523 Thrashed: 3
Page: 789524 Thrashed: 3
Page: 789525 Thrashed: 3
Page: 789526 Thrashed: 3
Page: 789527 Thrashed: 3
Page: 789528 Thrashed: 3
Page: 789529 Thrashed: 3
Page: 789530 Thrashed: 3
Page: 789531 Thrashed: 3
Page: 789532 Thrashed: 3
Page: 789533 Thrashed: 3
Page: 789534 Thrashed: 3
Page: 789535 Thrashed: 3
Page: 789536 Thrashed: 3
Page: 789537 Thrashed: 3
Page: 789538 Thrashed: 3
Page: 789539 Thrashed: 3
Page: 789540 Thrashed: 3
Page: 789541 Thrashed: 3
Page: 789542 Thrashed: 3
Page: 789543 Thrashed: 3
Page: 789544 Thrashed: 3
Page: 789545 Thrashed: 3
Page: 789546 Thrashed: 3
Page: 789547 Thrashed: 3
Page: 789548 Thrashed: 3
Page: 789549 Thrashed: 3
Page: 789550 Thrashed: 3
Page: 789551 Thrashed: 3
Page: 789552 Thrashed: 3
Page: 789553 Thrashed: 3
Page: 789554 Thrashed: 3
Page: 789555 Thrashed: 3
Page: 789556 Thrashed: 3
Page: 789557 Thrashed: 3
Page: 789558 Thrashed: 3
Page: 789559 Thrashed: 3
Page: 789560 Thrashed: 3
Page: 789561 Thrashed: 3
Page: 789562 Thrashed: 3
Page: 789563 Thrashed: 3
Page: 789564 Thrashed: 3
Page: 789565 Thrashed: 3
Page: 789566 Thrashed: 3
Page: 789567 Thrashed: 3
Page: 789568 Thrashed: 3
Page: 789569 Thrashed: 3
Page: 789570 Thrashed: 3
Page: 789571 Thrashed: 3
Page: 789572 Thrashed: 3
Page: 789573 Thrashed: 3
Page: 789574 Thrashed: 3
Page: 789575 Thrashed: 3
Page: 789576 Thrashed: 3
Page: 789577 Thrashed: 3
Page: 789578 Thrashed: 3
Page: 789579 Thrashed: 3
Page: 789580 Thrashed: 3
Page: 789581 Thrashed: 3
Page: 789582 Thrashed: 3
Page: 789583 Thrashed: 3
Page: 789584 Thrashed: 3
Page: 789585 Thrashed: 3
Page: 789586 Thrashed: 3
Page: 789587 Thrashed: 3
Page: 789588 Thrashed: 3
Page: 789589 Thrashed: 3
Page: 789590 Thrashed: 3
Page: 789591 Thrashed: 3
Page: 789592 Thrashed: 3
Page: 789593 Thrashed: 3
Page: 789594 Thrashed: 3
Page: 789595 Thrashed: 3
Page: 789596 Thrashed: 3
Page: 789597 Thrashed: 3
Page: 789598 Thrashed: 3
Page: 789599 Thrashed: 3
Page: 789600 Thrashed: 3
Page: 789601 Thrashed: 3
Page: 789602 Thrashed: 3
Page: 789603 Thrashed: 3
Page: 789604 Thrashed: 3
Page: 789605 Thrashed: 3
Page: 789606 Thrashed: 3
Page: 789607 Thrashed: 3
Page: 789608 Thrashed: 3
Page: 789609 Thrashed: 3
Page: 789610 Thrashed: 3
Page: 789611 Thrashed: 3
Page: 789612 Thrashed: 3
Page: 789613 Thrashed: 3
Page: 789614 Thrashed: 3
Page: 789615 Thrashed: 3
Page: 789616 Thrashed: 3
Page: 789617 Thrashed: 3
Page: 789618 Thrashed: 3
Page: 789619 Thrashed: 3
Page: 789620 Thrashed: 3
Page: 789621 Thrashed: 3
Page: 789622 Thrashed: 3
Page: 789623 Thrashed: 3
Page: 789624 Thrashed: 3
Page: 789625 Thrashed: 3
Page: 789626 Thrashed: 3
Page: 789627 Thrashed: 3
Page: 789628 Thrashed: 3
Page: 789629 Thrashed: 3
Page: 789630 Thrashed: 3
Page: 789631 Thrashed: 3
Page: 789632 Thrashed: 3
Page: 789633 Thrashed: 3
Page: 789634 Thrashed: 3
Page: 789635 Thrashed: 3
Page: 789636 Thrashed: 3
Page: 789637 Thrashed: 3
Page: 789638 Thrashed: 3
Page: 789639 Thrashed: 3
Page: 789640 Thrashed: 3
Page: 789641 Thrashed: 3
Page: 789642 Thrashed: 3
Page: 789643 Thrashed: 3
Page: 789644 Thrashed: 3
Page: 789645 Thrashed: 3
Page: 789646 Thrashed: 3
Page: 789647 Thrashed: 3
Page: 789648 Thrashed: 3
Page: 789649 Thrashed: 3
Page: 789650 Thrashed: 3
Page: 789651 Thrashed: 3
Page: 789652 Thrashed: 3
Page: 789653 Thrashed: 3
Page: 789654 Thrashed: 3
Page: 789655 Thrashed: 3
Page: 789656 Thrashed: 3
Page: 789657 Thrashed: 3
Page: 789658 Thrashed: 3
Page: 789659 Thrashed: 3
Page: 789660 Thrashed: 3
Page: 789661 Thrashed: 3
Page: 789662 Thrashed: 3
Page: 789663 Thrashed: 3
Page: 789664 Thrashed: 3
Page: 789665 Thrashed: 3
Page: 789666 Thrashed: 3
Page: 789667 Thrashed: 3
Page: 789668 Thrashed: 3
Page: 789669 Thrashed: 3
Page: 789670 Thrashed: 3
Page: 789671 Thrashed: 3
Page: 789672 Thrashed: 3
Page: 789673 Thrashed: 3
Page: 789674 Thrashed: 3
Page: 789675 Thrashed: 3
Page: 789676 Thrashed: 3
Page: 789677 Thrashed: 3
Page: 789678 Thrashed: 3
Page: 789679 Thrashed: 3
Page: 789680 Thrashed: 3
Page: 789681 Thrashed: 3
Page: 789682 Thrashed: 3
Page: 789683 Thrashed: 3
Page: 789684 Thrashed: 3
Page: 789685 Thrashed: 3
Page: 789686 Thrashed: 3
Page: 789687 Thrashed: 3
Page: 789688 Thrashed: 3
Page: 789689 Thrashed: 3
Page: 789690 Thrashed: 3
Page: 789691 Thrashed: 3
Page: 789692 Thrashed: 3
Page: 789693 Thrashed: 3
Page: 789694 Thrashed: 3
Page: 789695 Thrashed: 3
Page: 789696 Thrashed: 3
Page: 789697 Thrashed: 3
Page: 789698 Thrashed: 3
Page: 789699 Thrashed: 3
Page: 789700 Thrashed: 3
Page: 789701 Thrashed: 3
Page: 789702 Thrashed: 3
Page: 789703 Thrashed: 3
Page: 789704 Thrashed: 3
Page: 789705 Thrashed: 3
Page: 789706 Thrashed: 3
Page: 789707 Thrashed: 3
Page: 789708 Thrashed: 3
Page: 789709 Thrashed: 3
Page: 789710 Thrashed: 3
Page: 789711 Thrashed: 3
Page: 789712 Thrashed: 3
Page: 789713 Thrashed: 3
Page: 789714 Thrashed: 3
Page: 789715 Thrashed: 3
Page: 789716 Thrashed: 3
Page: 789717 Thrashed: 3
Page: 789718 Thrashed: 3
Page: 789719 Thrashed: 3
Page: 789720 Thrashed: 3
Page: 789721 Thrashed: 3
Page: 789722 Thrashed: 3
Page: 789723 Thrashed: 3
Page: 789724 Thrashed: 3
Page: 789725 Thrashed: 3
Page: 789726 Thrashed: 3
Page: 789727 Thrashed: 3
Page: 789728 Thrashed: 3
Page: 789729 Thrashed: 3
Page: 789730 Thrashed: 3
Page: 789731 Thrashed: 3
Page: 789732 Thrashed: 3
Page: 789733 Thrashed: 3
Page: 789734 Thrashed: 3
Page: 789735 Thrashed: 3
Page: 789736 Thrashed: 3
Page: 789737 Thrashed: 3
Page: 789738 Thrashed: 3
Page: 789739 Thrashed: 3
Page: 789740 Thrashed: 3
Page: 789741 Thrashed: 3
Page: 789742 Thrashed: 3
Page: 789743 Thrashed: 3
Page: 789744 Thrashed: 3
Page: 789745 Thrashed: 3
Page: 789746 Thrashed: 3
Page: 789747 Thrashed: 3
Page: 789748 Thrashed: 3
Page: 789749 Thrashed: 3
Page: 789750 Thrashed: 3
Page: 789751 Thrashed: 3
Page: 789752 Thrashed: 3
Page: 789753 Thrashed: 3
Page: 789754 Thrashed: 3
Page: 789755 Thrashed: 3
Page: 789756 Thrashed: 3
Page: 789757 Thrashed: 3
Page: 789758 Thrashed: 3
Page: 789759 Thrashed: 3
Page: 789760 Thrashed: 3
Page: 789761 Thrashed: 3
Page: 789762 Thrashed: 3
Page: 789763 Thrashed: 3
Page: 789764 Thrashed: 3
Page: 789765 Thrashed: 3
Page: 789766 Thrashed: 3
Page: 789767 Thrashed: 3
Page: 789768 Thrashed: 3
Page: 789769 Thrashed: 3
Page: 789770 Thrashed: 3
Page: 789771 Thrashed: 3
Page: 789772 Thrashed: 3
Page: 789773 Thrashed: 3
Page: 789774 Thrashed: 3
Page: 789775 Thrashed: 3
Page: 789776 Thrashed: 3
Page: 789777 Thrashed: 3
Page: 789778 Thrashed: 3
Page: 789779 Thrashed: 3
Page: 789780 Thrashed: 3
Page: 789781 Thrashed: 3
Page: 789782 Thrashed: 3
Page: 789783 Thrashed: 3
Page: 789784 Thrashed: 3
Page: 789785 Thrashed: 3
Page: 789786 Thrashed: 3
Page: 789787 Thrashed: 3
Page: 789788 Thrashed: 3
Page: 789789 Thrashed: 3
Page: 789790 Thrashed: 3
Page: 789791 Thrashed: 3
Page: 789792 Thrashed: 3
Page: 789793 Thrashed: 3
Page: 789794 Thrashed: 3
Page: 789795 Thrashed: 3
Page: 789796 Thrashed: 3
Page: 789797 Thrashed: 3
Page: 789798 Thrashed: 3
Page: 789799 Thrashed: 3
Page: 789800 Thrashed: 3
Page: 789801 Thrashed: 3
Page: 789802 Thrashed: 3
Page: 789803 Thrashed: 3
Page: 789804 Thrashed: 3
Page: 789805 Thrashed: 3
Page: 789806 Thrashed: 3
Page: 789807 Thrashed: 3
Page: 789808 Thrashed: 3
Page: 789809 Thrashed: 3
Page: 789810 Thrashed: 3
Page: 789811 Thrashed: 3
Page: 789812 Thrashed: 3
Page: 789813 Thrashed: 3
Page: 789814 Thrashed: 3
Page: 789815 Thrashed: 3
Page: 789816 Thrashed: 3
Page: 789817 Thrashed: 3
Page: 789818 Thrashed: 3
Page: 789819 Thrashed: 3
Page: 789820 Thrashed: 3
Page: 789821 Thrashed: 3
Page: 789822 Thrashed: 3
Page: 789823 Thrashed: 3
Page: 789824 Thrashed: 3
Page: 789825 Thrashed: 3
Page: 789826 Thrashed: 3
Page: 789827 Thrashed: 3
Page: 789828 Thrashed: 3
Page: 789829 Thrashed: 3
Page: 789830 Thrashed: 3
Page: 789831 Thrashed: 3
Page: 789832 Thrashed: 3
Page: 789833 Thrashed: 3
Page: 789834 Thrashed: 3
Page: 789835 Thrashed: 3
Page: 789836 Thrashed: 3
Page: 789837 Thrashed: 3
Page: 789838 Thrashed: 3
Page: 789839 Thrashed: 3
Page: 789840 Thrashed: 3
Page: 789841 Thrashed: 3
Page: 789842 Thrashed: 3
Page: 789843 Thrashed: 3
Page: 789844 Thrashed: 3
Page: 789845 Thrashed: 3
Page: 789846 Thrashed: 3
Page: 789847 Thrashed: 3
Page: 789848 Thrashed: 3
Page: 789849 Thrashed: 3
Page: 789850 Thrashed: 3
Page: 789851 Thrashed: 3
Page: 789852 Thrashed: 3
Page: 789853 Thrashed: 3
Page: 789854 Thrashed: 3
Page: 789855 Thrashed: 3
Page: 789856 Thrashed: 3
Page: 789857 Thrashed: 3
Page: 789858 Thrashed: 3
Page: 789859 Thrashed: 3
Page: 789860 Thrashed: 3
Page: 789861 Thrashed: 3
Page: 789862 Thrashed: 3
Page: 789863 Thrashed: 3
Page: 789864 Thrashed: 3
Page: 789865 Thrashed: 3
Page: 789866 Thrashed: 3
Page: 789867 Thrashed: 3
Page: 789868 Thrashed: 3
Page: 789869 Thrashed: 3
Page: 789870 Thrashed: 3
Page: 789871 Thrashed: 3
Page: 789872 Thrashed: 3
Page: 789873 Thrashed: 3
Page: 789874 Thrashed: 3
Page: 789875 Thrashed: 3
Page: 789876 Thrashed: 3
Page: 789877 Thrashed: 3
Page: 789878 Thrashed: 3
Page: 789879 Thrashed: 3
Page: 789880 Thrashed: 3
Page: 789881 Thrashed: 3
Page: 789882 Thrashed: 3
Page: 789883 Thrashed: 3
Page: 789884 Thrashed: 3
Page: 789885 Thrashed: 3
Page: 789886 Thrashed: 3
Page: 789887 Thrashed: 3
Page: 789888 Thrashed: 3
Page: 789889 Thrashed: 3
Page: 789890 Thrashed: 3
Page: 789891 Thrashed: 3
Page: 789892 Thrashed: 3
Page: 789893 Thrashed: 3
Page: 789894 Thrashed: 3
Page: 789895 Thrashed: 3
Page: 789896 Thrashed: 3
Page: 789897 Thrashed: 3
Page: 789898 Thrashed: 3
Page: 789899 Thrashed: 3
Page: 789900 Thrashed: 3
Page: 789901 Thrashed: 3
Page: 789902 Thrashed: 3
Page: 789903 Thrashed: 3
Page: 789904 Thrashed: 3
Page: 789905 Thrashed: 3
Page: 789906 Thrashed: 3
Page: 789907 Thrashed: 3
Page: 789908 Thrashed: 3
Page: 789909 Thrashed: 3
Page: 789910 Thrashed: 3
Page: 789911 Thrashed: 3
Page: 789912 Thrashed: 3
Page: 789913 Thrashed: 3
Page: 789914 Thrashed: 3
Page: 789915 Thrashed: 3
Page: 789916 Thrashed: 3
Page: 789917 Thrashed: 3
Page: 789918 Thrashed: 3
Page: 789919 Thrashed: 3
Page: 789920 Thrashed: 3
Page: 789921 Thrashed: 3
Page: 789922 Thrashed: 3
Page: 789923 Thrashed: 3
Page: 789924 Thrashed: 3
Page: 789925 Thrashed: 3
Page: 789926 Thrashed: 3
Page: 789927 Thrashed: 3
Page: 789928 Thrashed: 3
Page: 789929 Thrashed: 3
Page: 789930 Thrashed: 3
Page: 789931 Thrashed: 3
Page: 789932 Thrashed: 3
Page: 789933 Thrashed: 3
Page: 789934 Thrashed: 3
Page: 789935 Thrashed: 3
Page: 789936 Thrashed: 3
Page: 789937 Thrashed: 3
Page: 789938 Thrashed: 3
Page: 789939 Thrashed: 3
Page: 789940 Thrashed: 3
Page: 789941 Thrashed: 3
Page: 789942 Thrashed: 3
Page: 789943 Thrashed: 3
Page: 789944 Thrashed: 3
Page: 789945 Thrashed: 3
Page: 789946 Thrashed: 3
Page: 789947 Thrashed: 3
Page: 789948 Thrashed: 3
Page: 789949 Thrashed: 3
Page: 789950 Thrashed: 3
Page: 789951 Thrashed: 3
Page: 789952 Thrashed: 3
Page: 789953 Thrashed: 3
Page: 789954 Thrashed: 3
Page: 789955 Thrashed: 3
Page: 789956 Thrashed: 3
Page: 789957 Thrashed: 3
Page: 789958 Thrashed: 3
Page: 789959 Thrashed: 3
Page: 789960 Thrashed: 3
Page: 789961 Thrashed: 3
Page: 789962 Thrashed: 3
Page: 789963 Thrashed: 3
Page: 789964 Thrashed: 3
Page: 789965 Thrashed: 3
Page: 789966 Thrashed: 3
Page: 789967 Thrashed: 3
Page: 789968 Thrashed: 3
Page: 789969 Thrashed: 3
Page: 789970 Thrashed: 3
Page: 789971 Thrashed: 3
Page: 789972 Thrashed: 3
Page: 789973 Thrashed: 3
Page: 789974 Thrashed: 3
Page: 789975 Thrashed: 3
Page: 789976 Thrashed: 3
Page: 789977 Thrashed: 3
Page: 789978 Thrashed: 3
Page: 789979 Thrashed: 3
Page: 789980 Thrashed: 3
Page: 789981 Thrashed: 3
Page: 789982 Thrashed: 3
Page: 789983 Thrashed: 3
Page: 789984 Thrashed: 3
Page: 789985 Thrashed: 3
Page: 789986 Thrashed: 3
Page: 789987 Thrashed: 3
Page: 789988 Thrashed: 3
Page: 789989 Thrashed: 3
Page: 789990 Thrashed: 3
Page: 789991 Thrashed: 3
Page: 789992 Thrashed: 3
Page: 789993 Thrashed: 3
Page: 789994 Thrashed: 3
Page: 789995 Thrashed: 3
Page: 789996 Thrashed: 3
Page: 789997 Thrashed: 3
Page: 789998 Thrashed: 3
Page: 789999 Thrashed: 3
Page: 790000 Thrashed: 3
Page: 790001 Thrashed: 3
Page: 790002 Thrashed: 3
Page: 790003 Thrashed: 3
Page: 790004 Thrashed: 3
Page: 790005 Thrashed: 3
Page: 790006 Thrashed: 3
Page: 790007 Thrashed: 3
Page: 790008 Thrashed: 3
Page: 790009 Thrashed: 3
Page: 790010 Thrashed: 3
Page: 790011 Thrashed: 3
Page: 790012 Thrashed: 3
Page: 790013 Thrashed: 3
Page: 790014 Thrashed: 3
Page: 790015 Thrashed: 3
Page: 790016 Thrashed: 4
Page: 790017 Thrashed: 4
Page: 790018 Thrashed: 4
Page: 790019 Thrashed: 4
Page: 790020 Thrashed: 4
Page: 790021 Thrashed: 4
Page: 790022 Thrashed: 4
Page: 790023 Thrashed: 4
Page: 790024 Thrashed: 4
Page: 790025 Thrashed: 4
Page: 790026 Thrashed: 4
Page: 790027 Thrashed: 4
Page: 790028 Thrashed: 4
Page: 790029 Thrashed: 4
Page: 790030 Thrashed: 4
Page: 790031 Thrashed: 4
Page: 790032 Thrashed: 4
Page: 790033 Thrashed: 4
Page: 790034 Thrashed: 4
Page: 790035 Thrashed: 4
Page: 790036 Thrashed: 4
Page: 790037 Thrashed: 4
Page: 790038 Thrashed: 4
Page: 790039 Thrashed: 4
Page: 790040 Thrashed: 4
Page: 790041 Thrashed: 4
Page: 790042 Thrashed: 4
Page: 790043 Thrashed: 4
Page: 790044 Thrashed: 4
Page: 790045 Thrashed: 4
Page: 790046 Thrashed: 4
Page: 790047 Thrashed: 4
Page: 790048 Thrashed: 4
Page: 790049 Thrashed: 4
Page: 790050 Thrashed: 4
Page: 790051 Thrashed: 4
Page: 790052 Thrashed: 4
Page: 790053 Thrashed: 4
Page: 790054 Thrashed: 4
Page: 790055 Thrashed: 4
Page: 790056 Thrashed: 4
Page: 790057 Thrashed: 4
Page: 790058 Thrashed: 4
Page: 790059 Thrashed: 4
Page: 790060 Thrashed: 4
Page: 790061 Thrashed: 4
Page: 790062 Thrashed: 4
Page: 790063 Thrashed: 4
Page: 790064 Thrashed: 4
Page: 790065 Thrashed: 4
Page: 790066 Thrashed: 4
Page: 790067 Thrashed: 4
Page: 790068 Thrashed: 4
Page: 790069 Thrashed: 4
Page: 790070 Thrashed: 4
Page: 790071 Thrashed: 4
Page: 790072 Thrashed: 4
Page: 790073 Thrashed: 4
Page: 790074 Thrashed: 4
Page: 790075 Thrashed: 4
Page: 790076 Thrashed: 4
Page: 790077 Thrashed: 4
Page: 790078 Thrashed: 4
Page: 790079 Thrashed: 4
Page: 790080 Thrashed: 4
Page: 790081 Thrashed: 4
Page: 790082 Thrashed: 4
Page: 790083 Thrashed: 4
Page: 790084 Thrashed: 4
Page: 790085 Thrashed: 4
Page: 790086 Thrashed: 4
Page: 790087 Thrashed: 4
Page: 790088 Thrashed: 4
Page: 790089 Thrashed: 4
Page: 790090 Thrashed: 4
Page: 790091 Thrashed: 4
Page: 790092 Thrashed: 4
Page: 790093 Thrashed: 4
Page: 790094 Thrashed: 4
Page: 790095 Thrashed: 4
Page: 790096 Thrashed: 4
Page: 790097 Thrashed: 4
Page: 790098 Thrashed: 4
Page: 790099 Thrashed: 4
Page: 790100 Thrashed: 4
Page: 790101 Thrashed: 4
Page: 790102 Thrashed: 4
Page: 790103 Thrashed: 4
Page: 790104 Thrashed: 4
Page: 790105 Thrashed: 4
Page: 790106 Thrashed: 4
Page: 790107 Thrashed: 4
Page: 790108 Thrashed: 4
Page: 790109 Thrashed: 4
Page: 790110 Thrashed: 4
Page: 790111 Thrashed: 4
Page: 790112 Thrashed: 4
Page: 790113 Thrashed: 4
Page: 790114 Thrashed: 4
Page: 790115 Thrashed: 4
Page: 790116 Thrashed: 4
Page: 790117 Thrashed: 4
Page: 790118 Thrashed: 4
Page: 790119 Thrashed: 4
Page: 790120 Thrashed: 4
Page: 790121 Thrashed: 4
Page: 790122 Thrashed: 4
Page: 790123 Thrashed: 4
Page: 790124 Thrashed: 4
Page: 790125 Thrashed: 4
Page: 790126 Thrashed: 4
Page: 790127 Thrashed: 4
Page: 790128 Thrashed: 4
Page: 790129 Thrashed: 4
Page: 790130 Thrashed: 4
Page: 790131 Thrashed: 4
Page: 790132 Thrashed: 4
Page: 790133 Thrashed: 4
Page: 790134 Thrashed: 4
Page: 790135 Thrashed: 4
Page: 790136 Thrashed: 4
Page: 790137 Thrashed: 4
Page: 790138 Thrashed: 4
Page: 790139 Thrashed: 4
Page: 790140 Thrashed: 4
Page: 790141 Thrashed: 4
Page: 790142 Thrashed: 4
Page: 790143 Thrashed: 4
Page: 790144 Thrashed: 4
Page: 790145 Thrashed: 4
Page: 790146 Thrashed: 4
Page: 790147 Thrashed: 4
Page: 790148 Thrashed: 4
Page: 790149 Thrashed: 4
Page: 790150 Thrashed: 4
Page: 790151 Thrashed: 4
Page: 790152 Thrashed: 4
Page: 790153 Thrashed: 4
Page: 790154 Thrashed: 4
Page: 790155 Thrashed: 4
Page: 790156 Thrashed: 4
Page: 790157 Thrashed: 4
Page: 790158 Thrashed: 4
Page: 790159 Thrashed: 4
Page: 790160 Thrashed: 4
Page: 790161 Thrashed: 4
Page: 790162 Thrashed: 4
Page: 790163 Thrashed: 4
Page: 790164 Thrashed: 4
Page: 790165 Thrashed: 4
Page: 790166 Thrashed: 4
Page: 790167 Thrashed: 4
Page: 790168 Thrashed: 4
Page: 790169 Thrashed: 4
Page: 790170 Thrashed: 4
Page: 790171 Thrashed: 4
Page: 790172 Thrashed: 4
Page: 790173 Thrashed: 4
Page: 790174 Thrashed: 4
Page: 790175 Thrashed: 4
Page: 790176 Thrashed: 4
Page: 790177 Thrashed: 4
Page: 790178 Thrashed: 4
Page: 790179 Thrashed: 4
Page: 790180 Thrashed: 4
Page: 790181 Thrashed: 4
Page: 790182 Thrashed: 4
Page: 790183 Thrashed: 4
Page: 790184 Thrashed: 4
Page: 790185 Thrashed: 4
Page: 790186 Thrashed: 4
Page: 790187 Thrashed: 4
Page: 790188 Thrashed: 4
Page: 790189 Thrashed: 4
Page: 790190 Thrashed: 4
Page: 790191 Thrashed: 4
Page: 790192 Thrashed: 4
Page: 790193 Thrashed: 4
Page: 790194 Thrashed: 4
Page: 790195 Thrashed: 4
Page: 790196 Thrashed: 4
Page: 790197 Thrashed: 4
Page: 790198 Thrashed: 4
Page: 790199 Thrashed: 4
Page: 790200 Thrashed: 4
Page: 790201 Thrashed: 4
Page: 790202 Thrashed: 4
Page: 790203 Thrashed: 4
Page: 790204 Thrashed: 4
Page: 790205 Thrashed: 4
Page: 790206 Thrashed: 4
Page: 790207 Thrashed: 4
Page: 790208 Thrashed: 4
Page: 790209 Thrashed: 4
Page: 790210 Thrashed: 4
Page: 790211 Thrashed: 4
Page: 790212 Thrashed: 4
Page: 790213 Thrashed: 4
Page: 790214 Thrashed: 4
Page: 790215 Thrashed: 4
Page: 790216 Thrashed: 4
Page: 790217 Thrashed: 4
Page: 790218 Thrashed: 4
Page: 790219 Thrashed: 4
Page: 790220 Thrashed: 4
Page: 790221 Thrashed: 4
Page: 790222 Thrashed: 4
Page: 790223 Thrashed: 4
Page: 790224 Thrashed: 4
Page: 790225 Thrashed: 4
Page: 790226 Thrashed: 4
Page: 790227 Thrashed: 4
Page: 790228 Thrashed: 4
Page: 790229 Thrashed: 4
Page: 790230 Thrashed: 4
Page: 790231 Thrashed: 4
Page: 790232 Thrashed: 4
Page: 790233 Thrashed: 4
Page: 790234 Thrashed: 4
Page: 790235 Thrashed: 4
Page: 790236 Thrashed: 4
Page: 790237 Thrashed: 4
Page: 790238 Thrashed: 4
Page: 790239 Thrashed: 4
Page: 790240 Thrashed: 4
Page: 790241 Thrashed: 4
Page: 790242 Thrashed: 4
Page: 790243 Thrashed: 4
Page: 790244 Thrashed: 4
Page: 790245 Thrashed: 4
Page: 790246 Thrashed: 4
Page: 790247 Thrashed: 4
Page: 790248 Thrashed: 4
Page: 790249 Thrashed: 4
Page: 790250 Thrashed: 4
Page: 790251 Thrashed: 4
Page: 790252 Thrashed: 4
Page: 790253 Thrashed: 4
Page: 790254 Thrashed: 4
Page: 790255 Thrashed: 4
Page: 790256 Thrashed: 4
Page: 790257 Thrashed: 4
Page: 790258 Thrashed: 4
Page: 790259 Thrashed: 4
Page: 790260 Thrashed: 4
Page: 790261 Thrashed: 4
Page: 790262 Thrashed: 4
Page: 790263 Thrashed: 4
Page: 790264 Thrashed: 4
Page: 790265 Thrashed: 4
Page: 790266 Thrashed: 4
Page: 790267 Thrashed: 4
Page: 790268 Thrashed: 4
Page: 790269 Thrashed: 4
Page: 790270 Thrashed: 4
Page: 790271 Thrashed: 4
Page: 790272 Thrashed: 4
Page: 790273 Thrashed: 4
Page: 790274 Thrashed: 4
Page: 790275 Thrashed: 4
Page: 790276 Thrashed: 4
Page: 790277 Thrashed: 4
Page: 790278 Thrashed: 4
Page: 790279 Thrashed: 4
Page: 790280 Thrashed: 4
Page: 790281 Thrashed: 4
Page: 790282 Thrashed: 4
Page: 790283 Thrashed: 4
Page: 790284 Thrashed: 4
Page: 790285 Thrashed: 4
Page: 790286 Thrashed: 4
Page: 790287 Thrashed: 4
Page: 790288 Thrashed: 4
Page: 790289 Thrashed: 4
Page: 790290 Thrashed: 4
Page: 790291 Thrashed: 4
Page: 790292 Thrashed: 4
Page: 790293 Thrashed: 4
Page: 790294 Thrashed: 4
Page: 790295 Thrashed: 4
Page: 790296 Thrashed: 4
Page: 790297 Thrashed: 4
Page: 790298 Thrashed: 4
Page: 790299 Thrashed: 4
Page: 790300 Thrashed: 4
Page: 790301 Thrashed: 4
Page: 790302 Thrashed: 4
Page: 790303 Thrashed: 4
Page: 790304 Thrashed: 4
Page: 790305 Thrashed: 4
Page: 790306 Thrashed: 4
Page: 790307 Thrashed: 4
Page: 790308 Thrashed: 4
Page: 790309 Thrashed: 4
Page: 790310 Thrashed: 4
Page: 790311 Thrashed: 4
Page: 790312 Thrashed: 4
Page: 790313 Thrashed: 4
Page: 790314 Thrashed: 4
Page: 790315 Thrashed: 4
Page: 790316 Thrashed: 4
Page: 790317 Thrashed: 4
Page: 790318 Thrashed: 4
Page: 790319 Thrashed: 4
Page: 790320 Thrashed: 4
Page: 790321 Thrashed: 4
Page: 790322 Thrashed: 4
Page: 790323 Thrashed: 4
Page: 790324 Thrashed: 4
Page: 790325 Thrashed: 4
Page: 790326 Thrashed: 4
Page: 790327 Thrashed: 4
Page: 790328 Thrashed: 4
Page: 790329 Thrashed: 4
Page: 790330 Thrashed: 4
Page: 790331 Thrashed: 4
Page: 790332 Thrashed: 4
Page: 790333 Thrashed: 4
Page: 790334 Thrashed: 4
Page: 790335 Thrashed: 4
Page: 790336 Thrashed: 4
Page: 790337 Thrashed: 4
Page: 790338 Thrashed: 4
Page: 790339 Thrashed: 4
Page: 790340 Thrashed: 4
Page: 790341 Thrashed: 4
Page: 790342 Thrashed: 4
Page: 790343 Thrashed: 4
Page: 790344 Thrashed: 4
Page: 790345 Thrashed: 4
Page: 790346 Thrashed: 4
Page: 790347 Thrashed: 4
Page: 790348 Thrashed: 4
Page: 790349 Thrashed: 4
Page: 790350 Thrashed: 4
Page: 790351 Thrashed: 4
Page: 790352 Thrashed: 4
Page: 790353 Thrashed: 4
Page: 790354 Thrashed: 4
Page: 790355 Thrashed: 4
Page: 790356 Thrashed: 4
Page: 790357 Thrashed: 4
Page: 790358 Thrashed: 4
Page: 790359 Thrashed: 4
Page: 790360 Thrashed: 4
Page: 790361 Thrashed: 4
Page: 790362 Thrashed: 4
Page: 790363 Thrashed: 4
Page: 790364 Thrashed: 4
Page: 790365 Thrashed: 4
Page: 790366 Thrashed: 4
Page: 790367 Thrashed: 4
Page: 790368 Thrashed: 4
Page: 790369 Thrashed: 4
Page: 790370 Thrashed: 4
Page: 790371 Thrashed: 4
Page: 790372 Thrashed: 4
Page: 790373 Thrashed: 4
Page: 790374 Thrashed: 4
Page: 790375 Thrashed: 4
Page: 790376 Thrashed: 4
Page: 790377 Thrashed: 4
Page: 790378 Thrashed: 4
Page: 790379 Thrashed: 4
Page: 790380 Thrashed: 4
Page: 790381 Thrashed: 4
Page: 790382 Thrashed: 4
Page: 790383 Thrashed: 4
Page: 790384 Thrashed: 4
Page: 790385 Thrashed: 4
Page: 790386 Thrashed: 4
Page: 790387 Thrashed: 4
Page: 790388 Thrashed: 4
Page: 790389 Thrashed: 4
Page: 790390 Thrashed: 4
Page: 790391 Thrashed: 4
Page: 790392 Thrashed: 4
Page: 790393 Thrashed: 4
Page: 790394 Thrashed: 4
Page: 790395 Thrashed: 4
Page: 790396 Thrashed: 4
Page: 790397 Thrashed: 4
Page: 790398 Thrashed: 4
Page: 790399 Thrashed: 4
Page: 790400 Thrashed: 4
Page: 790401 Thrashed: 4
Page: 790402 Thrashed: 4
Page: 790403 Thrashed: 4
Page: 790404 Thrashed: 4
Page: 790405 Thrashed: 4
Page: 790406 Thrashed: 4
Page: 790407 Thrashed: 4
Page: 790408 Thrashed: 4
Page: 790409 Thrashed: 4
Page: 790410 Thrashed: 4
Page: 790411 Thrashed: 4
Page: 790412 Thrashed: 4
Page: 790413 Thrashed: 4
Page: 790414 Thrashed: 4
Page: 790415 Thrashed: 4
Page: 790416 Thrashed: 4
Page: 790417 Thrashed: 4
Page: 790418 Thrashed: 4
Page: 790419 Thrashed: 4
Page: 790420 Thrashed: 4
Page: 790421 Thrashed: 4
Page: 790422 Thrashed: 4
Page: 790423 Thrashed: 4
Page: 790424 Thrashed: 4
Page: 790425 Thrashed: 4
Page: 790426 Thrashed: 4
Page: 790427 Thrashed: 4
Page: 790428 Thrashed: 4
Page: 790429 Thrashed: 4
Page: 790430 Thrashed: 4
Page: 790431 Thrashed: 4
Page: 790432 Thrashed: 4
Page: 790433 Thrashed: 4
Page: 790434 Thrashed: 4
Page: 790435 Thrashed: 4
Page: 790436 Thrashed: 4
Page: 790437 Thrashed: 4
Page: 790438 Thrashed: 4
Page: 790439 Thrashed: 4
Page: 790440 Thrashed: 4
Page: 790441 Thrashed: 4
Page: 790442 Thrashed: 4
Page: 790443 Thrashed: 4
Page: 790444 Thrashed: 4
Page: 790445 Thrashed: 4
Page: 790446 Thrashed: 4
Page: 790447 Thrashed: 4
Page: 790448 Thrashed: 4
Page: 790449 Thrashed: 4
Page: 790450 Thrashed: 4
Page: 790451 Thrashed: 4
Page: 790452 Thrashed: 4
Page: 790453 Thrashed: 4
Page: 790454 Thrashed: 4
Page: 790455 Thrashed: 4
Page: 790456 Thrashed: 4
Page: 790457 Thrashed: 4
Page: 790458 Thrashed: 4
Page: 790459 Thrashed: 4
Page: 790460 Thrashed: 4
Page: 790461 Thrashed: 4
Page: 790462 Thrashed: 4
Page: 790463 Thrashed: 4
Page: 790464 Thrashed: 4
Page: 790465 Thrashed: 4
Page: 790466 Thrashed: 4
Page: 790467 Thrashed: 4
Page: 790468 Thrashed: 4
Page: 790469 Thrashed: 4
Page: 790470 Thrashed: 4
Page: 790471 Thrashed: 4
Page: 790472 Thrashed: 4
Page: 790473 Thrashed: 4
Page: 790474 Thrashed: 4
Page: 790475 Thrashed: 4
Page: 790476 Thrashed: 4
Page: 790477 Thrashed: 4
Page: 790478 Thrashed: 4
Page: 790479 Thrashed: 4
Page: 790480 Thrashed: 4
Page: 790481 Thrashed: 4
Page: 790482 Thrashed: 4
Page: 790483 Thrashed: 4
Page: 790484 Thrashed: 4
Page: 790485 Thrashed: 4
Page: 790486 Thrashed: 4
Page: 790487 Thrashed: 4
Page: 790488 Thrashed: 4
Page: 790489 Thrashed: 4
Page: 790490 Thrashed: 4
Page: 790491 Thrashed: 4
Page: 790492 Thrashed: 4
Page: 790493 Thrashed: 4
Page: 790494 Thrashed: 4
Page: 790495 Thrashed: 4
Page: 790496 Thrashed: 4
Page: 790497 Thrashed: 4
Page: 790498 Thrashed: 4
Page: 790499 Thrashed: 4
Page: 790500 Thrashed: 4
Page: 790501 Thrashed: 4
Page: 790502 Thrashed: 4
Page: 790503 Thrashed: 4
Page: 790504 Thrashed: 4
Page: 790505 Thrashed: 4
Page: 790506 Thrashed: 4
Page: 790507 Thrashed: 4
Page: 790508 Thrashed: 4
Page: 790509 Thrashed: 4
Page: 790510 Thrashed: 4
Page: 790511 Thrashed: 4
Page: 790512 Thrashed: 4
Page: 790513 Thrashed: 4
Page: 790514 Thrashed: 4
Page: 790515 Thrashed: 4
Page: 790516 Thrashed: 4
Page: 790517 Thrashed: 4
Page: 790518 Thrashed: 4
Page: 790519 Thrashed: 4
Page: 790520 Thrashed: 4
Page: 790521 Thrashed: 4
Page: 790522 Thrashed: 4
Page: 790523 Thrashed: 4
Page: 790524 Thrashed: 4
Page: 790525 Thrashed: 4
Page: 790526 Thrashed: 4
Page: 790527 Thrashed: 4
Page: 790528 Thrashed: 6
Page: 790529 Thrashed: 6
Page: 790530 Thrashed: 6
Page: 790531 Thrashed: 6
Page: 790532 Thrashed: 6
Page: 790533 Thrashed: 6
Page: 790534 Thrashed: 6
Page: 790535 Thrashed: 6
Page: 790536 Thrashed: 6
Page: 790537 Thrashed: 6
Page: 790538 Thrashed: 6
Page: 790539 Thrashed: 6
Page: 790540 Thrashed: 6
Page: 790541 Thrashed: 6
Page: 790542 Thrashed: 6
Page: 790543 Thrashed: 6
Page: 790544 Thrashed: 6
Page: 790545 Thrashed: 6
Page: 790546 Thrashed: 6
Page: 790547 Thrashed: 6
Page: 790548 Thrashed: 6
Page: 790549 Thrashed: 6
Page: 790550 Thrashed: 6
Page: 790551 Thrashed: 6
Page: 790552 Thrashed: 6
Page: 790553 Thrashed: 6
Page: 790554 Thrashed: 6
Page: 790555 Thrashed: 6
Page: 790556 Thrashed: 6
Page: 790557 Thrashed: 6
Page: 790558 Thrashed: 6
Page: 790559 Thrashed: 6
Page: 790560 Thrashed: 6
Page: 790561 Thrashed: 6
Page: 790562 Thrashed: 6
Page: 790563 Thrashed: 6
Page: 790564 Thrashed: 6
Page: 790565 Thrashed: 6
Page: 790566 Thrashed: 6
Page: 790567 Thrashed: 6
Page: 790568 Thrashed: 6
Page: 790569 Thrashed: 6
Page: 790570 Thrashed: 6
Page: 790571 Thrashed: 6
Page: 790572 Thrashed: 6
Page: 790573 Thrashed: 6
Page: 790574 Thrashed: 6
Page: 790575 Thrashed: 6
Page: 790576 Thrashed: 6
Page: 790577 Thrashed: 6
Page: 790578 Thrashed: 6
Page: 790579 Thrashed: 6
Page: 790580 Thrashed: 6
Page: 790581 Thrashed: 6
Page: 790582 Thrashed: 6
Page: 790583 Thrashed: 6
Page: 790584 Thrashed: 6
Page: 790585 Thrashed: 6
Page: 790586 Thrashed: 6
Page: 790587 Thrashed: 6
Page: 790588 Thrashed: 6
Page: 790589 Thrashed: 6
Page: 790590 Thrashed: 6
Page: 790591 Thrashed: 6
Page: 790592 Thrashed: 6
Page: 790593 Thrashed: 6
Page: 790594 Thrashed: 6
Page: 790595 Thrashed: 6
Page: 790596 Thrashed: 6
Page: 790597 Thrashed: 6
Page: 790598 Thrashed: 6
Page: 790599 Thrashed: 6
Page: 790600 Thrashed: 6
Page: 790601 Thrashed: 6
Page: 790602 Thrashed: 6
Page: 790603 Thrashed: 6
Page: 790604 Thrashed: 6
Page: 790605 Thrashed: 6
Page: 790606 Thrashed: 6
Page: 790607 Thrashed: 6
Page: 790608 Thrashed: 6
Page: 790609 Thrashed: 6
Page: 790610 Thrashed: 6
Page: 790611 Thrashed: 6
Page: 790612 Thrashed: 6
Page: 790613 Thrashed: 6
Page: 790614 Thrashed: 6
Page: 790615 Thrashed: 6
Page: 790616 Thrashed: 6
Page: 790617 Thrashed: 6
Page: 790618 Thrashed: 6
Page: 790619 Thrashed: 6
Page: 790620 Thrashed: 6
Page: 790621 Thrashed: 6
Page: 790622 Thrashed: 6
Page: 790623 Thrashed: 6
Page: 790624 Thrashed: 6
Page: 790625 Thrashed: 6
Page: 790626 Thrashed: 6
Page: 790627 Thrashed: 6
Page: 790628 Thrashed: 6
Page: 790629 Thrashed: 6
Page: 790630 Thrashed: 6
Page: 790631 Thrashed: 6
Page: 790632 Thrashed: 6
Page: 790633 Thrashed: 6
Page: 790634 Thrashed: 6
Page: 790635 Thrashed: 6
Page: 790636 Thrashed: 6
Page: 790637 Thrashed: 6
Page: 790638 Thrashed: 6
Page: 790639 Thrashed: 6
Page: 790640 Thrashed: 6
Page: 790641 Thrashed: 6
Page: 790642 Thrashed: 6
Page: 790643 Thrashed: 6
Page: 790644 Thrashed: 6
Page: 790645 Thrashed: 6
Page: 790646 Thrashed: 6
Page: 790647 Thrashed: 6
Page: 790648 Thrashed: 6
Page: 790649 Thrashed: 6
Page: 790650 Thrashed: 6
Page: 790651 Thrashed: 6
Page: 790652 Thrashed: 6
Page: 790653 Thrashed: 6
Page: 790654 Thrashed: 6
Page: 790655 Thrashed: 6
Page: 790656 Thrashed: 6
Page: 790657 Thrashed: 6
Page: 790658 Thrashed: 6
Page: 790659 Thrashed: 6
Page: 790660 Thrashed: 6
Page: 790661 Thrashed: 6
Page: 790662 Thrashed: 6
Page: 790663 Thrashed: 6
Page: 790664 Thrashed: 6
Page: 790665 Thrashed: 6
Page: 790666 Thrashed: 6
Page: 790667 Thrashed: 6
Page: 790668 Thrashed: 6
Page: 790669 Thrashed: 6
Page: 790670 Thrashed: 6
Page: 790671 Thrashed: 6
Page: 790672 Thrashed: 6
Page: 790673 Thrashed: 6
Page: 790674 Thrashed: 6
Page: 790675 Thrashed: 6
Page: 790676 Thrashed: 6
Page: 790677 Thrashed: 6
Page: 790678 Thrashed: 6
Page: 790679 Thrashed: 6
Page: 790680 Thrashed: 6
Page: 790681 Thrashed: 6
Page: 790682 Thrashed: 6
Page: 790683 Thrashed: 6
Page: 790684 Thrashed: 6
Page: 790685 Thrashed: 6
Page: 790686 Thrashed: 6
Page: 790687 Thrashed: 6
Page: 790688 Thrashed: 6
Page: 790689 Thrashed: 6
Page: 790690 Thrashed: 6
Page: 790691 Thrashed: 6
Page: 790692 Thrashed: 6
Page: 790693 Thrashed: 6
Page: 790694 Thrashed: 6
Page: 790695 Thrashed: 6
Page: 790696 Thrashed: 6
Page: 790697 Thrashed: 6
Page: 790698 Thrashed: 6
Page: 790699 Thrashed: 6
Page: 790700 Thrashed: 6
Page: 790701 Thrashed: 6
Page: 790702 Thrashed: 6
Page: 790703 Thrashed: 6
Page: 790704 Thrashed: 6
Page: 790705 Thrashed: 6
Page: 790706 Thrashed: 6
Page: 790707 Thrashed: 6
Page: 790708 Thrashed: 6
Page: 790709 Thrashed: 6
Page: 790710 Thrashed: 6
Page: 790711 Thrashed: 6
Page: 790712 Thrashed: 6
Page: 790713 Thrashed: 6
Page: 790714 Thrashed: 6
Page: 790715 Thrashed: 6
Page: 790716 Thrashed: 6
Page: 790717 Thrashed: 6
Page: 790718 Thrashed: 6
Page: 790719 Thrashed: 6
Page: 790720 Thrashed: 6
Page: 790721 Thrashed: 6
Page: 790722 Thrashed: 6
Page: 790723 Thrashed: 6
Page: 790724 Thrashed: 6
Page: 790725 Thrashed: 6
Page: 790726 Thrashed: 6
Page: 790727 Thrashed: 6
Page: 790728 Thrashed: 6
Page: 790729 Thrashed: 6
Page: 790730 Thrashed: 6
Page: 790731 Thrashed: 6
Page: 790732 Thrashed: 6
Page: 790733 Thrashed: 6
Page: 790734 Thrashed: 6
Page: 790735 Thrashed: 6
Page: 790736 Thrashed: 6
Page: 790737 Thrashed: 6
Page: 790738 Thrashed: 6
Page: 790739 Thrashed: 6
Page: 790740 Thrashed: 6
Page: 790741 Thrashed: 6
Page: 790742 Thrashed: 6
Page: 790743 Thrashed: 6
Page: 790744 Thrashed: 6
Page: 790745 Thrashed: 6
Page: 790746 Thrashed: 6
Page: 790747 Thrashed: 6
Page: 790748 Thrashed: 6
Page: 790749 Thrashed: 6
Page: 790750 Thrashed: 6
Page: 790751 Thrashed: 6
Page: 790752 Thrashed: 6
Page: 790753 Thrashed: 6
Page: 790754 Thrashed: 6
Page: 790755 Thrashed: 6
Page: 790756 Thrashed: 6
Page: 790757 Thrashed: 6
Page: 790758 Thrashed: 6
Page: 790759 Thrashed: 6
Page: 790760 Thrashed: 6
Page: 790761 Thrashed: 6
Page: 790762 Thrashed: 6
Page: 790763 Thrashed: 6
Page: 790764 Thrashed: 6
Page: 790765 Thrashed: 6
Page: 790766 Thrashed: 6
Page: 790767 Thrashed: 6
Page: 790768 Thrashed: 6
Page: 790769 Thrashed: 6
Page: 790770 Thrashed: 6
Page: 790771 Thrashed: 6
Page: 790772 Thrashed: 6
Page: 790773 Thrashed: 6
Page: 790774 Thrashed: 6
Page: 790775 Thrashed: 6
Page: 790776 Thrashed: 6
Page: 790777 Thrashed: 6
Page: 790778 Thrashed: 6
Page: 790779 Thrashed: 6
Page: 790780 Thrashed: 6
Page: 790781 Thrashed: 6
Page: 790782 Thrashed: 6
Page: 790783 Thrashed: 6
Page: 790784 Thrashed: 6
Page: 790785 Thrashed: 6
Page: 790786 Thrashed: 6
Page: 790787 Thrashed: 6
Page: 790788 Thrashed: 6
Page: 790789 Thrashed: 6
Page: 790790 Thrashed: 6
Page: 790791 Thrashed: 6
Page: 790792 Thrashed: 6
Page: 790793 Thrashed: 6
Page: 790794 Thrashed: 6
Page: 790795 Thrashed: 6
Page: 790796 Thrashed: 6
Page: 790797 Thrashed: 6
Page: 790798 Thrashed: 6
Page: 790799 Thrashed: 6
Page: 790800 Thrashed: 6
Page: 790801 Thrashed: 6
Page: 790802 Thrashed: 6
Page: 790803 Thrashed: 6
Page: 790804 Thrashed: 6
Page: 790805 Thrashed: 6
Page: 790806 Thrashed: 6
Page: 790807 Thrashed: 6
Page: 790808 Thrashed: 6
Page: 790809 Thrashed: 6
Page: 790810 Thrashed: 6
Page: 790811 Thrashed: 6
Page: 790812 Thrashed: 6
Page: 790813 Thrashed: 6
Page: 790814 Thrashed: 6
Page: 790815 Thrashed: 6
Page: 790816 Thrashed: 6
Page: 790817 Thrashed: 6
Page: 790818 Thrashed: 6
Page: 790819 Thrashed: 6
Page: 790820 Thrashed: 6
Page: 790821 Thrashed: 6
Page: 790822 Thrashed: 6
Page: 790823 Thrashed: 6
Page: 790824 Thrashed: 6
Page: 790825 Thrashed: 6
Page: 790826 Thrashed: 6
Page: 790827 Thrashed: 6
Page: 790828 Thrashed: 6
Page: 790829 Thrashed: 6
Page: 790830 Thrashed: 6
Page: 790831 Thrashed: 6
Page: 790832 Thrashed: 6
Page: 790833 Thrashed: 6
Page: 790834 Thrashed: 6
Page: 790835 Thrashed: 6
Page: 790836 Thrashed: 6
Page: 790837 Thrashed: 6
Page: 790838 Thrashed: 6
Page: 790839 Thrashed: 6
Page: 790840 Thrashed: 6
Page: 790841 Thrashed: 6
Page: 790842 Thrashed: 6
Page: 790843 Thrashed: 6
Page: 790844 Thrashed: 6
Page: 790845 Thrashed: 6
Page: 790846 Thrashed: 6
Page: 790847 Thrashed: 6
Page: 790848 Thrashed: 6
Page: 790849 Thrashed: 6
Page: 790850 Thrashed: 6
Page: 790851 Thrashed: 6
Page: 790852 Thrashed: 6
Page: 790853 Thrashed: 6
Page: 790854 Thrashed: 6
Page: 790855 Thrashed: 6
Page: 790856 Thrashed: 6
Page: 790857 Thrashed: 6
Page: 790858 Thrashed: 6
Page: 790859 Thrashed: 6
Page: 790860 Thrashed: 6
Page: 790861 Thrashed: 6
Page: 790862 Thrashed: 6
Page: 790863 Thrashed: 6
Page: 790864 Thrashed: 6
Page: 790865 Thrashed: 6
Page: 790866 Thrashed: 6
Page: 790867 Thrashed: 6
Page: 790868 Thrashed: 6
Page: 790869 Thrashed: 6
Page: 790870 Thrashed: 6
Page: 790871 Thrashed: 6
Page: 790872 Thrashed: 6
Page: 790873 Thrashed: 6
Page: 790874 Thrashed: 6
Page: 790875 Thrashed: 6
Page: 790876 Thrashed: 6
Page: 790877 Thrashed: 6
Page: 790878 Thrashed: 6
Page: 790879 Thrashed: 6
Page: 790880 Thrashed: 6
Page: 790881 Thrashed: 6
Page: 790882 Thrashed: 6
Page: 790883 Thrashed: 6
Page: 790884 Thrashed: 6
Page: 790885 Thrashed: 6
Page: 790886 Thrashed: 6
Page: 790887 Thrashed: 6
Page: 790888 Thrashed: 6
Page: 790889 Thrashed: 6
Page: 790890 Thrashed: 6
Page: 790891 Thrashed: 6
Page: 790892 Thrashed: 6
Page: 790893 Thrashed: 6
Page: 790894 Thrashed: 6
Page: 790895 Thrashed: 6
Page: 790896 Thrashed: 6
Page: 790897 Thrashed: 6
Page: 790898 Thrashed: 6
Page: 790899 Thrashed: 6
Page: 790900 Thrashed: 6
Page: 790901 Thrashed: 6
Page: 790902 Thrashed: 6
Page: 790903 Thrashed: 6
Page: 790904 Thrashed: 6
Page: 790905 Thrashed: 6
Page: 790906 Thrashed: 6
Page: 790907 Thrashed: 6
Page: 790908 Thrashed: 6
Page: 790909 Thrashed: 6
Page: 790910 Thrashed: 6
Page: 790911 Thrashed: 6
Page: 790912 Thrashed: 6
Page: 790913 Thrashed: 6
Page: 790914 Thrashed: 6
Page: 790915 Thrashed: 6
Page: 790916 Thrashed: 6
Page: 790917 Thrashed: 6
Page: 790918 Thrashed: 6
Page: 790919 Thrashed: 6
Page: 790920 Thrashed: 6
Page: 790921 Thrashed: 6
Page: 790922 Thrashed: 6
Page: 790923 Thrashed: 6
Page: 790924 Thrashed: 6
Page: 790925 Thrashed: 6
Page: 790926 Thrashed: 6
Page: 790927 Thrashed: 6
Page: 790928 Thrashed: 6
Page: 790929 Thrashed: 6
Page: 790930 Thrashed: 6
Page: 790931 Thrashed: 6
Page: 790932 Thrashed: 6
Page: 790933 Thrashed: 6
Page: 790934 Thrashed: 6
Page: 790935 Thrashed: 6
Page: 790936 Thrashed: 6
Page: 790937 Thrashed: 6
Page: 790938 Thrashed: 6
Page: 790939 Thrashed: 6
Page: 790940 Thrashed: 6
Page: 790941 Thrashed: 6
Page: 790942 Thrashed: 6
Page: 790943 Thrashed: 6
Page: 790944 Thrashed: 6
Page: 790945 Thrashed: 6
Page: 790946 Thrashed: 6
Page: 790947 Thrashed: 6
Page: 790948 Thrashed: 6
Page: 790949 Thrashed: 6
Page: 790950 Thrashed: 6
Page: 790951 Thrashed: 6
Page: 790952 Thrashed: 6
Page: 790953 Thrashed: 6
Page: 790954 Thrashed: 6
Page: 790955 Thrashed: 6
Page: 790956 Thrashed: 6
Page: 790957 Thrashed: 6
Page: 790958 Thrashed: 6
Page: 790959 Thrashed: 6
Page: 790960 Thrashed: 6
Page: 790961 Thrashed: 6
Page: 790962 Thrashed: 6
Page: 790963 Thrashed: 6
Page: 790964 Thrashed: 6
Page: 790965 Thrashed: 6
Page: 790966 Thrashed: 6
Page: 790967 Thrashed: 6
Page: 790968 Thrashed: 6
Page: 790969 Thrashed: 6
Page: 790970 Thrashed: 6
Page: 790971 Thrashed: 6
Page: 790972 Thrashed: 6
Page: 790973 Thrashed: 6
Page: 790974 Thrashed: 6
Page: 790975 Thrashed: 6
Page: 790976 Thrashed: 6
Page: 790977 Thrashed: 6
Page: 790978 Thrashed: 6
Page: 790979 Thrashed: 6
Page: 790980 Thrashed: 6
Page: 790981 Thrashed: 6
Page: 790982 Thrashed: 6
Page: 790983 Thrashed: 6
Page: 790984 Thrashed: 6
Page: 790985 Thrashed: 6
Page: 790986 Thrashed: 6
Page: 790987 Thrashed: 6
Page: 790988 Thrashed: 6
Page: 790989 Thrashed: 6
Page: 790990 Thrashed: 6
Page: 790991 Thrashed: 6
Page: 790992 Thrashed: 6
Page: 790993 Thrashed: 6
Page: 790994 Thrashed: 6
Page: 790995 Thrashed: 6
Page: 790996 Thrashed: 6
Page: 790997 Thrashed: 6
Page: 790998 Thrashed: 6
Page: 790999 Thrashed: 6
Page: 791000 Thrashed: 6
Page: 791001 Thrashed: 6
Page: 791002 Thrashed: 6
Page: 791003 Thrashed: 6
Page: 791004 Thrashed: 6
Page: 791005 Thrashed: 6
Page: 791006 Thrashed: 6
Page: 791007 Thrashed: 6
Page: 791008 Thrashed: 6
Page: 791009 Thrashed: 6
Page: 791010 Thrashed: 6
Page: 791011 Thrashed: 6
Page: 791012 Thrashed: 6
Page: 791013 Thrashed: 6
Page: 791014 Thrashed: 6
Page: 791015 Thrashed: 6
Page: 791016 Thrashed: 6
Page: 791017 Thrashed: 6
Page: 791018 Thrashed: 6
Page: 791019 Thrashed: 6
Page: 791020 Thrashed: 6
Page: 791021 Thrashed: 6
Page: 791022 Thrashed: 6
Page: 791023 Thrashed: 6
Page: 791024 Thrashed: 6
Page: 791025 Thrashed: 6
Page: 791026 Thrashed: 6
Page: 791027 Thrashed: 6
Page: 791028 Thrashed: 6
Page: 791029 Thrashed: 6
Page: 791030 Thrashed: 6
Page: 791031 Thrashed: 6
Page: 791032 Thrashed: 6
Page: 791033 Thrashed: 6
Page: 791034 Thrashed: 6
Page: 791035 Thrashed: 6
Page: 791036 Thrashed: 6
Page: 791037 Thrashed: 6
Page: 791038 Thrashed: 6
Page: 791039 Thrashed: 6
Page: 791040 Thrashed: 6
Page: 791041 Thrashed: 6
Page: 791042 Thrashed: 6
Page: 791043 Thrashed: 6
Page: 791044 Thrashed: 6
Page: 791045 Thrashed: 6
Page: 791046 Thrashed: 6
Page: 791047 Thrashed: 6
Page: 791048 Thrashed: 6
Page: 791049 Thrashed: 6
Page: 791050 Thrashed: 6
Page: 791051 Thrashed: 6
Page: 791052 Thrashed: 6
Page: 791053 Thrashed: 6
Page: 791054 Thrashed: 6
Page: 791055 Thrashed: 6
Page: 791056 Thrashed: 6
Page: 791057 Thrashed: 6
Page: 791058 Thrashed: 6
Page: 791059 Thrashed: 6
Page: 791060 Thrashed: 6
Page: 791061 Thrashed: 6
Page: 791062 Thrashed: 6
Page: 791063 Thrashed: 6
Page: 791064 Thrashed: 6
Page: 791065 Thrashed: 6
Page: 791066 Thrashed: 6
Page: 791067 Thrashed: 6
Page: 791068 Thrashed: 6
Page: 791069 Thrashed: 6
Page: 791070 Thrashed: 6
Page: 791071 Thrashed: 6
Page: 791072 Thrashed: 6
Page: 791073 Thrashed: 6
Page: 791074 Thrashed: 6
Page: 791075 Thrashed: 6
Page: 791076 Thrashed: 6
Page: 791077 Thrashed: 6
Page: 791078 Thrashed: 6
Page: 791079 Thrashed: 6
Page: 791080 Thrashed: 6
Page: 791081 Thrashed: 6
Page: 791082 Thrashed: 6
Page: 791083 Thrashed: 6
Page: 791084 Thrashed: 6
Page: 791085 Thrashed: 6
Page: 791086 Thrashed: 6
Page: 791087 Thrashed: 6
Page: 791088 Thrashed: 6
Page: 791089 Thrashed: 6
Page: 791090 Thrashed: 6
Page: 791091 Thrashed: 6
Page: 791092 Thrashed: 6
Page: 791093 Thrashed: 6
Page: 791094 Thrashed: 6
Page: 791095 Thrashed: 6
Page: 791096 Thrashed: 6
Page: 791097 Thrashed: 6
Page: 791098 Thrashed: 6
Page: 791099 Thrashed: 6
Page: 791100 Thrashed: 6
Page: 791101 Thrashed: 6
Page: 791102 Thrashed: 6
Page: 791103 Thrashed: 6
Page: 791104 Thrashed: 6
Page: 791105 Thrashed: 6
Page: 791106 Thrashed: 6
Page: 791107 Thrashed: 6
Page: 791108 Thrashed: 6
Page: 791109 Thrashed: 6
Page: 791110 Thrashed: 6
Page: 791111 Thrashed: 6
Page: 791112 Thrashed: 6
Page: 791113 Thrashed: 6
Page: 791114 Thrashed: 6
Page: 791115 Thrashed: 6
Page: 791116 Thrashed: 6
Page: 791117 Thrashed: 6
Page: 791118 Thrashed: 6
Page: 791119 Thrashed: 6
Page: 791120 Thrashed: 6
Page: 791121 Thrashed: 6
Page: 791122 Thrashed: 6
Page: 791123 Thrashed: 6
Page: 791124 Thrashed: 6
Page: 791125 Thrashed: 6
Page: 791126 Thrashed: 6
Page: 791127 Thrashed: 6
Page: 791128 Thrashed: 6
Page: 791129 Thrashed: 6
Page: 791130 Thrashed: 6
Page: 791131 Thrashed: 6
Page: 791132 Thrashed: 6
Page: 791133 Thrashed: 6
Page: 791134 Thrashed: 6
Page: 791135 Thrashed: 6
Page: 791136 Thrashed: 6
Page: 791137 Thrashed: 6
Page: 791138 Thrashed: 6
Page: 791139 Thrashed: 6
Page: 791140 Thrashed: 6
Page: 791141 Thrashed: 6
Page: 791142 Thrashed: 6
Page: 791143 Thrashed: 6
Page: 791144 Thrashed: 6
Page: 791145 Thrashed: 6
Page: 791146 Thrashed: 6
Page: 791147 Thrashed: 6
Page: 791148 Thrashed: 6
Page: 791149 Thrashed: 6
Page: 791150 Thrashed: 6
Page: 791151 Thrashed: 6
Page: 791152 Thrashed: 6
Page: 791153 Thrashed: 6
Page: 791154 Thrashed: 6
Page: 791155 Thrashed: 6
Page: 791156 Thrashed: 6
Page: 791157 Thrashed: 6
Page: 791158 Thrashed: 6
Page: 791159 Thrashed: 6
Page: 791160 Thrashed: 6
Page: 791161 Thrashed: 6
Page: 791162 Thrashed: 6
Page: 791163 Thrashed: 6
Page: 791164 Thrashed: 6
Page: 791165 Thrashed: 6
Page: 791166 Thrashed: 6
Page: 791167 Thrashed: 6
Page: 791168 Thrashed: 6
Page: 791169 Thrashed: 6
Page: 791170 Thrashed: 6
Page: 791171 Thrashed: 6
Page: 791172 Thrashed: 6
Page: 791173 Thrashed: 6
Page: 791174 Thrashed: 6
Page: 791175 Thrashed: 6
Page: 791176 Thrashed: 6
Page: 791177 Thrashed: 6
Page: 791178 Thrashed: 6
Page: 791179 Thrashed: 6
Page: 791180 Thrashed: 6
Page: 791181 Thrashed: 6
Page: 791182 Thrashed: 6
Page: 791183 Thrashed: 6
Page: 791184 Thrashed: 6
Page: 791185 Thrashed: 6
Page: 791186 Thrashed: 6
Page: 791187 Thrashed: 6
Page: 791188 Thrashed: 6
Page: 791189 Thrashed: 6
Page: 791190 Thrashed: 6
Page: 791191 Thrashed: 6
Page: 791192 Thrashed: 6
Page: 791193 Thrashed: 6
Page: 791194 Thrashed: 6
Page: 791195 Thrashed: 6
Page: 791196 Thrashed: 6
Page: 791197 Thrashed: 6
Page: 791198 Thrashed: 6
Page: 791199 Thrashed: 6
Page: 791200 Thrashed: 6
Page: 791201 Thrashed: 6
Page: 791202 Thrashed: 6
Page: 791203 Thrashed: 6
Page: 791204 Thrashed: 6
Page: 791205 Thrashed: 6
Page: 791206 Thrashed: 6
Page: 791207 Thrashed: 6
Page: 791208 Thrashed: 6
Page: 791209 Thrashed: 6
Page: 791210 Thrashed: 6
Page: 791211 Thrashed: 6
Page: 791212 Thrashed: 6
Page: 791213 Thrashed: 6
Page: 791214 Thrashed: 6
Page: 791215 Thrashed: 6
Page: 791216 Thrashed: 6
Page: 791217 Thrashed: 6
Page: 791218 Thrashed: 6
Page: 791219 Thrashed: 6
Page: 791220 Thrashed: 6
Page: 791221 Thrashed: 6
Page: 791222 Thrashed: 6
Page: 791223 Thrashed: 6
Page: 791224 Thrashed: 6
Page: 791225 Thrashed: 6
Page: 791226 Thrashed: 6
Page: 791227 Thrashed: 6
Page: 791228 Thrashed: 6
Page: 791229 Thrashed: 6
Page: 791230 Thrashed: 6
Page: 791231 Thrashed: 6
Page: 791232 Thrashed: 6
Page: 791233 Thrashed: 6
Page: 791234 Thrashed: 6
Page: 791235 Thrashed: 6
Page: 791236 Thrashed: 6
Page: 791237 Thrashed: 6
Page: 791238 Thrashed: 6
Page: 791239 Thrashed: 6
Page: 791240 Thrashed: 6
Page: 791241 Thrashed: 6
Page: 791242 Thrashed: 6
Page: 791243 Thrashed: 6
Page: 791244 Thrashed: 6
Page: 791245 Thrashed: 6
Page: 791246 Thrashed: 6
Page: 791247 Thrashed: 6
Page: 791248 Thrashed: 6
Page: 791249 Thrashed: 6
Page: 791250 Thrashed: 6
Page: 791251 Thrashed: 6
Page: 791252 Thrashed: 6
Page: 791253 Thrashed: 6
Page: 791254 Thrashed: 6
Page: 791255 Thrashed: 6
Page: 791256 Thrashed: 6
Page: 791257 Thrashed: 6
Page: 791258 Thrashed: 6
Page: 791259 Thrashed: 6
Page: 791260 Thrashed: 6
Page: 791261 Thrashed: 6
Page: 791262 Thrashed: 6
Page: 791263 Thrashed: 6
Page: 791264 Thrashed: 6
Page: 791265 Thrashed: 6
Page: 791266 Thrashed: 6
Page: 791267 Thrashed: 6
Page: 791268 Thrashed: 6
Page: 791269 Thrashed: 6
Page: 791270 Thrashed: 6
Page: 791271 Thrashed: 6
Page: 791272 Thrashed: 6
Page: 791273 Thrashed: 6
Page: 791274 Thrashed: 6
Page: 791275 Thrashed: 6
Page: 791276 Thrashed: 6
Page: 791277 Thrashed: 6
Page: 791278 Thrashed: 6
Page: 791279 Thrashed: 6
Page: 791280 Thrashed: 6
Page: 791281 Thrashed: 6
Page: 791282 Thrashed: 6
Page: 791283 Thrashed: 6
Page: 791284 Thrashed: 6
Page: 791285 Thrashed: 6
Page: 791286 Thrashed: 6
Page: 791287 Thrashed: 6
Page: 791288 Thrashed: 6
Page: 791289 Thrashed: 6
Page: 791290 Thrashed: 6
Page: 791291 Thrashed: 6
Page: 791292 Thrashed: 6
Page: 791293 Thrashed: 6
Page: 791294 Thrashed: 6
Page: 791295 Thrashed: 6
Page: 791296 Thrashed: 6
Page: 791297 Thrashed: 6
Page: 791298 Thrashed: 6
Page: 791299 Thrashed: 6
Page: 791300 Thrashed: 6
Page: 791301 Thrashed: 6
Page: 791302 Thrashed: 6
Page: 791303 Thrashed: 6
Page: 791304 Thrashed: 6
Page: 791305 Thrashed: 6
Page: 791306 Thrashed: 6
Page: 791307 Thrashed: 6
Page: 791308 Thrashed: 6
Page: 791309 Thrashed: 6
Page: 791310 Thrashed: 6
Page: 791311 Thrashed: 6
Page: 791312 Thrashed: 6
Page: 791313 Thrashed: 6
Page: 791314 Thrashed: 6
Page: 791315 Thrashed: 6
Page: 791316 Thrashed: 6
Page: 791317 Thrashed: 6
Page: 791318 Thrashed: 6
Page: 791319 Thrashed: 6
Page: 791320 Thrashed: 6
Page: 791321 Thrashed: 6
Page: 791322 Thrashed: 6
Page: 791323 Thrashed: 6
Page: 791324 Thrashed: 6
Page: 791325 Thrashed: 6
Page: 791326 Thrashed: 6
Page: 791327 Thrashed: 6
Page: 791328 Thrashed: 6
Page: 791329 Thrashed: 6
Page: 791330 Thrashed: 6
Page: 791331 Thrashed: 6
Page: 791332 Thrashed: 6
Page: 791333 Thrashed: 6
Page: 791334 Thrashed: 6
Page: 791335 Thrashed: 6
Page: 791336 Thrashed: 6
Page: 791337 Thrashed: 6
Page: 791338 Thrashed: 6
Page: 791339 Thrashed: 6
Page: 791340 Thrashed: 6
Page: 791341 Thrashed: 6
Page: 791342 Thrashed: 6
Page: 791343 Thrashed: 6
Page: 791344 Thrashed: 6
Page: 791345 Thrashed: 6
Page: 791346 Thrashed: 6
Page: 791347 Thrashed: 6
Page: 791348 Thrashed: 6
Page: 791349 Thrashed: 6
Page: 791350 Thrashed: 6
Page: 791351 Thrashed: 6
Page: 791352 Thrashed: 6
Page: 791353 Thrashed: 6
Page: 791354 Thrashed: 6
Page: 791355 Thrashed: 6
Page: 791356 Thrashed: 6
Page: 791357 Thrashed: 6
Page: 791358 Thrashed: 6
Page: 791359 Thrashed: 6
Page: 791360 Thrashed: 6
Page: 791361 Thrashed: 6
Page: 791362 Thrashed: 6
Page: 791363 Thrashed: 6
Page: 791364 Thrashed: 6
Page: 791365 Thrashed: 6
Page: 791366 Thrashed: 6
Page: 791367 Thrashed: 6
Page: 791368 Thrashed: 6
Page: 791369 Thrashed: 6
Page: 791370 Thrashed: 6
Page: 791371 Thrashed: 6
Page: 791372 Thrashed: 6
Page: 791373 Thrashed: 6
Page: 791374 Thrashed: 6
Page: 791375 Thrashed: 6
Page: 791376 Thrashed: 6
Page: 791377 Thrashed: 6
Page: 791378 Thrashed: 6
Page: 791379 Thrashed: 6
Page: 791380 Thrashed: 6
Page: 791381 Thrashed: 6
Page: 791382 Thrashed: 6
Page: 791383 Thrashed: 6
Page: 791384 Thrashed: 6
Page: 791385 Thrashed: 6
Page: 791386 Thrashed: 6
Page: 791387 Thrashed: 6
Page: 791388 Thrashed: 6
Page: 791389 Thrashed: 6
Page: 791390 Thrashed: 6
Page: 791391 Thrashed: 6
Page: 791392 Thrashed: 6
Page: 791393 Thrashed: 6
Page: 791394 Thrashed: 6
Page: 791395 Thrashed: 6
Page: 791396 Thrashed: 6
Page: 791397 Thrashed: 6
Page: 791398 Thrashed: 6
Page: 791399 Thrashed: 6
Page: 791400 Thrashed: 6
Page: 791401 Thrashed: 6
Page: 791402 Thrashed: 6
Page: 791403 Thrashed: 6
Page: 791404 Thrashed: 6
Page: 791405 Thrashed: 6
Page: 791406 Thrashed: 6
Page: 791407 Thrashed: 6
Page: 791408 Thrashed: 6
Page: 791409 Thrashed: 6
Page: 791410 Thrashed: 6
Page: 791411 Thrashed: 6
Page: 791412 Thrashed: 6
Page: 791413 Thrashed: 6
Page: 791414 Thrashed: 6
Page: 791415 Thrashed: 6
Page: 791416 Thrashed: 6
Page: 791417 Thrashed: 6
Page: 791418 Thrashed: 6
Page: 791419 Thrashed: 6
Page: 791420 Thrashed: 6
Page: 791421 Thrashed: 6
Page: 791422 Thrashed: 6
Page: 791423 Thrashed: 6
Page: 791424 Thrashed: 6
Page: 791425 Thrashed: 6
Page: 791426 Thrashed: 6
Page: 791427 Thrashed: 6
Page: 791428 Thrashed: 6
Page: 791429 Thrashed: 6
Page: 791430 Thrashed: 6
Page: 791431 Thrashed: 6
Page: 791432 Thrashed: 6
Page: 791433 Thrashed: 6
Page: 791434 Thrashed: 6
Page: 791435 Thrashed: 6
Page: 791436 Thrashed: 6
Page: 791437 Thrashed: 6
Page: 791438 Thrashed: 6
Page: 791439 Thrashed: 6
Page: 791440 Thrashed: 6
Page: 791441 Thrashed: 6
Page: 791442 Thrashed: 6
Page: 791443 Thrashed: 6
Page: 791444 Thrashed: 6
Page: 791445 Thrashed: 6
Page: 791446 Thrashed: 6
Page: 791447 Thrashed: 6
Page: 791448 Thrashed: 6
Page: 791449 Thrashed: 6
Page: 791450 Thrashed: 6
Page: 791451 Thrashed: 6
Page: 791452 Thrashed: 6
Page: 791453 Thrashed: 6
Page: 791454 Thrashed: 6
Page: 791455 Thrashed: 6
Page: 791456 Thrashed: 6
Page: 791457 Thrashed: 6
Page: 791458 Thrashed: 6
Page: 791459 Thrashed: 6
Page: 791460 Thrashed: 6
Page: 791461 Thrashed: 6
Page: 791462 Thrashed: 6
Page: 791463 Thrashed: 6
Page: 791464 Thrashed: 6
Page: 791465 Thrashed: 6
Page: 791466 Thrashed: 6
Page: 791467 Thrashed: 6
Page: 791468 Thrashed: 6
Page: 791469 Thrashed: 6
Page: 791470 Thrashed: 6
Page: 791471 Thrashed: 6
Page: 791472 Thrashed: 6
Page: 791473 Thrashed: 6
Page: 791474 Thrashed: 6
Page: 791475 Thrashed: 6
Page: 791476 Thrashed: 6
Page: 791477 Thrashed: 6
Page: 791478 Thrashed: 6
Page: 791479 Thrashed: 6
Page: 791480 Thrashed: 6
Page: 791481 Thrashed: 6
Page: 791482 Thrashed: 6
Page: 791483 Thrashed: 6
Page: 791484 Thrashed: 6
Page: 791485 Thrashed: 6
Page: 791486 Thrashed: 6
Page: 791487 Thrashed: 6
Page: 791488 Thrashed: 6
Page: 791489 Thrashed: 6
Page: 791490 Thrashed: 6
Page: 791491 Thrashed: 6
Page: 791492 Thrashed: 6
Page: 791493 Thrashed: 6
Page: 791494 Thrashed: 6
Page: 791495 Thrashed: 6
Page: 791496 Thrashed: 6
Page: 791497 Thrashed: 6
Page: 791498 Thrashed: 6
Page: 791499 Thrashed: 6
Page: 791500 Thrashed: 6
Page: 791501 Thrashed: 6
Page: 791502 Thrashed: 6
Page: 791503 Thrashed: 6
Page: 791504 Thrashed: 6
Page: 791505 Thrashed: 6
Page: 791506 Thrashed: 6
Page: 791507 Thrashed: 6
Page: 791508 Thrashed: 6
Page: 791509 Thrashed: 6
Page: 791510 Thrashed: 6
Page: 791511 Thrashed: 6
Page: 791512 Thrashed: 6
Page: 791513 Thrashed: 6
Page: 791514 Thrashed: 6
Page: 791515 Thrashed: 6
Page: 791516 Thrashed: 6
Page: 791517 Thrashed: 6
Page: 791518 Thrashed: 6
Page: 791519 Thrashed: 6
Page: 791520 Thrashed: 6
Page: 791521 Thrashed: 6
Page: 791522 Thrashed: 6
Page: 791523 Thrashed: 6
Page: 791524 Thrashed: 6
Page: 791525 Thrashed: 6
Page: 791526 Thrashed: 6
Page: 791527 Thrashed: 6
Page: 791528 Thrashed: 6
Page: 791529 Thrashed: 6
Page: 791530 Thrashed: 6
Page: 791531 Thrashed: 6
Page: 791532 Thrashed: 6
Page: 791533 Thrashed: 6
Page: 791534 Thrashed: 6
Page: 791535 Thrashed: 6
Page: 791536 Thrashed: 6
Page: 791537 Thrashed: 6
Page: 791538 Thrashed: 6
Page: 791539 Thrashed: 6
Page: 791540 Thrashed: 6
Page: 791541 Thrashed: 6
Page: 791542 Thrashed: 6
Page: 791543 Thrashed: 6
Page: 791544 Thrashed: 6
Page: 791545 Thrashed: 6
Page: 791546 Thrashed: 6
Page: 791547 Thrashed: 6
Page: 791548 Thrashed: 6
Page: 791549 Thrashed: 6
Page: 791550 Thrashed: 6
Page: 791551 Thrashed: 6
Page_tot_thrash: 19456
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 344
dma_migration_read 498
dma_migration_write 27
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.954830
[0-25]: 0.030844, [26-50]: 0.018102, [51-75]: 0.019721, [76-100]: 0.931333
Pcie_write_utilization: 1.055556
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:   222150----T:  1333552 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(750.440247)
F:   223263----T:   225868 	 St: c1400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225868----T:   234108 	 St: c1401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   234108----T:   236713 	 St: c1800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236713----T:   244953 	 St: c1801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   245428----T:   248033 	 St: c1410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   248033----T:   256273 	 St: c1411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   256273----T:   258878 	 St: c1810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258878----T:   267118 	 St: c1811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   267621----T:   270226 	 St: c1420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270226----T:   285921 	 St: c1421000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   285921----T:   288526 	 St: c1820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288526----T:   304221 	 St: c1821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   306081----T:   308686 	 St: c1440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308686----T:   339409 	 St: c1441000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   339409----T:   342014 	 St: c1840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   342014----T:   372737 	 St: c1841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   376882----T:   379487 	 St: c1480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379487----T:   440323 	 St: c1481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   440323----T:   442928 	 St: c1880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   442928----T:   503764 	 St: c1881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   512394----T:   514999 	 St: c1500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   514999----T:   636088 	 St: c1501000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   636088----T:   638693 	 St: c1900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   638693----T:   759782 	 St: c1901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   777844----T:   780449 	 St: c1600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   780449----T:   788689 	 St: c1601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   788689----T:   791294 	 St: c1a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791294----T:   799534 	 St: c1a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   800040----T:   802645 	 St: c1610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   802645----T:   810885 	 St: c1611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   810885----T:   813490 	 St: c1a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   813490----T:   821730 	 St: c1a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   822274----T:   824879 	 St: c1620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   824879----T:   840574 	 St: c1621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   840574----T:   843179 	 St: c1a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843179----T:   858874 	 St: c1a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   860914----T:   863519 	 St: c1640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863519----T:   894242 	 St: c1641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   894242----T:   896847 	 St: c1a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   896847----T:   927570 	 St: c1a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   931769----T:   934374 	 St: c1680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934374----T:   995210 	 St: c1681000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   995210----T:   997815 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997815----T:  1058651 	 St: c1a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1067493----T:  1070098 	 St: c1700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1070098----T:  1191187 	 St: c1701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1191187----T:  1193792 	 St: c1b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1193792----T:  1314881 	 St: c1b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1333552----T:  1455112 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  1677263----T:  1738607 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(41.420662)
F:  1678106----T:  1680711 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1680711----T:  1688951 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1688951----T:  1691556 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1691556----T:  1699796 	 St: c0401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1699796----T:  1702401 	 St: c0c00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1702401----T:  1710641 	 St: c0c01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1960757----T:  2001885 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.770426)
F:  2224035----T:  2314864 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(61.329506)
F:  2244331----T:  2247131 	 St: c02d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2247131----T:  2254911 	 St: c02d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2254911----T:  2257997 	 St: c09a0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2257997----T:  2265319 	 St: c09a3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2265319----T:  2268405 	 St: c11a0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2268405----T:  2275727 	 St: c11a3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2277945----T:  2282586 	 St: c0320000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2282586----T:  2288101 	 St: c0327000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2288101----T:  2295423 	 St: c0a40000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2295423----T:  2298509 	 St: c0a4d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2298509----T:  2305831 	 St: c1240000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2305831----T:  2308917 	 St: c124d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2537014----T:  2579034 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(28.372721)
F:  2801184----T:  2923338 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(82.480759)
F:  2802683----T:  2806495 	 St: c0020000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2806495----T:  2812907 	 St: c0025000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2812907----T:  2818868 	 St: c0440000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2818868----T:  2823087 	 St: c044a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2823087----T:  2829048 	 St: c0c40000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2829048----T:  2833267 	 St: c0c4a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2844953----T:  2852733 	 St: c01c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2852733----T:  2855533 	 St: c01ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2855533----T:  2862398 	 St: c0790000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2862398----T:  2865828 	 St: c079c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2865828----T:  2872693 	 St: c0f90000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2872693----T:  2876123 	 St: c0f9c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2884805----T:  2887410 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2887410----T:  2895650 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2895650----T:  2898450 	 St: c0a20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2898450----T:  2906230 	 St: c0a22000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2906230----T:  2909030 	 St: c1220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2909030----T:  2916810 	 St: c1222000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3145488----T:  3187429 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(28.319378)
F:  3409579----T:  3692639 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(191.127609)
F:  3411620----T:  3420322 	 St: c0010000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3420322----T:  3425837 	 St: c0030000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3425837----T:  3430478 	 St: c0039000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3430478----T:  3433083 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3433083----T:  3441323 	 St: c0471000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3441323----T:  3443928 	 St: c0c70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3443928----T:  3452168 	 St: c0c71000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3457349----T:  3461990 	 St: c00f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3461990----T:  3467505 	 St: c00f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3467505----T:  3475285 	 St: c05e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3475285----T:  3478085 	 St: c05ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3478085----T:  3485865 	 St: c0de0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3485865----T:  3488665 	 St: c0dee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3492827----T:  3500607 	 St: c0180000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3500607----T:  3503407 	 St: c018e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3503407----T:  3508922 	 St: c0190000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3508922----T:  3513563 	 St: c0199000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3513563----T:  3519975 	 St: c0710000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3519975----T:  3523787 	 St: c071b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3523787----T:  3526587 	 St: c0730000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3526587----T:  3534367 	 St: c0732000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3534367----T:  3540779 	 St: c0f10000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3540779----T:  3544591 	 St: c0f1b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3544591----T:  3547391 	 St: c0f30000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3547391----T:  3555171 	 St: c0f32000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3559526----T:  3566848 	 St: c0220000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3566848----T:  3569934 	 St: c022d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3569934----T:  3575895 	 St: c0850000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3575895----T:  3580114 	 St: c085a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3580114----T:  3586075 	 St: c1050000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3586075----T:  3590294 	 St: c105a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3592772----T:  3598733 	 St: c0280000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3598733----T:  3602952 	 St: c028a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3602952----T:  3606038 	 St: c0910000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3606038----T:  3613360 	 St: c0913000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3613360----T:  3616446 	 St: c1110000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3616446----T:  3623768 	 St: c1113000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3630467----T:  3633267 	 St: c0380000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3633267----T:  3641047 	 St: c0382000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3641047----T:  3644477 	 St: c0b00000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3644477----T:  3651342 	 St: c0b04000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3651342----T:  3654772 	 St: c1300000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3654772----T:  3661637 	 St: c1304000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3664214----T:  3672916 	 St: c03d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3673325----T:  3682027 	 St: c0bb0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3682415----T:  3691117 	 St: c13b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3914789----T:  3956778 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(28.351789)
F:  4178928----T:  4696666 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(349.586761)
F:  4181682----T:  4191309 	 St: c0040000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  4191309----T:  4266736 	 St: c0052000 Sz: 647168 	 Sm: 0 	 T: memcpy_h2d(50.929779)
F:  4266736----T:  4328043 	 St: c0100000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  4328043----T:  4344206 	 St: c01a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  4344206----T:  4367878 	 St: c01d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4367878----T:  4371308 	 St: c04a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4371308----T:  4378173 	 St: c04a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4378173----T:  4381603 	 St: c0ca0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4381603----T:  4388468 	 St: c0ca4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4389756----T:  4394830 	 St: c04e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4394830----T:  4399904 	 St: c04e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4399904----T:  4404978 	 St: c0ce0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4404978----T:  4410052 	 St: c0ce8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4411482----T:  4419262 	 St: c0540000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4419262----T:  4422062 	 St: c054e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4422062----T:  4429842 	 St: c0d40000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4429842----T:  4432642 	 St: c0d4e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4434543----T:  4440955 	 St: c05d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4440955----T:  4444767 	 St: c05db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4444767----T:  4453469 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4453469----T:  4459430 	 St: c05f0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4459430----T:  4463649 	 St: c05fa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4463649----T:  4470061 	 St: c0dd0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4470061----T:  4473873 	 St: c0ddb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4473873----T:  4482575 	 St: c0dc0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4482575----T:  4488536 	 St: c0df0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4488536----T:  4492755 	 St: c0dfa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4493973----T:  4499047 	 St: c0630000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4499047----T:  4504121 	 St: c0638000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4504121----T:  4509195 	 St: c0e30000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4509195----T:  4514269 	 St: c0e38000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4517045----T:  4519845 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4519845----T:  4527625 	 St: c0702000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4527625----T:  4536327 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4536327----T:  4539127 	 St: c0f00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4539127----T:  4546907 	 St: c0f02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4546907----T:  4555609 	 St: c0f20000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4561941----T:  4567456 	 St: c0270000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4567456----T:  4572097 	 St: c0279000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4572097----T:  4574897 	 St: c08f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4574897----T:  4582677 	 St: c08f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4582677----T:  4585477 	 St: c10f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4585477----T:  4593257 	 St: c10f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4596488----T:  4604728 	 St: c09b0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4604728----T:  4607333 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4607333----T:  4615573 	 St: c11b0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4615573----T:  4618178 	 St: c11bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4620171----T:  4625686 	 St: c0a50000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4625686----T:  4630327 	 St: c0a59000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4630327----T:  4635842 	 St: c1250000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4635842----T:  4640483 	 St: c1259000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4641779----T:  4648644 	 St: c0360000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4648644----T:  4652074 	 St: c036c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4652074----T:  4656715 	 St: c0ad0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4656715----T:  4662230 	 St: c0ad7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4662230----T:  4666871 	 St: c12d0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4666871----T:  4672386 	 St: c12d7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4673721----T:  4678795 	 St: c0b10000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4678795----T:  4683869 	 St: c0b18000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4683869----T:  4688943 	 St: c1310000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4688943----T:  4694017 	 St: c1318000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  4918816----T:  4960768 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(28.326807)
F:  4960768----T:  5082328 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  5304479----T:  6462100 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(781.648193)
F:  5306907----T:  5330579 	 St: c0410000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5330579----T:  5344401 	 St: c0450000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  5344401----T:  5348213 	 St: c046b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5348213----T:  5364376 	 St: c0480000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5364376----T:  5388048 	 St: c04b0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5388048----T:  5426767 	 St: c04f0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  5426767----T:  5480543 	 St: c0550000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  5480543----T:  5504215 	 St: c0c10000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5504215----T:  5518037 	 St: c0c50000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  5518037----T:  5521849 	 St: c0c6b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5521849----T:  5538012 	 St: c0c80000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5538012----T:  5561684 	 St: c0cb0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5561684----T:  5600403 	 St: c0cf0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  5600403----T:  5654179 	 St: c0d50000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  5660737----T:  5668517 	 St: c0640000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5668517----T:  5671317 	 St: c064e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5671317----T:  5675958 	 St: c0660000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5675958----T:  5681473 	 St: c0667000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5681473----T:  5689253 	 St: c0e40000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5689253----T:  5692053 	 St: c0e4e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5692053----T:  5696694 	 St: c0e60000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5696694----T:  5702209 	 St: c0e67000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5703166----T:  5706978 	 St: c0690000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5706978----T:  5713390 	 St: c0695000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5713390----T:  5717609 	 St: c06a0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5717609----T:  5723570 	 St: c06a6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5723570----T:  5727382 	 St: c0e90000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5727382----T:  5733794 	 St: c0e95000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5733794----T:  5738013 	 St: c0ea0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5738013----T:  5743974 	 St: c0ea6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5746528----T:  5770200 	 St: c0600000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5770200----T:  5778902 	 St: c0650000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5778902----T:  5795065 	 St: c0670000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5795065----T:  5833784 	 St: c06b0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  5833784----T:  5842486 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5842486----T:  5873679 	 St: c0750000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  5873679----T:  5919926 	 St: c07a0000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  5919926----T:  5943598 	 St: c0e00000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5943598----T:  5952300 	 St: c0e50000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5952300----T:  5968463 	 St: c0e70000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5968463----T:  6007182 	 St: c0eb0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  6007182----T:  6015884 	 St: c0f40000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6015884----T:  6047077 	 St: c0f50000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6047077----T:  6093324 	 St: c0fa0000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  6096084----T:  6102949 	 St: c0210000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6102949----T:  6106379 	 St: c021c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6106379----T:  6111453 	 St: c0830000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6111453----T:  6116527 	 St: c0838000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6116527----T:  6121601 	 St: c1030000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6121601----T:  6126675 	 St: c1038000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6130360----T:  6134172 	 St: c02a0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6134172----T:  6140584 	 St: c02a5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6140584----T:  6146099 	 St: c0940000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6146099----T:  6150740 	 St: c0949000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6150740----T:  6156255 	 St: c1140000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6156255----T:  6160896 	 St: c1149000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6162008----T:  6169330 	 St: c02c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6169330----T:  6172416 	 St: c02cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6172416----T:  6185771 	 St: c0980000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  6185771----T:  6189990 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6189990----T:  6203345 	 St: c1180000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  6203345----T:  6207564 	 St: c119a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6208080----T:  6216782 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6208080----T:  6450160 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6216782----T:  6247975 	 St: c0230000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6247975----T:  6256677 	 St: c0290000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6256677----T:  6265379 	 St: c02b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6265379----T:  6267984 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6267984----T:  6291187 	 St: c02e1000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F:  6291187----T:  6291387 	 St: c09c1ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6291387----T:  6315059 	 St: c0330000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6315059----T:  6315259 	 St: c09cff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6315259----T:  6315459 	 St: c11c1ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6315459----T:  6324161 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6324161----T:  6324361 	 St: c11cff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6324361----T:  6355554 	 St: c0390000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6355554----T:  6371717 	 St: c03e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6451233----T:  6451433 	 St: c09f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6451433----T:  6451633 	 St: c0a02fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6451633----T:  6451833 	 St: c0a01920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6451833----T:  6452033 	 St: c11f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6452033----T:  6452233 	 St: c1202fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6452233----T:  6452433 	 St: c1201920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6453936----T:  6454136 	 St: c0a71380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6454533----T:  6454733 	 St: c1271380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6457510----T:  6457710 	 St: c0b5afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6458099----T:  6458299 	 St: c135afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6459916----T:  6460116 	 St: c0bf1f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6460505----T:  6460705 	 St: c13f1f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6684250----T:  6726198 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(28.324106)
F:  6948348----T:  6988432 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(27.065496)
F:  6958061----T:  6958261 	 St: c067ed20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6958317----T:  6958517 	 St: c0692940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6959224----T:  6959424 	 St: c06c68a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6960244----T:  6960444 	 St: c070b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6960600----T:  6960800 	 St: c0720c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6960937----T:  6961137 	 St: c0738060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6961283----T:  6961483 	 St: c074eca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6961541----T:  6961741 	 St: c075b180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6961817----T:  6962017 	 St: c076d3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6962017----T:  6962217 	 St: c076e940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6962650----T:  6962850 	 St: c0795c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6963811----T:  6964011 	 St: c07c7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6964011----T:  6964211 	 St: c07d7f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6964401----T:  6964601 	 St: c07f7be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6965161----T:  6965361 	 St: c0810d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6965361----T:  6965561 	 St: c08184e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6965561----T:  6965761 	 St: c0824040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6965761----T:  6965961 	 St: c1010d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6965961----T:  6966161 	 St: c084e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6966161----T:  6966361 	 St: c10184e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6966361----T:  6966561 	 St: c1024040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6966561----T:  6966761 	 St: c104e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6968088----T:  6968288 	 St: c0873800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6968359----T:  6968559 	 St: c088a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6968678----T:  6968878 	 St: c1073800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6968878----T:  6969078 	 St: c08a8e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6969078----T:  6969278 	 St: c08af2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6969278----T:  6969478 	 St: c108a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6969478----T:  6969678 	 St: c08c0e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6969678----T:  6969878 	 St: c10a8e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6969878----T:  6970078 	 St: c10af2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6970078----T:  6970278 	 St: c10c0e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6971804----T:  6972004 	 St: c0901bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6972004----T:  6972204 	 St: c0902780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6972395----T:  6972595 	 St: c1101bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6972595----T:  6972795 	 St: c1102780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6976094----T:  6976294 	 St: c0a0e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6976687----T:  6976887 	 St: c120e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6977273----T:  6977473 	 St: c0a66680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6977689----T:  6977889 	 St: c0a71d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6977889----T:  6978089 	 St: c0a810a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6978089----T:  6978289 	 St: c0a7b5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6978289----T:  6978489 	 St: c1266680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6978489----T:  6978689 	 St: c1271d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6978689----T:  6978889 	 St: c0a921a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6978889----T:  6979089 	 St: c12810a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6979089----T:  6979289 	 St: c127b5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6979289----T:  6979489 	 St: c12921a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6981249----T:  6981449 	 St: c0aeda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6981449----T:  6981649 	 St: c0af8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6981842----T:  6982042 	 St: c12eda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6982042----T:  6982242 	 St: c12f8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6982522----T:  6982722 	 St: c0b30200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6982722----T:  6982922 	 St: c0b43180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6983112----T:  6983312 	 St: c0b48da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6983312----T:  6983512 	 St: c1330200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6983512----T:  6983712 	 St: c0b5cc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6983712----T:  6983912 	 St: c1343180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6983912----T:  6984112 	 St: c1348da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6984112----T:  6984312 	 St: c0b70fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6984312----T:  6984512 	 St: c0b79da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6984512----T:  6984712 	 St: c135cc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6984712----T:  6984912 	 St: c1370fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6984912----T:  6985112 	 St: c1379da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6986117----T:  6986317 	 St: c0b99fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6986706----T:  6986906 	 St: c1399fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7210582----T:  7252477 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(28.288319)
F:  7474627----T:  7539963 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(44.116138)
F:  7482627----T:  7482827 	 St: c0601160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7482827----T:  7483027 	 St: c06065a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7483027----T:  7483227 	 St: c0607820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7483227----T:  7483427 	 St: c0609940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7484461----T:  7484661 	 St: c0650840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7484852----T:  7485052 	 St: c06688a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7485595----T:  7485795 	 St: c06921c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7485795----T:  7485995 	 St: c0697200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7485995----T:  7486195 	 St: c069a2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7486195----T:  7486395 	 St: c06a3e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7486395----T:  7486595 	 St: c06c01e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7486595----T:  7486795 	 St: c06cea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7488362----T:  7488562 	 St: c0705420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7488562----T:  7488762 	 St: c0710860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7488762----T:  7488962 	 St: c0718c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7488962----T:  7489162 	 St: c072ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7489162----T:  7489362 	 St: c07320c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7489362----T:  7489562 	 St: c07410a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7489562----T:  7489762 	 St: c0744f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7490924----T:  7491124 	 St: c075f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7491124----T:  7497085 	 St: c0760000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7497085----T:  7497285 	 St: c079d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7497285----T:  7501504 	 St: c076a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7502491----T:  7502691 	 St: c07aa0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7502691----T:  7502891 	 St: c07abf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7503085----T:  7503285 	 St: c07ce500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7504404----T:  7504604 	 St: c0816ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7504604----T:  7504804 	 St: c0818120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7504804----T:  7505004 	 St: c0821f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7505004----T:  7505204 	 St: c1016ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7505204----T:  7505404 	 St: c0846d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7505404----T:  7505604 	 St: c084f020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7505604----T:  7505804 	 St: c1018120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7505804----T:  7506004 	 St: c1021f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7506004----T:  7506204 	 St: c1046d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7506204----T:  7506404 	 St: c104f020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7507570----T:  7507770 	 St: c086f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7507770----T:  7507970 	 St: c0875360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7507970----T:  7508170 	 St: c0876c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7508170----T:  7508370 	 St: c106f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7508370----T:  7508570 	 St: c08a5d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7508570----T:  7508770 	 St: c1075360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7508770----T:  7508970 	 St: c1076c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7508970----T:  7509170 	 St: c10a5d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7510833----T:  7511033 	 St: c08eb8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7511128----T:  7511328 	 St: c09009a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7511422----T:  7511622 	 St: c10eb8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7511717----T:  7511917 	 St: c11009a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7512006----T:  7512206 	 St: c0936960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7512206----T:  7512406 	 St: c093c460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7512599----T:  7512799 	 St: c1136960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7512799----T:  7512999 	 St: c0957740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7512999----T:  7513199 	 St: c113c460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7513387----T:  7513587 	 St: c1157740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7513587----T:  7513787 	 St: c0973340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7513787----T:  7513987 	 St: c09798a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7513987----T:  7514187 	 St: c097e560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7514187----T:  7514387 	 St: c1173340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7514387----T:  7514587 	 St: c11798a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7514587----T:  7514787 	 St: c117e560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7516343----T:  7516543 	 St: c09cdb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7516543----T:  7516743 	 St: c09d0cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7516743----T:  7516943 	 St: c09e21a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7516943----T:  7517143 	 St: c09f91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7517143----T:  7517343 	 St: c11cdb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7517343----T:  7517543 	 St: c11d0cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7517543----T:  7517743 	 St: c0a11360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7517743----T:  7517943 	 St: c11e21a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7517943----T:  7518143 	 St: c11f91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7518143----T:  7518343 	 St: c1211360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7520293----T:  7520493 	 St: c0a682e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7520493----T:  7520693 	 St: c0a6c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7520693----T:  7520893 	 St: c0a645a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7520893----T:  7521093 	 St: c0a81560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7521093----T:  7521293 	 St: c0a843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7521293----T:  7521493 	 St: c0a92180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7521493----T:  7521693 	 St: c0a8fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7521693----T:  7521893 	 St: c12682e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7521893----T:  7522093 	 St: c126c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7522093----T:  7522293 	 St: c0aa03e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7522293----T:  7522493 	 St: c12645a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7522493----T:  7522693 	 St: c1281560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7522693----T:  7522893 	 St: c12843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7522893----T:  7523093 	 St: c1292180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7523093----T:  7523293 	 St: c128fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7523293----T:  7523493 	 St: c12a03e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7524335----T:  7524535 	 St: c0aa3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7524535----T:  7524735 	 St: c0aa34e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7524735----T:  7524935 	 St: c0abc060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7524935----T:  7525135 	 St: c0ab2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7525135----T:  7525335 	 St: c0ab8cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7525335----T:  7525535 	 St: c0ac4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7525535----T:  7525735 	 St: c12a3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7525735----T:  7525935 	 St: c12a34e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7525935----T:  7526135 	 St: c12bc060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7526135----T:  7526335 	 St: c12b2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7526335----T:  7526535 	 St: c12b8cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7526535----T:  7526735 	 St: c12c4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7527906----T:  7528106 	 St: c0afbd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7528106----T:  7528306 	 St: c0afe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7528499----T:  7528699 	 St: c12fbd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7528699----T:  7528899 	 St: c12fe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7529171----T:  7529371 	 St: c0b3bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7529371----T:  7529571 	 St: c0b42b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7529764----T:  7529964 	 St: c133bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7529964----T:  7530164 	 St: c0b5b6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7530164----T:  7530364 	 St: c1342b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7530364----T:  7530564 	 St: c0b6bd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7530564----T:  7530764 	 St: c0b86720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7530764----T:  7530964 	 St: c135b6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7530964----T:  7531164 	 St: c0b7ebc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7531164----T:  7531364 	 St: c0b85300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7531364----T:  7531564 	 St: c136bd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7531564----T:  7531764 	 St: c1386720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7531764----T:  7531964 	 St: c137ebc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7531964----T:  7532164 	 St: c1385300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7533012----T:  7533212 	 St: c0b93fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7533212----T:  7533412 	 St: c0b8f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7533412----T:  7533612 	 St: c0b9aa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7533612----T:  7533812 	 St: c0ba5780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7533812----T:  7534012 	 St: c1393fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7534012----T:  7534212 	 St: c0bc36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7534212----T:  7534412 	 St: c0bc4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7534412----T:  7534612 	 St: c138f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7534612----T:  7534812 	 St: c139aa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7534812----T:  7535012 	 St: c13a5780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7535012----T:  7535212 	 St: c13c36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7535212----T:  7535412 	 St: c13c4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7536319----T:  7536519 	 St: c0bd2260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7536642----T:  7536842 	 St: c0be8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7536842----T:  7537042 	 St: c0bedc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7537042----T:  7537242 	 St: c0becfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7537242----T:  7537442 	 St: c0bf94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7537442----T:  7537642 	 St: c13d2260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7537642----T:  7537842 	 St: c13e8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7537842----T:  7538042 	 St: c13edc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7538042----T:  7538242 	 St: c13ecfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7538242----T:  7538442 	 St: c13f94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7762113----T:  7804059 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(28.322756)
F:  8026209----T:  9117822 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(737.078308)
F:  8034671----T:  8034871 	 St: c061ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8034871----T:  8035071 	 St: c0620ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8035071----T:  8035271 	 St: c0629740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8035271----T:  8035471 	 St: c062a780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8035471----T:  8035671 	 St: c062ae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8035671----T:  8035871 	 St: c0635700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8035871----T:  8036071 	 St: c0637560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8036071----T:  8036271 	 St: c0639160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8036271----T:  8036471 	 St: c0640020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8036471----T:  8036671 	 St: c064ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8036671----T:  8036871 	 St: c064f040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8036871----T:  8037071 	 St: c065c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8037071----T:  8037271 	 St: c0660ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8038331----T:  8038531 	 St: c0671bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8038531----T:  8045853 	 St: c0660000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8045853----T:  8046053 	 St: c06a33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8046053----T:  8046253 	 St: c06a6d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8046253----T:  8046453 	 St: c06a9680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8046453----T:  8049539 	 St: c066d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8049539----T:  8052339 	 St: c0690000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8052339----T:  8060119 	 St: c0692000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8061264----T:  8061464 	 St: c06c1000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8061464----T:  8069704 	 St: c06c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8069704----T:  8069904 	 St: c06d3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8069904----T:  8070104 	 St: c06d9bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8070104----T:  8070304 	 St: c06e74e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8070304----T:  8070504 	 St: c06f3b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8070504----T:  8073109 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8074039----T:  8074239 	 St: c0708460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8074239----T:  8078880 	 St: c0710000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8078880----T:  8079080 	 St: c072b040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8079080----T:  8084595 	 St: c0717000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8084595----T:  8088025 	 St: c0730000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8088025----T:  8094890 	 St: c0734000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8094890----T:  8099109 	 St: c0740000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8099109----T:  8105070 	 St: c0746000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8106064----T:  8106264 	 St: c0752900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8106264----T:  8106464 	 St: c0755d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8106464----T:  8106664 	 St: c075ee60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8106692----T:  8106892 	 St: c0782720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8106923----T:  8107123 	 St: c0790aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8107616----T:  8114938 	 St: c0790000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  8114938----T:  8115138 	 St: c07a3c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8115138----T:  8115338 	 St: c07b7500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8115338----T:  8115538 	 St: c07b6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8115538----T:  8115738 	 St: c07bc700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8115738----T:  8115938 	 St: c07c04e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8115938----T:  8116138 	 St: c07d3140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8116138----T:  8119224 	 St: c079d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8119224----T:  8123443 	 St: c07c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8123443----T:  8129404 	 St: c07c6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8130377----T:  8130577 	 St: c07d6e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8130577----T:  8130777 	 St: c07defe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8130777----T:  8130977 	 St: c07ddd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8130977----T:  8131177 	 St: c07e74a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8131177----T:  8131377 	 St: c07e16a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8131377----T:  8131577 	 St: c07ebe40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8131577----T:  8131777 	 St: c07f3560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8131777----T:  8131977 	 St: c07fd060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8131977----T:  8132177 	 St: c08068a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8132177----T:  8136396 	 St: c0810000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8136396----T:  8136596 	 St: c10068a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8136596----T:  8142557 	 St: c0816000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8142557----T:  8146776 	 St: c1010000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8146776----T:  8152737 	 St: c1016000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8154140----T:  8154340 	 St: c0840e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8154340----T:  8163042 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8154832----T:  8396912 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8163042----T:  8163242 	 St: c1040e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8163242----T:  8163442 	 St: c086f840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8163442----T:  8172144 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8172144----T:  8172344 	 St: c106f840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8172344----T:  8181046 	 St: c0820000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8181046----T:  8192534 	 St: c0860000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  8192534----T:  8251017 	 St: c0876000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(39.488857)
F:  8251017----T:  8259719 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8259719----T:  8275882 	 St: c0920000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8275882----T:  8299554 	 St: c0950000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  8299554----T:  8330747 	 St: c09c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  8330747----T:  8339449 	 St: c1040000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8339449----T:  8348151 	 St: c1000000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8348151----T:  8356853 	 St: c1020000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8356853----T:  8368341 	 St: c1060000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  8368341----T:  8426824 	 St: c1076000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(39.488857)
F:  8396913----T:  8638993 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8426824----T:  8435526 	 St: c1100000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8435526----T:  8451689 	 St: c1120000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8451689----T:  8475361 	 St: c1150000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  8475361----T:  8506554 	 St: c11c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  8506554----T:  8514794 	 St: c0870000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8514794----T:  8517399 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8640466----T:  8640666 	 St: c08abc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8640688----T:  8640888 	 St: c08beb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8640888----T:  8641088 	 St: c08c8ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8641088----T:  8641288 	 St: c08d6a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8641288----T:  8641488 	 St: c08df480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8641488----T:  8641688 	 St: c08e7b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8641688----T:  8644293 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8644293----T:  8652533 	 St: c08f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8653526----T:  8653726 	 St: c09016e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8653726----T:  8656331 	 St: c0910000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8656331----T:  8656531 	 St: c09202c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8656531----T:  8656731 	 St: c092bfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8656731----T:  8656931 	 St: c092e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8656931----T:  8657131 	 St: c0930100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8657131----T:  8657331 	 St: c0944700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8657331----T:  8665571 	 St: c0911000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8666525----T:  8666725 	 St: c094fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8666725----T:  8666925 	 St: c0951640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8666925----T:  8667125 	 St: c095cfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8667125----T:  8667325 	 St: c0962800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8667325----T:  8667525 	 St: c09624c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8667525----T:  8667725 	 St: c096dd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8667725----T:  8667925 	 St: c0979ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8667925----T:  8668125 	 St: c0985a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8669072----T:  8671872 	 St: c0990000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8671872----T:  8672072 	 St: c09c0ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8672072----T:  8679852 	 St: c0992000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8679852----T:  8682457 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8682457----T:  8690697 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8690697----T:  8699399 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8699399----T:  8704914 	 St: c09b0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8704914----T:  8709555 	 St: c09b9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8710520----T:  8710720 	 St: c09dca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8710720----T:  8710920 	 St: c09ddda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8710920----T:  8711120 	 St: c09f1ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8711120----T:  8711320 	 St: c09f33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8711320----T:  8711520 	 St: c09fbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8711520----T:  8711720 	 St: c0a0cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8711720----T:  8711920 	 St: c0a13960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8711920----T:  8712120 	 St: c0a148a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712120----T:  8712320 	 St: c0a14fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712320----T:  8712520 	 St: c0a180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712520----T:  8712720 	 St: c120cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712720----T:  8712920 	 St: c1213960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712920----T:  8713120 	 St: c12148a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713120----T:  8713320 	 St: c1214fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713320----T:  8713520 	 St: c12180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8714538----T:  8714738 	 St: c0a351c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8714738----T:  8714938 	 St: c0a30ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8714938----T:  8715138 	 St: c0a35be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715138----T:  8715338 	 St: c0a36820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715279----T:  8957359 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8715338----T:  8715538 	 St: c0a39aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715538----T:  8715738 	 St: c12351c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715738----T:  8715938 	 St: c1230ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715938----T:  8716138 	 St: c1235be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716138----T:  8716338 	 St: c1236820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716338----T:  8716538 	 St: c1239aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716538----T:  8732701 	 St: c0a00000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8732701----T:  8741403 	 St: c0a30000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8741403----T:  8744489 	 St: c0a60000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8744489----T:  8796854 	 St: c0a63000 Sz: 446464 	 Sm: 0 	 T: memcpy_h2d(35.357868)
F:  8796854----T:  8813017 	 St: c0ae0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8813017----T:  8881854 	 St: c0b20000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  8881854----T:  8913047 	 St: c0bc0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  8913047----T:  8929210 	 St: c1200000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8929210----T:  8937912 	 St: c1230000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8937912----T:  8940998 	 St: c1260000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  8940998----T:  8993363 	 St: c1263000 Sz: 446464 	 Sm: 0 	 T: memcpy_h2d(35.357868)
F:  8993363----T:  9009526 	 St: c12e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9009526----T:  9078363 	 St: c1320000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  9078363----T:  9109556 	 St: c13c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  9339972----T:  9382147 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(28.477381)
F:  9604297----T: 11463741 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(1255.532715)
F:  9612367----T:  9614972 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9613064----T:  9855144 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9614972----T:  9615172 	 St: c06122c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9615172----T:  9615372 	 St: c0614680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9615372----T:  9615572 	 St: c0618ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9615572----T:  9615772 	 St: c0619380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9615772----T:  9615972 	 St: c061ccc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9615972----T:  9616172 	 St: c0e122c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9616172----T:  9616372 	 St: c0e14680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9616372----T:  9616572 	 St: c0e18ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9616572----T:  9616772 	 St: c0e19380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9616772----T:  9616972 	 St: c0e1ccc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9616972----T:  9625212 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9625212----T:  9627817 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9627817----T:  9636057 	 St: c0621000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9636057----T:  9644759 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9644759----T:  9647559 	 St: c0630000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9647559----T:  9670292 	 St: c0632000 Sz: 188416 	 Sm: 0 	 T: memcpy_h2d(15.349764)
F:  9670292----T:  9686455 	 St: c0670000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9686455----T:  9702618 	 St: c06a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9702618----T:  9733811 	 St: c06d0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  9733811----T:  9742513 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9742513----T:  9751215 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9751215----T:  9767378 	 St: c0770000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9767378----T:  9783541 	 St: c07a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  9783541----T:  9807213 	 St: c07d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  9807213----T:  9809818 	 St: c0e00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9809818----T:  9818058 	 St: c0e01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9818058----T:  9820663 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9820663----T:  9828903 	 St: c0e21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9828903----T:  9837605 	 St: c0e10000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  9837605----T:  9840405 	 St: c0e30000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9840405----T:  9848185 	 St: c0e32000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9856479----T:  9859279 	 St: c0e40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9857648----T: 10099728 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9859279----T:  9859479 	 St: c0e81100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9859479----T:  9859679 	 St: c0e82a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9859679----T:  9889932 	 St: c0e42000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  9889932----T:  9903754 	 St: c0e80000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  9903754----T:  9952354 	 St: c0e9b000 Sz: 413696 	 Sm: 0 	 T: memcpy_h2d(32.815666)
F: 10102325----T: 10104930 	 St: c0f00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10104930----T: 10226019 	 St: c0f01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 10229390----T: 10229590 	 St: c080ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10229590----T: 10229790 	 St: c080ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10229790----T: 10229990 	 St: c08223a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10229956----T: 10472036 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10229990----T: 10230190 	 St: c100ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10230190----T: 10230390 	 St: c100ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10230390----T: 10230590 	 St: c10223a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10230590----T: 10236551 	 St: c0810000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10236551----T: 10240770 	 St: c081a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10240770----T: 10245411 	 St: c0820000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10245411----T: 10250926 	 St: c0827000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10250926----T: 10251126 	 St: c1026cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10251126----T: 10259828 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10259828----T: 10263258 	 St: c0830000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10263258----T: 10292570 	 St: c0834000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F: 10292570----T: 10346346 	 St: c0880000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F: 10346346----T: 10355048 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10355048----T: 10401295 	 St: c0920000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F: 10401295----T: 10432488 	 St: c09c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F: 10432488----T: 10438449 	 St: c1010000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10438449----T: 10442668 	 St: c101a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10442668----T: 10449533 	 St: c1020000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10449533----T: 10452138 	 St: c102c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10452138----T: 10455224 	 St: c102d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10455224----T: 10463926 	 St: c1000000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10463926----T: 10467356 	 St: c1030000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10467356----T: 10474221 	 St: c1034000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10474221----T: 10476826 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10476826----T: 10479912 	 St: c1041000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10479912----T: 10509224 	 St: c1044000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F: 10511283----T: 10511483 	 St: c1083020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10511483----T: 10511683 	 St: c1085a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10511683----T: 10511883 	 St: c108c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10511883----T: 10512083 	 St: c108b800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10512083----T: 10512283 	 St: c1090320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10512283----T: 10512483 	 St: c1090820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10512483----T: 10512683 	 St: c1091f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10512683----T: 10512883 	 St: c109a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10512883----T: 10513083 	 St: c1095b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10513083----T: 10513283 	 St: c109bbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10513283----T: 10513483 	 St: c1099d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10513483----T: 10530115 	 St: c1080000 Sz: 135168 	 Sm: 0 	 T: memcpy_h2d(11.230249)
F: 10530115----T: 10575891 	 St: c10a1000 Sz: 389120 	 Sm: 0 	 T: memcpy_h2d(30.908846)
F: 10577709----T: 10581139 	 St: c1100000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10577709----T: 10819789 	 St: c0c00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10581139----T: 10700816 	 St: c1104000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F: 10822858----T: 10825658 	 St: c0a00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10825658----T: 10833438 	 St: c0a02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10833438----T: 10837250 	 St: c0a10000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10837250----T: 10843662 	 St: c0a15000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10843662----T: 10851442 	 St: c0a20000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10851442----T: 10861069 	 St: c0a2e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F: 10861069----T: 10863869 	 St: c0a40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10863869----T: 10894122 	 St: c0a42000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 10894122----T: 10896922 	 St: c1200000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10896922----T: 10904702 	 St: c1202000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10904702----T: 10908514 	 St: c1210000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10908514----T: 10914926 	 St: c1215000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10914926----T: 10922706 	 St: c1220000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10922706----T: 10932333 	 St: c122e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F: 10932333----T: 10935133 	 St: c1240000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10935133----T: 10965386 	 St: c1242000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 10967081----T: 10970511 	 St: c0a80000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10967081----T: 11209161 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10970511----T: 11029935 	 St: c0a84000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F: 11029935----T: 11033365 	 St: c1280000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 11033365----T: 11092789 	 St: c1284000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F: 11210937----T: 11216011 	 St: c0b00000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11216011----T: 11333805 	 St: c0b08000 Sz: 1015808 	 Sm: 0 	 T: memcpy_h2d(79.536797)
F: 11216400----T: 11458480 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11333805----T: 11338879 	 St: c1300000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11338879----T: 11456673 	 St: c1308000 Sz: 1015808 	 Sm: 0 	 T: memcpy_h2d(79.536797)
F: 11685891----T: 11728312 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(28.643484)
F: 11728312----T: 11849872 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F: 12072023----T: 14125308 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(1386.417969)
F: 12072968----T: 12077187 	 St: c0400000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12077187----T: 12083148 	 St: c0406000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 12083148----T: 12088222 	 St: c0410000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12088222----T: 12093296 	 St: c0418000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12093296----T: 12096726 	 St: c0420000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 12096726----T: 12111016 	 St: c0424000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 12111016----T: 12114102 	 St: c0440000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12114102----T: 12143885 	 St: c0443000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 12143885----T: 12147697 	 St: c0c00000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 12147697----T: 12150302 	 St: c0c05000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12150302----T: 12156263 	 St: c0c06000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 12156263----T: 12161337 	 St: c0c10000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12161337----T: 12166411 	 St: c0c18000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12166411----T: 12169841 	 St: c0c20000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 12169841----T: 12184131 	 St: c0c24000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 12184131----T: 12187217 	 St: c0c40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12187217----T: 12217000 	 St: c0c43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 12218730----T: 12221335 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12218730----T: 12460810 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 12221335----T: 12282171 	 St: c0481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 12282171----T: 12284776 	 St: c0c80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12284776----T: 12345612 	 St: c0c81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 12462626----T: 12465426 	 St: c0500000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 12465426----T: 12586044 	 St: c0502000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 12586044----T: 12586244 	 St: c0d01e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12586435----T: 12594215 	 St: c0d00000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 12586435----T: 12828515 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 12594215----T: 12598434 	 St: c0d0e000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12598434----T: 12602653 	 St: c0d14000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12602653----T: 12609518 	 St: c0d1a000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 12609518----T: 12614159 	 St: c0d26000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 12614159----T: 12618800 	 St: c0d2d000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 12618800----T: 12715881 	 St: c0d34000 Sz: 835584 	 Sm: 0 	 T: memcpy_h2d(65.550980)
F: 12839322----T: 12845283 	 St: c0800000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 12845283----T: 12849502 	 St: c080a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12849502----T: 12854143 	 St: c0810000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 12854143----T: 12859658 	 St: c0817000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 12859658----T: 12863470 	 St: c0820000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 12863470----T: 12877292 	 St: c0825000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 12877292----T: 12880378 	 St: c0840000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12880378----T: 12910161 	 St: c0843000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 12910161----T: 12916122 	 St: c1000000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 12916122----T: 12920341 	 St: c100a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12920341----T: 12924982 	 St: c1010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 12924982----T: 12930497 	 St: c1017000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 12930497----T: 12934309 	 St: c1020000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 12934309----T: 12948131 	 St: c1025000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 12948131----T: 12951217 	 St: c1040000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12951217----T: 12981000 	 St: c1043000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 12982657----T: 12985262 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12982657----T: 13224737 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 12985262----T: 13046098 	 St: c0881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 13046098----T: 13048703 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13048703----T: 13109539 	 St: c1081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 13226514----T: 13229119 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13229119----T: 13350208 	 St: c0901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 13229508----T: 13471588 	 St: c0c00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 13350208----T: 13352813 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13352813----T: 13473902 	 St: c1101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 13477491----T: 13480291 	 St: c0a00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13480291----T: 13488071 	 St: c0a02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 13488071----T: 13490676 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13490676----T: 13498916 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 13498916----T: 13502002 	 St: c0a20000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 13502002----T: 13516760 	 St: c0a23000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 13516760----T: 13519560 	 St: c1200000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13519560----T: 13527340 	 St: c1202000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 13527340----T: 13529945 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13529945----T: 13538185 	 St: c1211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 13538185----T: 13541271 	 St: c1220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 13541271----T: 13556029 	 St: c1223000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 13556912----T: 13561131 	 St: c0a40000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 13561131----T: 13563931 	 St: c0a46000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13563931----T: 13591363 	 St: c0a48000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F: 13591363----T: 13595582 	 St: c1240000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 13595582----T: 13623954 	 St: c1246000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F: 13624801----T: 13627887 	 St: c0a80000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 13624801----T: 13866881 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 13627887----T: 13687782 	 St: c0a83000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 13687782----T: 13690868 	 St: c1280000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 13690868----T: 13750763 	 St: c1283000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 13868629----T: 13871715 	 St: c0b00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 13871715----T: 13991863 	 St: c0b03000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F: 13872103----T: 14114183 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 13991863----T: 13994468 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13994468----T: 13997073 	 St: c1301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13997073----T: 13999678 	 St: c1302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13999678----T: 14119826 	 St: c1303000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F: 14347458----T: 14390554 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(29.099257)
F: 14612704----T: 16556030 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(1312.171509)
F: 14613646----T: 14616732 	 St: c0400000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 14616732----T: 14624054 	 St: c0403000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 14624054----T: 14627484 	 St: c0410000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 14627484----T: 14634349 	 St: c0414000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 14634349----T: 14637149 	 St: c0420000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14637149----T: 14652375 	 St: c0422000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 14652375----T: 14655175 	 St: c0440000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14655175----T: 14685428 	 St: c0442000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 14685428----T: 14688228 	 St: c0c00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14688228----T: 14690833 	 St: c0c02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14690833----T: 14698155 	 St: c0c03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 14698155----T: 14700955 	 St: c0c10000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14700955----T: 14703755 	 St: c0c12000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14703755----T: 14710620 	 St: c0c14000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 14710620----T: 14713420 	 St: c0c20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14713420----T: 14728646 	 St: c0c22000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 14728646----T: 14731446 	 St: c0c40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14731446----T: 14761699 	 St: c0c42000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 14763411----T: 14766016 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14763411----T: 15005491 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 14766016----T: 14826852 	 St: c0481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 14826852----T: 14829457 	 St: c0c80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14829457----T: 14890293 	 St: c0c81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 15007343----T: 15009948 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15009948----T: 15131037 	 St: c0501000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 15010336----T: 15252416 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 15131037----T: 15133642 	 St: c0d00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15133642----T: 15254731 	 St: c0d01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 15266567----T: 15269172 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15269172----T: 15277412 	 St: c0801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 15277412----T: 15282053 	 St: c0810000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 15282053----T: 15287568 	 St: c0817000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 15287568----T: 15291380 	 St: c0820000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 15291380----T: 15305202 	 St: c0825000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 15305202----T: 15307807 	 St: c1000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15307807----T: 15316047 	 St: c1001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 15316047----T: 15319859 	 St: c1010000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 15319859----T: 15326271 	 St: c1015000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 15326271----T: 15329071 	 St: c1020000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15329071----T: 15331676 	 St: c1022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15331676----T: 15334476 	 St: c1023000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15334476----T: 15348298 	 St: c1025000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 15349265----T: 15352065 	 St: c0840000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15352065----T: 15382318 	 St: c0842000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 15382318----T: 15384923 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15384923----T: 15415646 	 St: c1041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 15416585----T: 15419190 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15416585----T: 15658665 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 15419190----T: 15480026 	 St: c0881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 15480026----T: 15482631 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15482631----T: 15543467 	 St: c1081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 15660562----T: 15663992 	 St: c0900000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 15663992----T: 15783669 	 St: c0904000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F: 15664381----T: 15906461 	 St: c0c00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 15783669----T: 15786469 	 St: c1100000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15786469----T: 15907087 	 St: c1102000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 15910897----T: 15913983 	 St: c0a00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 15913983----T: 15921305 	 St: c0a03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 15921305----T: 15923910 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15923910----T: 15932150 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 15932150----T: 15934950 	 St: c0a20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15934950----T: 15950176 	 St: c0a22000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 15950176----T: 15952976 	 St: c1200000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15952976----T: 15955581 	 St: c1202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15955581----T: 15962903 	 St: c1203000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 15962903----T: 15965508 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15965508----T: 15973748 	 St: c1211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 15973748----T: 15976548 	 St: c1220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15976548----T: 15991774 	 St: c1222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 15992721----T: 15998682 	 St: c0a40000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 15998682----T: 16025174 	 St: c0a4a000 Sz: 221184 	 Sm: 0 	 T: memcpy_h2d(17.887913)
F: 16025174----T: 16027974 	 St: c1240000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16027974----T: 16058227 	 St: c1242000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 16059187----T: 16061987 	 St: c0a80000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16059187----T: 16301267 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 16061987----T: 16122352 	 St: c0a82000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 16122352----T: 16125152 	 St: c1280000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16125152----T: 16185517 	 St: c1282000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 16303023----T: 16305628 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16305628----T: 16426717 	 St: c0b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 16306004----T: 16548084 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 16426717----T: 16429322 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16429322----T: 16550411 	 St: c1301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 16778180----T: 16822565 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(29.969616)
F: 17044715----T: 19643529 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(1754.769775)
F: 17045556----T: 17048642 	 St: c0400000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 17048642----T: 17055964 	 St: c0403000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 17055964----T: 17058569 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17058569----T: 17066809 	 St: c0411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 17066809----T: 17070239 	 St: c0420000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 17070239----T: 17084529 	 St: c0424000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 17084529----T: 17087329 	 St: c0c00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17087329----T: 17089934 	 St: c0c02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17089934----T: 17097256 	 St: c0c03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 17097256----T: 17099861 	 St: c0c10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17099861----T: 17108101 	 St: c0c11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 17108101----T: 17110901 	 St: c0c20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17110901----T: 17126127 	 St: c0c22000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 17126974----T: 17130786 	 St: c0440000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 17130786----T: 17159628 	 St: c0445000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F: 17159628----T: 17162714 	 St: c0c40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 17162714----T: 17192497 	 St: c0c43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 17193469----T: 17198543 	 St: c0480000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 17193469----T: 17435549 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 17198543----T: 17256084 	 St: c0488000 Sz: 491520 	 Sm: 0 	 T: memcpy_h2d(38.852802)
F: 17256084----T: 17258689 	 St: c0c80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17258689----T: 17261294 	 St: c0c81000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17261294----T: 17263899 	 St: c0c82000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17263899----T: 17266504 	 St: c0c83000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17266504----T: 17269109 	 St: c0c84000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17269109----T: 17271714 	 St: c0c85000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17271714----T: 17330197 	 St: c0c86000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(39.488857)
F: 17437507----T: 17441726 	 St: c0500000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 17441726----T: 17560461 	 St: c0506000 Sz: 1024000 	 Sm: 0 	 T: memcpy_h2d(80.172180)
F: 17442114----T: 17684194 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 17560461----T: 17563066 	 St: c0d00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17563066----T: 17565671 	 St: c0d01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17565671----T: 17568276 	 St: c0d02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17568276----T: 17570881 	 St: c0d03000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17570881----T: 17573681 	 St: c0d04000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17573681----T: 17692416 	 St: c0d06000 Sz: 1024000 	 Sm: 0 	 T: memcpy_h2d(80.172180)
F: 17696888----T: 17701529 	 St: c0600000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 17701529----T: 17707044 	 St: c0607000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 17707044----T: 17710474 	 St: c0610000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 17710474----T: 17717339 	 St: c0614000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 17717339----T: 17720139 	 St: c0620000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17720139----T: 17735365 	 St: c0622000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 17735365----T: 17738165 	 St: c0e00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17738165----T: 17740770 	 St: c0e02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17740770----T: 17743570 	 St: c0e03000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17743570----T: 17746370 	 St: c0e05000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17746370----T: 17751885 	 St: c0e07000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 17751885----T: 17754490 	 St: c0e10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17754490----T: 17762730 	 St: c0e11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 17762730----T: 17765335 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17765335----T: 17781030 	 St: c0e21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 17781990----T: 17785802 	 St: c0640000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 17785802----T: 17814644 	 St: c0645000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F: 17814644----T: 17817730 	 St: c0e40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 17817730----T: 17847513 	 St: c0e43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 17848459----T: 17851545 	 St: c0680000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 17848459----T: 18090539 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 17851545----T: 17911440 	 St: c0683000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 17911440----T: 17914240 	 St: c0e80000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17914240----T: 17916845 	 St: c0e82000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17916845----T: 17976740 	 St: c0e83000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 18092601----T: 18096413 	 St: c0700000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 18096413----T: 18215619 	 St: c0705000 Sz: 1028096 	 Sm: 0 	 T: memcpy_h2d(80.490211)
F: 18096801----T: 18338881 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 18215619----T: 18218224 	 St: c0f00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18218224----T: 18221024 	 St: c0f01000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18221024----T: 18223629 	 St: c0f03000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18223629----T: 18343306 	 St: c0f04000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F: 18347643----T: 18350443 	 St: c0800000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18350443----T: 18358223 	 St: c0802000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 18358223----T: 18361023 	 St: c0810000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18361023----T: 18368803 	 St: c0812000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 18368803----T: 18372233 	 St: c0820000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 18372233----T: 18386523 	 St: c0824000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 18386523----T: 18389323 	 St: c1000000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18389323----T: 18397103 	 St: c1002000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 18397103----T: 18399903 	 St: c1010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18399903----T: 18407683 	 St: c1012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 18407683----T: 18410288 	 St: c1020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18410288----T: 18425983 	 St: c1021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 18426893----T: 18429693 	 St: c0840000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18429693----T: 18459946 	 St: c0842000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 18459946----T: 18462746 	 St: c1040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18462746----T: 18492999 	 St: c1042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 18493987----T: 18497799 	 St: c0880000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 18493987----T: 18736067 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 18497799----T: 18556752 	 St: c0885000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F: 18556752----T: 18559552 	 St: c1080000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18559552----T: 18562157 	 St: c1082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18562157----T: 18622052 	 St: c1083000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 18738024----T: 18740629 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18740629----T: 18861718 	 St: c0901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 18741017----T: 18983097 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 18861718----T: 18864323 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18864323----T: 18985412 	 St: c1101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 18989653----T: 18992258 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18992258----T: 19000498 	 St: c0a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 19000498----T: 19005572 	 St: c0a10000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 19005572----T: 19010646 	 St: c0a18000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 19010646----T: 19014458 	 St: c0a20000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 19014458----T: 19028280 	 St: c0a25000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 19028280----T: 19030885 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19030885----T: 19039125 	 St: c1201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 19039125----T: 19042555 	 St: c1210000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 19042555----T: 19045355 	 St: c1214000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 19045355----T: 19048155 	 St: c1216000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 19048155----T: 19053229 	 St: c1218000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 19053229----T: 19056029 	 St: c1220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 19056029----T: 19058634 	 St: c1222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19058634----T: 19073392 	 St: c1223000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 19074412----T: 19077498 	 St: c0a40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 19077498----T: 19107281 	 St: c0a43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 19107281----T: 19109886 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19109886----T: 19112491 	 St: c1241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19112491----T: 19115096 	 St: c1242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19115096----T: 19144879 	 St: c1243000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 19145821----T: 19148426 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19145821----T: 19387901 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 19148426----T: 19209262 	 St: c0a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 19209262----T: 19211867 	 St: c1280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19211867----T: 19272703 	 St: c1281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 19389846----T: 19392451 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19392451----T: 19513540 	 St: c0b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 19392840----T: 19634920 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 19513540----T: 19516145 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19516145----T: 19637234 	 St: c1301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 19865679----T: 19912909 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(31.890614)
F: 20135059----T: 22095459 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(1323.700195)
F: 20147281----T: 20149886 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20149886----T: 20158126 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20158126----T: 20161212 	 St: c0610000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 20161212----T: 20168534 	 St: c0613000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 20168534----T: 20171139 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20171139----T: 20186834 	 St: c0621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 20186834----T: 20189439 	 St: c0e00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20189439----T: 20197679 	 St: c0e01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20197679----T: 20200284 	 St: c0e10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20200284----T: 20208524 	 St: c0e11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20208524----T: 20211129 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20211129----T: 20226824 	 St: c0e21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 20228047----T: 20230847 	 St: c0640000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20230847----T: 20261100 	 St: c0642000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 20261100----T: 20263900 	 St: c0e40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20263900----T: 20294153 	 St: c0e42000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 20295027----T: 20297827 	 St: c0680000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20295027----T: 20537107 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 20297827----T: 20358192 	 St: c0682000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 20358192----T: 20360992 	 St: c0e80000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20360992----T: 20421357 	 St: c0e82000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 20539362----T: 20542162 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20542162----T: 20662780 	 St: c0702000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 20542551----T: 20784631 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 20662780----T: 20665385 	 St: c0f00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20665385----T: 20667990 	 St: c0f01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20667990----T: 20788608 	 St: c0f02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 20794294----T: 20796899 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20796899----T: 20805139 	 St: c0801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20805139----T: 20808225 	 St: c0810000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 20808225----T: 20815547 	 St: c0813000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 20815547----T: 20818152 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20818152----T: 20833847 	 St: c0821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 20833847----T: 20836452 	 St: c1000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20836452----T: 20844692 	 St: c1001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20844692----T: 20847297 	 St: c1010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20847297----T: 20855537 	 St: c1011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20855537----T: 20858142 	 St: c1020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20858142----T: 20873837 	 St: c1021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 20874902----T: 20877702 	 St: c0840000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20877702----T: 20907955 	 St: c0842000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 20907955----T: 20910755 	 St: c1040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20910755----T: 20941008 	 St: c1042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 20941980----T: 20944780 	 St: c0880000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20941980----T: 21184060 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 20944780----T: 21005145 	 St: c0882000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 21005145----T: 21007750 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21007750----T: 21010355 	 St: c1081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21010355----T: 21070720 	 St: c1082000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 21186258----T: 21189058 	 St: c0900000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 21189058----T: 21309676 	 St: c0902000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 21189447----T: 21431527 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 21309676----T: 21312281 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21312281----T: 21314886 	 St: c1101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21314886----T: 21435504 	 St: c1102000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 21440977----T: 21443582 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21443582----T: 21451822 	 St: c0a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 21451822----T: 21455634 	 St: c0a10000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 21455634----T: 21462046 	 St: c0a15000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 21462046----T: 21464651 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21464651----T: 21480346 	 St: c0a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 21480346----T: 21482951 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21482951----T: 21491191 	 St: c1201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 21491191----T: 21493796 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21493796----T: 21496596 	 St: c1211000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 21496596----T: 21499201 	 St: c1213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21499201----T: 21506066 	 St: c1214000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 21506066----T: 21508671 	 St: c1220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21508671----T: 21524366 	 St: c1221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 21525592----T: 21529022 	 St: c0a40000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 21529022----T: 21558334 	 St: c0a44000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F: 21558334----T: 21560939 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21560939----T: 21563544 	 St: c1241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21563544----T: 21566149 	 St: c1242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21566149----T: 21595932 	 St: c1243000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 21596782----T: 21599387 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21596782----T: 21838862 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 21599387----T: 21660223 	 St: c0a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 21660223----T: 21662828 	 St: c1280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21662828----T: 21723664 	 St: c1281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 21841142----T: 21843942 	 St: c0b00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 21843942----T: 21964560 	 St: c0b02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 21844330----T: 22086410 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 21964560----T: 21967360 	 St: c1300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 21967360----T: 22087978 	 St: c1302000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 22317609----T: 22368536 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(34.386902)
F: 22590686----T: 24565885 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(1333.692749)
F: 22607659----T: 22610264 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22610264----T: 22618504 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 22618504----T: 22621109 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22621109----T: 22629349 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 22629349----T: 22631954 	 St: c0e00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22631954----T: 22640194 	 St: c0e01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 22640194----T: 22642799 	 St: c0e10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22642799----T: 22651039 	 St: c0e11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 22651875----T: 22654675 	 St: c0620000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 22654675----T: 22669901 	 St: c0622000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 22669901----T: 22672987 	 St: c0640000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 22672987----T: 22702770 	 St: c0643000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 22702770----T: 22705570 	 St: c0e20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 22705570----T: 22720796 	 St: c0e22000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 22720796----T: 22723401 	 St: c0e40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22723401----T: 22726006 	 St: c0e41000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22726006----T: 22728611 	 St: c0e42000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22728611----T: 22758394 	 St: c0e43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 22760157----T: 22762957 	 St: c0680000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 22760157----T: 23002237 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 22762957----T: 22823322 	 St: c0682000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 22823322----T: 22825927 	 St: c0e80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22825927----T: 22828532 	 St: c0e81000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 22828532----T: 22888897 	 St: c0e82000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 23005367----T: 23008167 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23008167----T: 23128785 	 St: c0702000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 23008555----T: 23250635 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 23128785----T: 23131390 	 St: c0f00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23131390----T: 23133995 	 St: c0f01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23133995----T: 23254613 	 St: c0f02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 23262494----T: 23265294 	 St: c0800000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23265294----T: 23273074 	 St: c0802000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 23273074----T: 23275874 	 St: c0810000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23275874----T: 23283654 	 St: c0812000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 23283654----T: 23286259 	 St: c1000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23286259----T: 23288864 	 St: c1001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23288864----T: 23296644 	 St: c1002000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 23296644----T: 23299444 	 St: c1010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23299444----T: 23307224 	 St: c1012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 23308066----T: 23310671 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23310671----T: 23326366 	 St: c0821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 23326366----T: 23329166 	 St: c0840000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23329166----T: 23359419 	 St: c0842000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 23359419----T: 23362024 	 St: c1020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23362024----T: 23377719 	 St: c1021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 23377719----T: 23380324 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23380324----T: 23411047 	 St: c1041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 23412766----T: 23415371 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23412766----T: 23654846 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 23415371----T: 23476207 	 St: c0881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 23476207----T: 23478812 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23478812----T: 23539648 	 St: c1081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 23657680----T: 23660480 	 St: c0900000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 23660480----T: 23781098 	 St: c0902000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 23660869----T: 23902949 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 23781098----T: 23783703 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23783703----T: 23786308 	 St: c1101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23786308----T: 23906926 	 St: c1102000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 23914881----T: 23917486 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23917486----T: 23925726 	 St: c0a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 23925726----T: 23928331 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23928331----T: 23936571 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 23936571----T: 23939176 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23939176----T: 23947416 	 St: c1201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 23947416----T: 23950021 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23950021----T: 23958261 	 St: c1211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 23959111----T: 23962197 	 St: c0a20000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 23962197----T: 23976955 	 St: c0a23000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 23976955----T: 23979560 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 23979560----T: 24010283 	 St: c0a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 24010283----T: 24013083 	 St: c1220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 24013083----T: 24028309 	 St: c1222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 24028309----T: 24030914 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24030914----T: 24061637 	 St: c1241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 24063314----T: 24065919 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24063314----T: 24305394 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 24065919----T: 24126755 	 St: c0a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 24126755----T: 24129360 	 St: c1280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24129360----T: 24190196 	 St: c1281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 24308527----T: 24311132 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24311132----T: 24432221 	 St: c0b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 24311520----T: 24553600 	 St: c0c00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 24432221----T: 24434826 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 24434826----T: 24555915 	 St: c1301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 24788035----T: 24843026 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(37.130993)
F: 24843026----T: 24964586 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F: 24964587----T: 24967192 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24964587----T: 24972827 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 24975432----T: 24978037 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24975432----T: 24983672 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 24986277----T: 24988882 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 24986277----T: 25001972 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 25004577----T: 25007182 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25004577----T: 25035300 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 25037905----T: 25040510 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25037905----T: 25098741 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 25101346----T: 25103951 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25101346----T: 25222435 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 25225040----T: 25227645 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25225040----T: 25233280 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 25235885----T: 25238490 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25235885----T: 25244125 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 25246730----T: 25249335 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25246730----T: 25262425 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 25265030----T: 25267635 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25265030----T: 25295753 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 25298358----T: 25300963 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25298358----T: 25359194 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 25361799----T: 25364404 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25361799----T: 25482888 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 25485493----T: 25488098 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25485493----T: 25493733 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 25496338----T: 25498943 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25496338----T: 25504578 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 25507183----T: 25509788 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25507183----T: 25522878 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 25525483----T: 25528088 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25525483----T: 25556206 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 25558811----T: 25561416 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25558811----T: 25619647 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 25622252----T: 25624857 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25622252----T: 25743341 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 25745946----T: 25748551 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25745946----T: 25754186 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 25756791----T: 25759396 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25756791----T: 25765031 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 25767636----T: 25770241 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25767636----T: 25783331 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 25785936----T: 25788541 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25785936----T: 25816659 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 25819264----T: 25821869 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25819264----T: 25880100 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 25882705----T: 25885310 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 25882705----T: 26003794 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 17591693(cycle), 11878.252930(us)
Tot_kernel_exec_time_and_fault_time: 44982788(cycle), 30373.253906(us)
Tot_memcpy_h2d_time: 13766447(cycle), 9295.373047(us)
Tot_memcpy_d2h_time: 486240(cycle), 328.318695(us)
Tot_memcpy_time: 14252687(cycle), 9623.691406(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 10167360(cycle), 6865.199219(us)
Tot_dma_time: 68800(cycle), 46.455097(us)
Tot_memcpy_d2h_sync_wb_time: 11695412(cycle), 7896.969727(us)
GPGPU-Sim: *** exit detected ***
