################################################################################
#
#  NetFPGA-10G http://www.netfpga.org
#
#  File:
#        nf10_axis_bridge_5ch_v2_1_0.mpd
#
#  Project:
#        configuration_test_no_cdc
#
#  Module:
#        nf10_axis_bridge_5ch.mpd
#
#  Author:
#        Stephanie Friederich
#
#  Description:
#        Microprocessor Peripheral Description File
#
#  Copyright notice:
#        Copyright (C) 2010,2011 The Board of Trustees of The Leland Stanford
#                                Junior University
#
#  Licence:
#        This file is part of the NetFPGA 10G development base package.
#
#        This file is free code: you can redistribute it and/or modify it under
#        the terms of the GNU Lesser General Public License version 2.1 as
#        published by the Free Software Foundation.
#
#        This package is distributed in the hope that it will be useful, but
#        WITHOUT ANY WARRANTY; without even the implied warranty of
#        MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
#        Lesser General Public License for more details.
#
#        You should have received a copy of the GNU Lesser General Public
#        License along with the NetFPGA source package.  If not, see
#        http://www.gnu.org/licenses/.
#
#

BEGIN nf10_axis_bridge_5ch

## Peripheral Options
OPTION IPTYPE = PERIPHERAL
OPTION HDL = MIXED
OPTION USAGE_LEVEL = BASE_USER
OPTION STYLE = HDL
OPTION RUN_NGCBUILD = TRUE
OPTION IMP_NETLIST = TRUE
OPTION IP_GROUP = Communication High-Speed:MICROBLAZE
OPTION DESC = NetFPGA-10G AXI4-Stream bridge
OPTION LONG_DESC = NetFPGA-10G AXI4-Stream bridge

## Bus Interfaces
BUS_INTERFACE BUS = M_AXIS_MM2S, BUS_STD = AXIS, BUS_TYPE = INITIATOR
BUS_INTERFACE BUS = S_AXIS_S2MM, BUS_STD = AXIS, BUS_TYPE = TARGET

## Generics for VHDL or Parameters for Verilog
PARAMETER C_M_AXIS_DATA_WIDTH = 256, DT = INTEGER, RANGE = (256), BUS = M_AXIS_MM2S
PARAMETER C_S_AXIS_DATA_WIDTH = 256, DT = INTEGER, RANGE = (256), BUS = S_AXIS_S2MM
PARAMETER C_S_AXIS_USER_WIDTH = 8, DT = INTEGER, BUS = S_AXIS_S2MM
PARAMETER C_M_AXIS_USER_WIDTH = 8, DT = INTEGER, BUS = M_AXIS_MM2S

## Ports
PORT ACLK = "", DIR = I, SIGIS = CLK, BUS = M_AXIS_MM2S:S_AXIS_S2MM
PORT ARESET_N = "", DIR = I


PORT M_AXIS_DAT_TDATA = TDATA, DIR = O, VEC = [C_M_AXIS_DATA_WIDTH-1:0], BUS = M_AXIS_MM2S, ENDIAN = LITTLE
PORT M_AXIS_DAT_TSTRB = TSTRB, DIR = O, VEC = [(C_M_AXIS_DATA_WIDTH/8)-1:0], BUS = M_AXIS_MM2S, ENDIAN = LITTLE
PORT M_AXIS_DAT_TVALID = TVALID, DIR = O, BUS = M_AXIS_MM2S
PORT M_AXIS_DAT_TREADY = TREADY, DIR = I, BUS = M_AXIS_MM2S
PORT M_AXIS_DAT_TLAST = TLAST, DIR = O, BUS = M_AXIS_MM2S
PORT M_AXIS_DAT_TUSER = TUSER, DIR = O, VEC = [C_M_AXIS_USER_WIDTH-1:0], BUS = M_AXIS_MM2S

PORT S_AXIS_DAT_TDATA = TDATA, DIR = I, VEC = [C_S_AXIS_DATA_WIDTH-1:0], BUS = S_AXIS_S2MM, ENDIAN = LITTLE
PORT S_AXIS_DAT_TSTRB = TSTRB, DIR = I, VEC = [(C_S_AXIS_DATA_WIDTH/8)-1:0], BUS = S_AXIS_S2MM, ENDIAN = LITTLE
PORT S_AXIS_DAT_TVALID = TVALID, DIR = I, BUS = S_AXIS_S2MM
PORT S_AXIS_DAT_TREADY = TREADY, DIR = O, BUS = S_AXIS_S2MM
PORT S_AXIS_DAT_TLAST = TLAST, DIR = I, BUS = S_AXIS_S2MM
PORT S_AXIS_DAT_TUSER = TUSER, DIR = I, VEC = [C_S_AXIS_USER_WIDTH-1:0], BUS = S_AXIS_S2MM


END
