

================================================================
== Vitis HLS Report for 'global_graph_prediction'
================================================================
* Date:           Wed Nov  3 22:46:42 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.112 us|  0.112 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_264_2  |       20|       20|         6|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     79|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     150|     41|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|     214|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     364|    237|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+-----+----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+--------------------+---------+----+-----+----+-----+
    |mul_28s_28s_46_3_1_U4228  |mul_28s_28s_46_3_1  |        0|   3|  150|  41|    0|
    +--------------------------+--------------------+---------+----+-----+----+-----+
    |Total                     |                    |        0|   3|  150|  41|    0|
    +--------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln264_fu_186_p2      |         +|   0|  0|  12|           5|           1|
    |ret_V_fu_223_p2          |         +|   0|  0|  53|          46|          46|
    |icmp_ln264_fu_180_p2     |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  79|          59|          56|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  54|         10|    1|         10|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5  |   9|          2|    1|          2|
    |dim_fu_88                |   9|          2|    5|         10|
    |lhs_fu_84                |   9|          2|   28|         56|
    |mem_blk_n_AW             |   9|          2|    1|          2|
    |mem_blk_n_B              |   9|          2|    1|          2|
    |mem_blk_n_W              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         24|   39|         86|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |dim_fu_88                          |   5|   0|    5|          0|
    |lhs_fu_84                          |  28|   0|   28|          0|
    |mem_addr_reg_262                   |  64|   0|   64|          0|
    |pred_linear_weight_V_load_reg_286  |  28|   0|   28|          0|
    |r_V_2_reg_301                      |  46|   0|   46|          0|
    |r_V_reg_281                        |  28|   0|   28|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 214|   0|  214|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|m_axi_mem_AWVALID              |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY              |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR               |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID                 |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN                |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST              |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK               |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE              |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS                |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION             |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY               |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA                |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB                |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST                |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID                  |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER                |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID              |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY              |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR               |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID                 |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN                |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST              |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK               |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE              |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS                |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION             |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID               |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA                |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST                |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID                  |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER                |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP                |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID               |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP                |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID                  |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER                |   in|    1|       m_axi|                      mem|       pointer|
|task_r                         |   in|   64|     ap_none|                   task_r|        scalar|
|pred_linear_bias_V_0           |   in|   28|     ap_none|     pred_linear_bias_V_0|       pointer|
|h_graph_V_address0             |  out|    7|   ap_memory|                h_graph_V|         array|
|h_graph_V_ce0                  |  out|    1|   ap_memory|                h_graph_V|         array|
|h_graph_V_q0                   |   in|   28|   ap_memory|                h_graph_V|         array|
|pred_linear_weight_V_address0  |  out|    4|   ap_memory|     pred_linear_weight_V|         array|
|pred_linear_weight_V_ce0       |  out|    1|   ap_memory|     pred_linear_weight_V|         array|
|pred_linear_weight_V_q0        |   in|   28|   ap_memory|     pred_linear_weight_V|         array|
+-------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 15 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%dim = alloca i32 1"   --->   Operation 16 'alloca' 'dim' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %h_graph_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_51, i32 0, i32 0, void @empty_50, i32 0, i32 100000, void @empty_24, void @empty_49, void @empty_50, i32 16, i32 16, i32 16, i32 16, void @empty_50, void @empty_50"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%task_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %task_r" [GAT_compute.cc:263]   --->   Operation 19 'read' 'task_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pred_linear_bias_V_0_load = load i28 %pred_linear_bias_V_0" [GAT_compute.cc:263]   --->   Operation 20 'load' 'pred_linear_bias_V_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %task_read, i32 2, i32 63" [GAT_compute.cc:263]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln263 = sext i62 %trunc_ln" [GAT_compute.cc:263]   --->   Operation 22 'sext' 'sext_ln263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln263" [GAT_compute.cc:263]   --->   Operation 23 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln264 = store i5 0, i5 %dim" [GAT_compute.cc:264]   --->   Operation 24 'store' 'store_ln264' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln264 = store i28 %pred_linear_bias_V_0_load, i28 %lhs" [GAT_compute.cc:264]   --->   Operation 25 'store' 'store_ln264' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln264 = br void %_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [GAT_compute.cc:264]   --->   Operation 26 'br' 'br_ln264' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.36>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%dim_2 = load i5 %dim" [GAT_compute.cc:264]   --->   Operation 27 'load' 'dim_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.87ns)   --->   "%icmp_ln264 = icmp_eq  i5 %dim_2, i5 16" [GAT_compute.cc:264]   --->   Operation 29 'icmp' 'icmp_ln264' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.87ns)   --->   "%add_ln264 = add i5 %dim_2, i5 1" [GAT_compute.cc:264]   --->   Operation 31 'add' 'add_ln264' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln264 = br i1 %icmp_ln264, void %_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void" [GAT_compute.cc:264]   --->   Operation 32 'br' 'br_ln264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%dim_cast = zext i5 %dim_2" [GAT_compute.cc:264]   --->   Operation 33 'zext' 'dim_cast' <Predicate = (!icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%pred_linear_weight_V_addr = getelementptr i28 %pred_linear_weight_V, i64 0, i64 %dim_cast"   --->   Operation 34 'getelementptr' 'pred_linear_weight_V_addr' <Predicate = (!icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%h_graph_V_addr = getelementptr i28 %h_graph_V, i64 0, i64 %dim_cast"   --->   Operation 35 'getelementptr' 'h_graph_V_addr' <Predicate = (!icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.35ns)   --->   "%r_V = load i7 %h_graph_V_addr"   --->   Operation 36 'load' 'r_V' <Predicate = (!icmp_ln264)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 37 [2/2] (0.79ns)   --->   "%pred_linear_weight_V_load = load i4 %pred_linear_weight_V_addr"   --->   Operation 37 'load' 'pred_linear_weight_V_load' <Predicate = (!icmp_ln264)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 16> <RAM>
ST_2 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln264 = store i5 %add_ln264, i5 %dim" [GAT_compute.cc:264]   --->   Operation 38 'store' 'store_ln264' <Predicate = (!icmp_ln264)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 39 [1/2] (1.35ns)   --->   "%r_V = load i7 %h_graph_V_addr"   --->   Operation 39 'load' 'r_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 40 [1/2] (0.79ns)   --->   "%pred_linear_weight_V_load = load i4 %pred_linear_weight_V_addr"   --->   Operation 40 'load' 'pred_linear_weight_V_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.68>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i28 %r_V"   --->   Operation 41 'sext' 'sext_ln1168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i28 %pred_linear_weight_V_load"   --->   Operation 42 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [3/3] (2.68ns)   --->   "%r_V_2 = mul i46 %sext_ln1171, i46 %sext_ln1168"   --->   Operation 43 'mul' 'r_V_2' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.68>
ST_5 : Operation 44 [2/3] (2.68ns)   --->   "%r_V_2 = mul i46 %sext_ln1171, i46 %sext_ln1168"   --->   Operation 44 'mul' 'r_V_2' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.68>
ST_6 : Operation 45 [1/3] (2.68ns)   --->   "%r_V_2 = mul i46 %sext_ln1171, i46 %sext_ln1168"   --->   Operation 45 'mul' 'r_V_2' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.74>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%lhs_load_2 = load i28 %lhs"   --->   Operation 46 'load' 'lhs_load_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln264 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [GAT_compute.cc:264]   --->   Operation 47 'specloopname' 'specloopname_ln264' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %lhs_load_2, i18 0"   --->   Operation 48 'bitconcatenate' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (1.26ns)   --->   "%ret_V = add i46 %lhs_2, i46 %r_V_2"   --->   Operation 49 'add' 'ret_V' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %ret_V, i32 18, i32 45"   --->   Operation 50 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln717 = store i28 %trunc_ln4, i28 %lhs"   --->   Operation 51 'store' 'store_ln717' <Predicate = true> <Delay = 0.48>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi57ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 2.92>
ST_8 : Operation 53 [1/1] (2.92ns)   --->   "%mem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %mem_addr, i32 1"   --->   Operation 53 'writereq' 'mem_addr_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 3> <Delay = 2.92>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_load = load i28 %lhs"   --->   Operation 54 'load' 'lhs_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln736 = zext i28 %lhs_load"   --->   Operation 55 'zext' 'zext_ln736' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (2.92ns)   --->   "%write_ln736 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %mem_addr, i32 %zext_ln736, i4 15"   --->   Operation 56 'write' 'write_ln736' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 4> <Delay = 2.92>
ST_10 : Operation 57 [5/5] (2.92ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %mem_addr"   --->   Operation 57 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 5> <Delay = 2.92>
ST_11 : Operation 58 [4/5] (2.92ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %mem_addr"   --->   Operation 58 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 6> <Delay = 2.92>
ST_12 : Operation 59 [3/5] (2.92ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %mem_addr"   --->   Operation 59 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 7> <Delay = 2.92>
ST_13 : Operation 60 [2/5] (2.92ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %mem_addr"   --->   Operation 60 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 8> <Delay = 2.92>
ST_14 : Operation 61 [1/5] (2.92ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %mem_addr"   --->   Operation 61 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln268 = ret" [GAT_compute.cc:268]   --->   Operation 62 'ret' 'ret_ln268' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ task_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pred_linear_bias_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h_graph_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pred_linear_weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs                       (alloca           ) [ 011111111100000]
dim                       (alloca           ) [ 011111110000000]
specmemcore_ln0           (specmemcore      ) [ 000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000]
task_read                 (read             ) [ 000000000000000]
pred_linear_bias_V_0_load (load             ) [ 000000000000000]
trunc_ln                  (partselect       ) [ 000000000000000]
sext_ln263                (sext             ) [ 000000000000000]
mem_addr                  (getelementptr    ) [ 001111111111111]
store_ln264               (store            ) [ 000000000000000]
store_ln264               (store            ) [ 000000000000000]
br_ln264                  (br               ) [ 000000000000000]
dim_2                     (load             ) [ 000000000000000]
specpipeline_ln0          (specpipeline     ) [ 000000000000000]
icmp_ln264                (icmp             ) [ 001111110000000]
empty                     (speclooptripcount) [ 000000000000000]
add_ln264                 (add              ) [ 000000000000000]
br_ln264                  (br               ) [ 000000000000000]
dim_cast                  (zext             ) [ 000000000000000]
pred_linear_weight_V_addr (getelementptr    ) [ 001100000000000]
h_graph_V_addr            (getelementptr    ) [ 001100000000000]
store_ln264               (store            ) [ 000000000000000]
r_V                       (load             ) [ 001010000000000]
pred_linear_weight_V_load (load             ) [ 001010000000000]
sext_ln1168               (sext             ) [ 001001100000000]
sext_ln1171               (sext             ) [ 001001100000000]
r_V_2                     (mul              ) [ 001000010000000]
lhs_load_2                (load             ) [ 000000000000000]
specloopname_ln264        (specloopname     ) [ 000000000000000]
lhs_2                     (bitconcatenate   ) [ 000000000000000]
ret_V                     (add              ) [ 000000000000000]
trunc_ln4                 (partselect       ) [ 000000000000000]
store_ln717               (store            ) [ 000000000000000]
br_ln0                    (br               ) [ 000000000000000]
mem_addr_req              (writereq         ) [ 000000000000000]
lhs_load                  (load             ) [ 000000000000000]
zext_ln736                (zext             ) [ 000000000000000]
write_ln736               (write            ) [ 000000000000000]
mem_addr_resp             (writeresp        ) [ 000000000000000]
ret_ln268                 (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="task_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="task_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pred_linear_bias_V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pred_linear_bias_V_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="h_graph_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_graph_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pred_linear_weight_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pred_linear_weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i28.i18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="lhs_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="dim_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dim/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="task_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="task_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_writeresp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="mem_addr_req/8 mem_addr_resp/10 "/>
</bind>
</comp>

<comp id="105" class="1004" name="write_ln736_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="3"/>
<pin id="108" dir="0" index="2" bw="28" slack="0"/>
<pin id="109" dir="0" index="3" bw="1" slack="0"/>
<pin id="110" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln736/9 "/>
</bind>
</comp>

<comp id="114" class="1004" name="pred_linear_weight_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="28" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pred_linear_weight_V_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="h_graph_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="28" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_graph_V_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pred_linear_weight_V_load/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="28" slack="3"/>
<pin id="142" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load_2/7 lhs_load/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="pred_linear_bias_V_0_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="28" slack="0"/>
<pin id="145" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pred_linear_bias_V_0_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="trunc_ln_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="62" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="0" index="3" bw="7" slack="0"/>
<pin id="152" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln263_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="62" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln263/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="mem_addr_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln264_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln264/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln264_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="28" slack="0"/>
<pin id="174" dir="0" index="1" bw="28" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln264/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="dim_2_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="1"/>
<pin id="179" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dim_2/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln264_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="0" index="1" bw="5" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln264/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln264_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln264/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="dim_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dim_cast/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln264_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="5" slack="1"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln264/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln1168_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="28" slack="1"/>
<pin id="205" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1168/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln1171_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="28" slack="1"/>
<pin id="208" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="28" slack="0"/>
<pin id="211" dir="0" index="1" bw="28" slack="0"/>
<pin id="212" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="lhs_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="46" slack="0"/>
<pin id="217" dir="0" index="1" bw="28" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_2/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="ret_V_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="46" slack="0"/>
<pin id="225" dir="0" index="1" bw="46" slack="1"/>
<pin id="226" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln4_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="28" slack="0"/>
<pin id="230" dir="0" index="1" bw="46" slack="0"/>
<pin id="231" dir="0" index="2" bw="6" slack="0"/>
<pin id="232" dir="0" index="3" bw="7" slack="0"/>
<pin id="233" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln717_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="28" slack="0"/>
<pin id="240" dir="0" index="1" bw="28" slack="6"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln717/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln736_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="28" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln736/9 "/>
</bind>
</comp>

<comp id="248" class="1005" name="lhs_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="28" slack="0"/>
<pin id="250" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="255" class="1005" name="dim_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="dim "/>
</bind>
</comp>

<comp id="262" class="1005" name="mem_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2"/>
<pin id="264" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="pred_linear_weight_V_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="1"/>
<pin id="273" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pred_linear_weight_V_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="h_graph_V_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="1"/>
<pin id="278" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_graph_V_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="r_V_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="28" slack="1"/>
<pin id="283" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="286" class="1005" name="pred_linear_weight_V_load_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="28" slack="1"/>
<pin id="288" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="pred_linear_weight_V_load "/>
</bind>
</comp>

<comp id="291" class="1005" name="sext_ln1168_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="46" slack="1"/>
<pin id="293" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1168 "/>
</bind>
</comp>

<comp id="296" class="1005" name="sext_ln1171_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="46" slack="1"/>
<pin id="298" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171 "/>
</bind>
</comp>

<comp id="301" class="1005" name="r_V_2_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="46" slack="1"/>
<pin id="303" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="76" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="78" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="80" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="113"><net_src comp="82" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="60" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="114" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="92" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="160"><net_src comp="147" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="143" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="177" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="177" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="202"><net_src comp="186" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="203" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="66" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="140" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="68" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="70" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="223" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="72" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="74" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="242"><net_src comp="228" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="140" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="251"><net_src comp="84" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="258"><net_src comp="88" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="265"><net_src comp="161" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="274"><net_src comp="114" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="279"><net_src comp="121" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="284"><net_src comp="128" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="289"><net_src comp="134" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="294"><net_src comp="203" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="299"><net_src comp="206" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="304"><net_src comp="209" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="223" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {8 9 10 11 12 13 14 }
	Port: pred_linear_bias_V_0 | {}
	Port: h_graph_V | {}
	Port: pred_linear_weight_V | {}
 - Input state : 
	Port: global_graph_prediction : mem | {}
	Port: global_graph_prediction : task_r | {1 }
	Port: global_graph_prediction : pred_linear_bias_V_0 | {1 }
	Port: global_graph_prediction : h_graph_V | {2 3 }
	Port: global_graph_prediction : pred_linear_weight_V | {2 3 }
  - Chain level:
	State 1
		sext_ln263 : 1
		mem_addr : 2
		store_ln264 : 1
		store_ln264 : 1
	State 2
		icmp_ln264 : 1
		add_ln264 : 1
		br_ln264 : 2
		dim_cast : 1
		pred_linear_weight_V_addr : 2
		h_graph_V_addr : 2
		r_V : 3
		pred_linear_weight_V_load : 3
		store_ln264 : 2
	State 3
	State 4
		r_V_2 : 1
	State 5
	State 6
	State 7
		lhs_2 : 1
		ret_V : 2
		trunc_ln4 : 3
		store_ln717 : 4
	State 8
	State 9
		zext_ln736 : 1
		write_ln736 : 2
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_209        |    3    |   150   |    41   |
|----------|--------------------------|---------|---------|---------|
|    add   |     add_ln264_fu_186     |    0    |    0    |    12   |
|          |       ret_V_fu_223       |    0    |    0    |    53   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln264_fu_180    |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|   read   |   task_read_read_fu_92   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_98   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln736_write_fu_105 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|      trunc_ln_fu_147     |    0    |    0    |    0    |
|          |     trunc_ln4_fu_228     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln263_fu_157    |    0    |    0    |    0    |
|   sext   |    sext_ln1168_fu_203    |    0    |    0    |    0    |
|          |    sext_ln1171_fu_206    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |      dim_cast_fu_192     |    0    |    0    |    0    |
|          |     zext_ln736_fu_243    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       lhs_2_fu_215       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    3    |   150   |   115   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|           dim_reg_255           |    5   |
|      h_graph_V_addr_reg_276     |    7   |
|           lhs_reg_248           |   28   |
|         mem_addr_reg_262        |   32   |
|pred_linear_weight_V_addr_reg_271|    4   |
|pred_linear_weight_V_load_reg_286|   28   |
|          r_V_2_reg_301          |   46   |
|           r_V_reg_281           |   28   |
|       sext_ln1168_reg_291       |   46   |
|       sext_ln1171_reg_296       |   46   |
+---------------------------------+--------+
|              Total              |   270  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_98 |  p0  |   2  |   1  |    2   |
|  grp_access_fu_128  |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_134  |  p0  |   2  |   4  |    8   ||    9    |
|      grp_fu_209     |  p0  |   2  |  28  |   56   ||    9    |
|      grp_fu_209     |  p1  |   2  |  28  |   56   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   136  ||  2.445  ||    36   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   150  |   115  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |   270  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   420  |   151  |
+-----------+--------+--------+--------+--------+
