
*** Running vivado
    with args -log kyberBD_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kyberBD_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source kyberBD_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/keccak_f1600_bram_ip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_invntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_ntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/ntt_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_basemul_acc_montgomery_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barrett_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/polyvec_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/barret_reduce_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/dual_bram_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/poly_tomont_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/triple_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/double_signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Projects/ip_repo/signal_multiplexer_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/signal_multiplexer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_port_selector_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/bram_mm_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/fqmul_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/splitter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/montgomery_reduction_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/timer2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 381.648 ; gain = 82.855
Command: synth_design -top kyberBD_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 837.012 ; gain = 213.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kyberBD_wrapper' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'kyberBD' declared at 'C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:2244' bound to instance 'kyberBD_i' of component 'kyberBD' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'kyberBD' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:2274]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:3228]
INFO: [Synth 8-3491] module 'kyberBD_axi_dma_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_dma_0_0/synth/kyberBD_axi_dma_0_0.vhd:59' bound to instance 'axi_dma_0' of component 'kyberBD_axi_dma_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4034]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_dma_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_dma_0_0/synth/kyberBD_axi_dma_0_0.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 22 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:21833' bound to instance 'U0' of component 'axi_dma' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_dma_0_0/synth/kyberBD_axi_dma_0_0.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 22 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1576]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:571]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:575]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (2#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (3#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 22 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8628]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8628]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2160]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2162]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2315]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3058]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3058]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (4#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 22 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3995]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (5#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 22 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:5644]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:5645]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (6#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (7#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 22 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 22 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (8#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (9#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (10#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:15095]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (11#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (12#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 22 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 22 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (13#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (14#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:20695]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (15#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 22 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 22 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 22 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (16#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 71 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (17#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (17#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (18#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (19#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 22 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (20#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (20#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (21#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10077]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (22#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (23#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (24#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (25#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (25#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (26#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (27#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (27#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (27#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (27#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (27#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (28#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (28#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (28#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (28#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (28#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 39 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4992 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (29#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (29#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 39 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 39 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 39 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 40 - type: integer 
	Parameter rstb_loop_iter bound to: 40 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (30#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (31#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (31#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (32#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (32#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (32#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (33#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (34#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (35#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (36#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (37#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19522]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19523]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19525]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19526]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (38#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (39#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 22 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 35 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (39#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (39#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 22 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (39#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (39#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (39#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (39#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (39#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (39#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (39#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (39#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (39#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (40#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 22 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:26151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:26152]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (41#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 22 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (41#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (41#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (41#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (41#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 22 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:45338]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44194]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44195]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44197]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44219]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44220]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44221]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44222]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (42#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (43#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (44#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (44#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (44#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (44#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (44#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (44#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (45#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (46#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (47#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 144 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (47#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (47#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 144 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 9 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 9 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 9 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 12 - type: integer 
	Parameter rstb_loop_iter bound to: 12 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 9 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (47#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (47#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (47#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (47#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (47#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (47#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (47#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4864 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4864 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 38 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 38 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 38 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 38 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 38 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 40 - type: integer 
	Parameter rstb_loop_iter bound to: 40 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 38 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (47#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (47#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (47#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (47#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (47#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (47#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (48#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (48#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 22 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (48#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (48#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (48#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (48#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (49#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
	Parameter C_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19023]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19024]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19026]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19027]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (50#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (51#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (52#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (53#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22023]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22049]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22739]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22732]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22641]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22712]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22641]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (54#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_dma_0_0' (55#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_dma_0_0/synth/kyberBD_axi_dma_0_0.vhd:128]
INFO: [Synth 8-3491] module 'kyberBD_axi_gpio_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/synth/kyberBD_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_0' of component 'kyberBD_axi_gpio_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4100]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_gpio_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/synth/kyberBD_axi_gpio_0_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/synth/kyberBD_axi_gpio_0_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (56#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (56#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (56#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (56#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (57#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (58#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (59#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (59#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[16].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[17].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[18].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[19].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[20].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[21].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[22].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[23].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[24].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[25].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[26].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[27].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[28].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[29].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[30].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[31].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (60#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (61#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_gpio_0_0' (62#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/synth/kyberBD_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-3491] module 'kyberBD_axi_gpio_1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/synth/kyberBD_axi_gpio_1_0.vhd:59' bound to instance 'axi_gpio_1' of component 'kyberBD_axi_gpio_1_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4125]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_gpio_1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/synth/kyberBD_axi_gpio_1_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/synth/kyberBD_axi_gpio_1_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 3 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (62#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (62#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (62#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_gpio_1_0' (63#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/synth/kyberBD_axi_gpio_1_0.vhd:86]
INFO: [Synth 8-3491] module 'kyberBD_axi_gpio_2_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/synth/kyberBD_axi_gpio_2_0.vhd:59' bound to instance 'axi_gpio_2' of component 'kyberBD_axi_gpio_2_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4150]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_gpio_2_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/synth/kyberBD_axi_gpio_2_0.vhd:89]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/synth/kyberBD_axi_gpio_2_0.vhd:179]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (63#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (63#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized3' (63#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_gpio_2_0' (64#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/synth/kyberBD_axi_gpio_2_0.vhd:89]
INFO: [Synth 8-3491] module 'kyberBD_axi_gpio_3_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/synth/kyberBD_axi_gpio_3_0.vhd:59' bound to instance 'axi_gpio_3' of component 'kyberBD_axi_gpio_3_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4178]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_gpio_3_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/synth/kyberBD_axi_gpio_3_0.vhd:89]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/synth/kyberBD_axi_gpio_3_0.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_gpio_3_0' (65#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/synth/kyberBD_axi_gpio_3_0.vhd:89]
INFO: [Synth 8-3491] module 'kyberBD_axi_gpio_4_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/synth/kyberBD_axi_gpio_4_0.vhd:59' bound to instance 'axi_gpio_4' of component 'kyberBD_axi_gpio_4_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4206]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_gpio_4_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/synth/kyberBD_axi_gpio_4_0.vhd:89]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/synth/kyberBD_axi_gpio_4_0.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_gpio_4_0' (66#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/synth/kyberBD_axi_gpio_4_0.vhd:89]
INFO: [Synth 8-3491] module 'kyberBD_axi_gpio_5_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_5_0/synth/kyberBD_axi_gpio_5_0.vhd:59' bound to instance 'axi_gpio_5' of component 'kyberBD_axi_gpio_5_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4234]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_gpio_5_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_5_0/synth/kyberBD_axi_gpio_5_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_5_0/synth/kyberBD_axi_gpio_5_0.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[8].GPIO2_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[9].GPIO2_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[10].GPIO2_DBus_i_reg was removed.  [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized2' (66#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized5' (66#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_gpio_5_0' (67#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_5_0/synth/kyberBD_axi_gpio_5_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'kyberBD_axi_interconnect_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:1211]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1QP77VP' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1QP77VP' (68#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:55]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_SEKJXI' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_SEKJXI' (69#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:153]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_EX380Y' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_EX380Y' (70#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:254]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1DHVX9D' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:355]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1DHVX9D' (71#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:355]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_14RS86I' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:456]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_14RS86I' (72#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:456]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_5X6C6H' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:557]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_5X6C6H' (73#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:557]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_JN7Q99' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:658]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_JN7Q99' (74#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:658]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_SILQ2H' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:782]
INFO: [Synth 8-3491] module 'kyberBD_auto_pc_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_0/synth/kyberBD_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'kyberBD_auto_pc_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:965]
INFO: [Synth 8-6157] synthesizing module 'kyberBD_auto_pc_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_0/synth/kyberBD_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' (75#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' (76#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' (77#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' (78#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' (79#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' (80#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' (80#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' (81#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' (82#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' (83#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' (83#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' (83#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' (84#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (85#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (85#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (85#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (85#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (86#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (87#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (88#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' (88#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' (88#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' (88#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' (88#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (88#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (88#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' (88#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s' (89#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (90#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'kyberBD_auto_pc_0' (91#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_auto_pc_0/synth/kyberBD_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_SILQ2H' (92#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:782]
INFO: [Synth 8-3491] module 'kyberBD_xbar_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_xbar_0/synth/kyberBD_xbar_0.v:59' bound to instance 'xbar' of component 'kyberBD_xbar_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:2094]
INFO: [Synth 8-6157] synthesizing module 'kyberBD_xbar_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_xbar_0/synth/kyberBD_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001001001010000000000000000000000000000000000000000000000000100000100100100000000000000000000000000000000000000000000000000010000010010001100000000000000000000000000000000000000000000000001000001001000100000000000000000000000000000000000000000000000000100000100100001000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000000010000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000010000000000000000000000000000000011000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001001001010000000000000000000000000000000000000000000000000100000100100100000000000000000000000000000000000000000000000000010000010010001100000000000000000000000000000000000000000000000001000001001000100000000000000000000000000000000000000000000000000100000100100001000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000000010000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000001001001011111111111111111000000000000000000000000000000000100000100100100000011111111111100000000000000000000000000000000010000010010001111111111111111110000000000000000000000000000000001000001001000100000111111111111000000000000000000000000000000000100000100100001000011111111111100000000000000000000000000000000010000010010000000001111111111110000000000000000000000000000000001000000010000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001001001010000000000000000000000000000000000000000000000000100000100100100000000000000000000000000000000000000000000000000010000010010001100000000000000000000000000000000000000000000000001000001001000100000000000000000000000000000000000000000000000000100000100100001000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000000010000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000001001001011111111111111111000000000000000000000000000000000100000100100100000011111111111100000000000000000000000000000000010000010010001111111111111111110000000000000000000000000000000001000001001000100000111111111111000000000000000000000000000000000100000100100001000011111111111100000000000000000000000000000000010000010010000000001111111111110000000000000000000000000000000001000000010000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (93#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (94#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (94#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (94#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (94#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (94#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (94#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (94#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' (95#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' (96#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' (97#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter' (98#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' (98#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (99#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (99#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (99#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' (99#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (99#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' (100#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' (101#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'kyberBD_xbar_0' (102#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_xbar_0/synth/kyberBD_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_axi_interconnect_0_0' (103#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:1211]
INFO: [Synth 8-3491] module 'kyberBD_axi_smc_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/synth/kyberBD_axi_smc_0.v:57' bound to instance 'axi_smc' of component 'kyberBD_axi_smc_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4435]
INFO: [Synth 8-6157] synthesizing module 'kyberBD_axi_smc_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/synth/kyberBD_axi_smc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_fc8e' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/synth/bd_fc8e.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_NMMWVK' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/synth/bd_fc8e.v:949]
INFO: [Synth 8-6157] synthesizing module 'bd_fc8e_one_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_0/synth/bd_fc8e_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (104#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc8e_one_0' (105#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_0/synth/bd_fc8e_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_fc8e_psr_aclk_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_1/synth/bd_fc8e_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_1/synth/bd_fc8e_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (106#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (106#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (107#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (108#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (109#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (110#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_fc8e_psr_aclk_0' (111#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_1/synth/bd_fc8e_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_fc8e_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/synth/bd_fc8e.v:990]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_NMMWVK does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/synth/bd_fc8e.v:969]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_NMMWVK' (112#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/synth/bd_fc8e.v:949]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1C5CHT7' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/synth/bd_fc8e.v:999]
INFO: [Synth 8-6157] synthesizing module 'bd_fc8e_m00e_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_26/synth/bd_fc8e_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc8e_m00e_0' (122#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_26/synth/bd_fc8e_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1C5CHT7' (123#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/synth/bd_fc8e.v:999]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_1YE49HJ' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/synth/bd_fc8e.v:1370]
INFO: [Synth 8-6157] synthesizing module 'bd_fc8e_m00arn_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_21/synth/bd_fc8e_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (128#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (129#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 156 - type: integer 
	Parameter rstb_loop_iter bound to: 156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (132#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (132#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_fc8e_m00arn_0' (138#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_21/synth/bd_fc8e_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fc8e_m00awn_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_23/synth/bd_fc8e_m00awn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_fc8e_m00awn_0' (139#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_23/synth/bd_fc8e_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fc8e_m00bn_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_25/synth/bd_fc8e_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (139#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (139#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 6 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 6 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 6 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 6 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 6 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 6 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (139#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (139#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_fc8e_m00bn_0' (140#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_25/synth/bd_fc8e_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fc8e_m00rn_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_22/synth/bd_fc8e_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1664 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 52 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 52 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 52 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 52 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 52 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 52 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 52 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 52 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 52 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 52 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 52 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 52 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 52 - type: integer 
	Parameter rstb_loop_iter bound to: 52 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 52 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (140#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (140#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_fc8e_m00rn_0' (141#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_22/synth/bd_fc8e_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_fc8e_m00wn_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_24/synth/bd_fc8e_m00wn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (141#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (141#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2240 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 70 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 70 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 70 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 72 - type: integer 
	Parameter rstb_loop_iter bound to: 72 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (141#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (141#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_fc8e_m00wn_0' (142#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_24/synth/bd_fc8e_m00wn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_1YE49HJ' (143#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/synth/bd_fc8e.v:1370]
INFO: [Synth 8-6157] synthesizing module 'bd_fc8e_m00s2a_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_20/synth/bd_fc8e_m00s2a_0.sv:58]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_fc8e_m00s2a_0' (145#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_20/synth/bd_fc8e_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc8e_s00a2s_0' (147#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_10/synth/bd_fc8e_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_fc8e_s00mmu_0' (151#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_7/synth/bd_fc8e_s00mmu_0.sv:58]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_fc8e_s00tr_0' has 38 connections declared, but only 37 given [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/synth/bd_fc8e.v:1922]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4416 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 138 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 138 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 138 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 138 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 138 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 138 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 138 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 138 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 138 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 140 - type: integer 
	Parameter rstb_loop_iter bound to: 140 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_fc8e_s01tr_0' has 46 connections declared, but only 45 given [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/synth/bd_fc8e.v:2391]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 24 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 24 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 24 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_MFVG2U' has 77 connections declared, but only 66 given [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/synth/bd_fc8e.v:880]
INFO: [Synth 8-3491] module 'kyberBD_barrett_reduce_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_0/synth/kyberBD_barrett_reduce_0_0.vhd:59' bound to instance 'barrett_reduce_0' of component 'kyberBD_barrett_reduce_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4506]
INFO: [Synth 8-638] synthesizing module 'kyberBD_barrett_reduce_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_0/synth/kyberBD_barrett_reduce_0_0.vhd:69]
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'barrett_reduce_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/56a9/hdl/barrett_reduce_v1_0.vhd:50' bound to instance 'U0' of component 'barrett_reduce_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_0/synth/kyberBD_barrett_reduce_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'barrett_reduce_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/56a9/hdl/barrett_reduce_v1_0.vhd:63]
	Parameter KYBER_Q bound to: 3329 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 't2_reg' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/56a9/hdl/barrett_reduce_v1_0.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'barrett_reduce_v1_0' (181#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/56a9/hdl/barrett_reduce_v1_0.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_barrett_reduce_0_0' (182#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_0/synth/kyberBD_barrett_reduce_0_0.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_barrett_reduce_0_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_1/synth/kyberBD_barrett_reduce_0_1.vhd:59' bound to instance 'barrett_reduce_1' of component 'kyberBD_barrett_reduce_0_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4514]
INFO: [Synth 8-638] synthesizing module 'kyberBD_barrett_reduce_0_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_1/synth/kyberBD_barrett_reduce_0_1.vhd:69]
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'barrett_reduce_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/56a9/hdl/barrett_reduce_v1_0.vhd:50' bound to instance 'U0' of component 'barrett_reduce_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_1/synth/kyberBD_barrett_reduce_0_1.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_barrett_reduce_0_1' (183#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_barrett_reduce_0_1/synth/kyberBD_barrett_reduce_0_1.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_bram_port_selector_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_0_0/synth/kyberBD_bram_port_selector_0_0.vhd:56' bound to instance 'bram_port_selector_0' of component 'kyberBD_bram_port_selector_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4522]
INFO: [Synth 8-638] synthesizing module 'kyberBD_bram_port_selector_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_0_0/synth/kyberBD_bram_port_selector_0_0.vhd:96]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'bram_port_selector_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ab6a/hdl/bram_port_selector_v1_0.vhd:5' bound to instance 'U0' of component 'bram_port_selector_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_0_0/synth/kyberBD_bram_port_selector_0_0.vhd:198]
INFO: [Synth 8-638] synthesizing module 'bram_port_selector_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ab6a/hdl/bram_port_selector_v1_0.vhd:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram_port_selector_v1_0' (184#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ab6a/hdl/bram_port_selector_v1_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_bram_port_selector_0_0' (185#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_0_0/synth/kyberBD_bram_port_selector_0_0.vhd:96]
INFO: [Synth 8-3491] module 'kyberBD_bram_port_selector_1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_0/synth/kyberBD_bram_port_selector_1_0.vhd:56' bound to instance 'bram_port_selector_1' of component 'kyberBD_bram_port_selector_1_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4560]
INFO: [Synth 8-638] synthesizing module 'kyberBD_bram_port_selector_1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_0/synth/kyberBD_bram_port_selector_1_0.vhd:81]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'bram_port_selector_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ab6a/hdl/bram_port_selector_v1_0.vhd:5' bound to instance 'U0' of component 'bram_port_selector_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_0/synth/kyberBD_bram_port_selector_1_0.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_bram_port_selector_1_0' (186#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_0/synth/kyberBD_bram_port_selector_1_0.vhd:81]
INFO: [Synth 8-3491] module 'kyberBD_bram_port_selector_2_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_2_0/synth/kyberBD_bram_port_selector_2_0.vhd:56' bound to instance 'bram_port_selector_2' of component 'kyberBD_bram_port_selector_2_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4583]
INFO: [Synth 8-638] synthesizing module 'kyberBD_bram_port_selector_2_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_2_0/synth/kyberBD_bram_port_selector_2_0.vhd:81]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'bram_port_selector_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ab6a/hdl/bram_port_selector_v1_0.vhd:5' bound to instance 'U0' of component 'bram_port_selector_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_2_0/synth/kyberBD_bram_port_selector_2_0.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_bram_port_selector_2_0' (187#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_2_0/synth/kyberBD_bram_port_selector_2_0.vhd:81]
INFO: [Synth 8-3491] module 'kyberBD_bram_port_selector_1_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_1/synth/kyberBD_bram_port_selector_1_1.vhd:56' bound to instance 'bram_port_selector_3' of component 'kyberBD_bram_port_selector_1_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4606]
INFO: [Synth 8-638] synthesizing module 'kyberBD_bram_port_selector_1_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_1/synth/kyberBD_bram_port_selector_1_1.vhd:71]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'bram_port_selector_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ab6a/hdl/bram_port_selector_v1_0.vhd:5' bound to instance 'U0' of component 'bram_port_selector_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_1/synth/kyberBD_bram_port_selector_1_1.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_bram_port_selector_1_1' (188#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_bram_port_selector_1_1/synth/kyberBD_bram_port_selector_1_1.vhd:71]
INFO: [Synth 8-3491] module 'kyberBD_dual_bram_axis_0_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_dual_bram_axis_0_1/synth/kyberBD_dual_bram_axis_0_1.vhd:59' bound to instance 'dual_bram_axis_0' of component 'kyberBD_dual_bram_axis_0_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4619]
INFO: [Synth 8-638] synthesizing module 'kyberBD_dual_bram_axis_0_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_dual_bram_axis_0_1/synth/kyberBD_dual_bram_axis_0_1.vhd:102]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dual_bram_axis_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/33bc/hdl/dual_bram_axis_v1_0.vhd:5' bound to instance 'U0' of component 'dual_bram_axis_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_dual_bram_axis_0_1/synth/kyberBD_dual_bram_axis_0_1.vhd:206]
INFO: [Synth 8-638] synthesizing module 'dual_bram_axis_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/33bc/hdl/dual_bram_axis_v1_0.vhd:65]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'brams_core' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/33bc/hdl/brams_core.vhd:35' bound to instance 'brams_core_inst' of component 'brams_core' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/33bc/hdl/dual_bram_axis_v1_0.vhd:209]
INFO: [Synth 8-638] synthesizing module 'brams_core' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/33bc/hdl/brams_core.vhd:95]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'true_dual_bram' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/33bc/src/true_dual_bram.vhd:36' bound to instance 'true_dual_bram_inst0' of component 'true_dual_bram' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/33bc/hdl/brams_core.vhd:325]
INFO: [Synth 8-638] synthesizing module 'true_dual_bram' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/33bc/src/true_dual_bram.vhd:57]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'true_dual_bram' (189#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/33bc/src/true_dual_bram.vhd:57]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'true_dual_bram' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/33bc/src/true_dual_bram.vhd:36' bound to instance 'true_dual_bram_inst1' of component 'true_dual_bram' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/33bc/hdl/brams_core.vhd:346]
WARNING: [Synth 8-3848] Net M_AXIS_TSTRB in module/entity brams_core does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/33bc/hdl/brams_core.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'brams_core' (190#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/33bc/hdl/brams_core.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'dual_bram_axis_v1_0' (191#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/33bc/hdl/dual_bram_axis_v1_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_dual_bram_axis_0_1' (192#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_dual_bram_axis_0_1/synth/kyberBD_dual_bram_axis_0_1.vhd:102]
INFO: [Synth 8-3491] module 'kyberBD_fqmul_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_0/synth/kyberBD_fqmul_0_0.vhd:59' bound to instance 'fqmul_0' of component 'kyberBD_fqmul_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4660]
INFO: [Synth 8-638] synthesizing module 'kyberBD_fqmul_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_0/synth/kyberBD_fqmul_0_0.vhd:74]
INFO: [Synth 8-3491] module 'fqmul_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:5' bound to instance 'U0' of component 'fqmul_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_0/synth/kyberBD_fqmul_0_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'fqmul_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'fqmul_v1_0' (193#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_fqmul_0_0' (194#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_0/synth/kyberBD_fqmul_0_0.vhd:74]
INFO: [Synth 8-3491] module 'kyberBD_fqmul_0_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_1/synth/kyberBD_fqmul_0_1.vhd:59' bound to instance 'fqmul_1' of component 'kyberBD_fqmul_0_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4673]
INFO: [Synth 8-638] synthesizing module 'kyberBD_fqmul_0_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_1/synth/kyberBD_fqmul_0_1.vhd:74]
INFO: [Synth 8-3491] module 'fqmul_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:5' bound to instance 'U0' of component 'fqmul_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_1/synth/kyberBD_fqmul_0_1.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_fqmul_0_1' (195#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_1/synth/kyberBD_fqmul_0_1.vhd:74]
INFO: [Synth 8-3491] module 'kyberBD_fqmul_0_2' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_2/synth/kyberBD_fqmul_0_2.vhd:59' bound to instance 'fqmul_2' of component 'kyberBD_fqmul_0_2' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4686]
INFO: [Synth 8-638] synthesizing module 'kyberBD_fqmul_0_2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_2/synth/kyberBD_fqmul_0_2.vhd:74]
INFO: [Synth 8-3491] module 'fqmul_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:5' bound to instance 'U0' of component 'fqmul_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_2/synth/kyberBD_fqmul_0_2.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_fqmul_0_2' (196#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_2/synth/kyberBD_fqmul_0_2.vhd:74]
INFO: [Synth 8-3491] module 'kyberBD_fqmul_0_3' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_3/synth/kyberBD_fqmul_0_3.vhd:59' bound to instance 'fqmul_3' of component 'kyberBD_fqmul_0_3' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4699]
INFO: [Synth 8-638] synthesizing module 'kyberBD_fqmul_0_3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_3/synth/kyberBD_fqmul_0_3.vhd:74]
INFO: [Synth 8-3491] module 'fqmul_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:5' bound to instance 'U0' of component 'fqmul_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_3/synth/kyberBD_fqmul_0_3.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_fqmul_0_3' (197#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_3/synth/kyberBD_fqmul_0_3.vhd:74]
INFO: [Synth 8-3491] module 'kyberBD_fqmul_0_4' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_4/synth/kyberBD_fqmul_0_4.vhd:59' bound to instance 'fqmul_4' of component 'kyberBD_fqmul_0_4' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4712]
INFO: [Synth 8-638] synthesizing module 'kyberBD_fqmul_0_4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_4/synth/kyberBD_fqmul_0_4.vhd:74]
INFO: [Synth 8-3491] module 'fqmul_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:5' bound to instance 'U0' of component 'fqmul_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_4/synth/kyberBD_fqmul_0_4.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_fqmul_0_4' (198#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_4/synth/kyberBD_fqmul_0_4.vhd:74]
INFO: [Synth 8-3491] module 'kyberBD_fqmul_0_5' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_5/synth/kyberBD_fqmul_0_5.vhd:59' bound to instance 'fqmul_5' of component 'kyberBD_fqmul_0_5' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4725]
INFO: [Synth 8-638] synthesizing module 'kyberBD_fqmul_0_5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_5/synth/kyberBD_fqmul_0_5.vhd:74]
INFO: [Synth 8-3491] module 'fqmul_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/71a8/hdl/fqmul_v1_0.vhd:5' bound to instance 'U0' of component 'fqmul_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_5/synth/kyberBD_fqmul_0_5.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_fqmul_0_5' (199#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_fqmul_0_5/synth/kyberBD_fqmul_0_5.vhd:74]
INFO: [Synth 8-3491] module 'kyberBD_keccak_f1600_bram_ip_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_keccak_f1600_bram_ip_0_0/synth/kyberBD_keccak_f1600_bram_ip_0_0.vhd:59' bound to instance 'keccak_f1600_bram_ip_0' of component 'kyberBD_keccak_f1600_bram_ip_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4738]
INFO: [Synth 8-638] synthesizing module 'kyberBD_keccak_f1600_bram_ip_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_keccak_f1600_bram_ip_0_0/synth/kyberBD_keccak_f1600_bram_ip_0_0.vhd:73]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'keccak_f1600_bram_ip_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/0679/hdl/keccak_f1600_bram_ip_v1_0.vhd:8' bound to instance 'U0' of component 'keccak_f1600_bram_ip_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_keccak_f1600_bram_ip_0_0/synth/kyberBD_keccak_f1600_bram_ip_0_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'keccak_f1600_bram_ip_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/0679/hdl/keccak_f1600_bram_ip_v1_0.vhd:31]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'keccak_f1600_mm_core_fast' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/0679/src/keccak_f1600_mm_core_fast.vhd:37' bound to instance 'keccak_f1600_mm_core_fast_inst' of component 'keccak_f1600_mm_core_fast' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/0679/hdl/keccak_f1600_bram_ip_v1_0.vhd:251]
INFO: [Synth 8-638] synthesizing module 'keccak_f1600_mm_core_fast' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/0679/src/keccak_f1600_mm_core_fast.vhd:53]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-5856] 3D RAM s_round_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM theta_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'keccak_f1600_mm_core_fast' (200#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/0679/src/keccak_f1600_mm_core_fast.vhd:53]
WARNING: [Synth 8-5856] 3D RAM round_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'keccak_f1600_bram_ip_v1_0' (201#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/0679/hdl/keccak_f1600_bram_ip_v1_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_keccak_f1600_bram_ip_0_0' (202#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_keccak_f1600_bram_ip_0_0/synth/kyberBD_keccak_f1600_bram_ip_0_0.vhd:73]
INFO: [Synth 8-3491] module 'kyberBD_montgomery_reduction_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_0/synth/kyberBD_montgomery_reduction_0_0.vhd:59' bound to instance 'montgomery_reduction_0' of component 'kyberBD_montgomery_reduction_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4750]
INFO: [Synth 8-638] synthesizing module 'kyberBD_montgomery_reduction_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_0/synth/kyberBD_montgomery_reduction_0_0.vhd:69]
	Parameter QINV bound to: -3327 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'montgomery_reduction_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:64' bound to instance 'U0' of component 'montgomery_reduction_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_0/synth/kyberBD_montgomery_reduction_0_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'montgomery_reduction_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:78]
	Parameter QINV bound to: -3327 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'montgomery_reduction_v1_0' (203#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_montgomery_reduction_0_0' (204#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_0/synth/kyberBD_montgomery_reduction_0_0.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_montgomery_reduction_0_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_1/synth/kyberBD_montgomery_reduction_0_1.vhd:59' bound to instance 'montgomery_reduction_1' of component 'kyberBD_montgomery_reduction_0_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4758]
INFO: [Synth 8-638] synthesizing module 'kyberBD_montgomery_reduction_0_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_1/synth/kyberBD_montgomery_reduction_0_1.vhd:69]
	Parameter QINV bound to: -3327 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'montgomery_reduction_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:64' bound to instance 'U0' of component 'montgomery_reduction_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_1/synth/kyberBD_montgomery_reduction_0_1.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_montgomery_reduction_0_1' (205#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_1/synth/kyberBD_montgomery_reduction_0_1.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_montgomery_reduction_0_2' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_2/synth/kyberBD_montgomery_reduction_0_2.vhd:59' bound to instance 'montgomery_reduction_2' of component 'kyberBD_montgomery_reduction_0_2' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4766]
INFO: [Synth 8-638] synthesizing module 'kyberBD_montgomery_reduction_0_2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_2/synth/kyberBD_montgomery_reduction_0_2.vhd:69]
	Parameter QINV bound to: -3327 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'montgomery_reduction_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:64' bound to instance 'U0' of component 'montgomery_reduction_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_2/synth/kyberBD_montgomery_reduction_0_2.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_montgomery_reduction_0_2' (206#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_2/synth/kyberBD_montgomery_reduction_0_2.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_montgomery_reduction_0_3' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_3/synth/kyberBD_montgomery_reduction_0_3.vhd:59' bound to instance 'montgomery_reduction_3' of component 'kyberBD_montgomery_reduction_0_3' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4774]
INFO: [Synth 8-638] synthesizing module 'kyberBD_montgomery_reduction_0_3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_3/synth/kyberBD_montgomery_reduction_0_3.vhd:69]
	Parameter QINV bound to: -3327 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'montgomery_reduction_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:64' bound to instance 'U0' of component 'montgomery_reduction_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_3/synth/kyberBD_montgomery_reduction_0_3.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_montgomery_reduction_0_3' (207#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_3/synth/kyberBD_montgomery_reduction_0_3.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_montgomery_reduction_0_4' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_4/synth/kyberBD_montgomery_reduction_0_4.vhd:59' bound to instance 'montgomery_reduction_4' of component 'kyberBD_montgomery_reduction_0_4' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4782]
INFO: [Synth 8-638] synthesizing module 'kyberBD_montgomery_reduction_0_4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_4/synth/kyberBD_montgomery_reduction_0_4.vhd:69]
	Parameter QINV bound to: -3327 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'montgomery_reduction_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:64' bound to instance 'U0' of component 'montgomery_reduction_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_4/synth/kyberBD_montgomery_reduction_0_4.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_montgomery_reduction_0_4' (208#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_4/synth/kyberBD_montgomery_reduction_0_4.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_montgomery_reduction_0_5' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_5/synth/kyberBD_montgomery_reduction_0_5.vhd:59' bound to instance 'montgomery_reduction_5' of component 'kyberBD_montgomery_reduction_0_5' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4790]
INFO: [Synth 8-638] synthesizing module 'kyberBD_montgomery_reduction_0_5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_5/synth/kyberBD_montgomery_reduction_0_5.vhd:69]
	Parameter QINV bound to: -3327 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'montgomery_reduction_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:64' bound to instance 'U0' of component 'montgomery_reduction_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_5/synth/kyberBD_montgomery_reduction_0_5.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_montgomery_reduction_0_5' (209#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_montgomery_reduction_0_5/synth/kyberBD_montgomery_reduction_0_5.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_poly_tomont_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_poly_tomont_0_0/synth/kyberBD_poly_tomont_0_0.vhd:59' bound to instance 'poly_tomont_0' of component 'kyberBD_poly_tomont_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4798]
INFO: [Synth 8-638] synthesizing module 'kyberBD_poly_tomont_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_poly_tomont_0_0/synth/kyberBD_poly_tomont_0_0.vhd:88]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-3491] module 'poly_tomont_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:5' bound to instance 'U0' of component 'poly_tomont_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_poly_tomont_0_0/synth/kyberBD_poly_tomont_0_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'poly_tomont_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:48]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter KYBER_Q bound to: 3329 - type: integer 
INFO: [Synth 8-4471] merging register 's_en_upper_mont_reg' into 's_en_lower_mont_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:194]
INFO: [Synth 8-4471] merging register 's_valid_out_upper_mont_reg' into 's_valid_out_lower_mont_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:196]
INFO: [Synth 8-4471] merging register 's_bram_web_reg' into 's_bram_enb_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'poly_tomont_v1_0' (210#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/53ad/hdl/poly_tomont_v1_0.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_poly_tomont_0_0' (211#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_poly_tomont_0_0/synth/kyberBD_poly_tomont_0_0.vhd:88]
INFO: [Synth 8-3491] module 'kyberBD_polyvec_basemul_acc_0_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_basemul_acc_0_1/synth/kyberBD_polyvec_basemul_acc_0_1.vhd:59' bound to instance 'polyvec_basemul_acc_0' of component 'kyberBD_polyvec_basemul_acc_0_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4825]
INFO: [Synth 8-638] synthesizing module 'kyberBD_polyvec_basemul_acc_0_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_basemul_acc_0_1/synth/kyberBD_polyvec_basemul_acc_0_1.vhd:128]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'polyvec_basemul_acc_montgomery_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:9' bound to instance 'U0' of component 'polyvec_basemul_acc_montgomery_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_basemul_acc_0_1/synth/kyberBD_polyvec_basemul_acc_0_1.vhd:240]
INFO: [Synth 8-638] synthesizing module 'polyvec_basemul_acc_montgomery_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:95]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-3848] Net s_valid0_to_barrett in module/entity polyvec_basemul_acc_montgomery_v1_0 does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:146]
WARNING: [Synth 8-3848] Net s_valid1_to_barrett in module/entity polyvec_basemul_acc_montgomery_v1_0 does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'polyvec_basemul_acc_montgomery_v1_0' (212#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_polyvec_basemul_acc_0_1' (213#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_basemul_acc_0_1/synth/kyberBD_polyvec_basemul_acc_0_1.vhd:128]
INFO: [Synth 8-3491] module 'kyberBD_polyvec_invntt_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_invntt_0_0/synth/kyberBD_polyvec_invntt_0_0.vhd:59' bound to instance 'polyvec_invntt_0' of component 'kyberBD_polyvec_invntt_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4892]
INFO: [Synth 8-638] synthesizing module 'kyberBD_polyvec_invntt_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_invntt_0_0/synth/kyberBD_polyvec_invntt_0_0.vhd:98]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'polyvec_invntt_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:5' bound to instance 'U0' of component 'polyvec_invntt_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_invntt_0_0/synth/kyberBD_polyvec_invntt_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'polyvec_invntt_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:60]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-4471] merging register 's_bram_enb_reg' into 's_bram_ena_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:357]
INFO: [Synth 8-4471] merging register 's_valid1_to_barrett_reg' into 's_valid0_to_barrett_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:433]
INFO: [Synth 8-4471] merging register 's_valid_to_fqmul1_reg' into 's_valid_to_fqmul0_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:452]
INFO: [Synth 8-256] done synthesizing module 'polyvec_invntt_v1_0' (214#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_polyvec_invntt_0_0' (215#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_invntt_0_0/synth/kyberBD_polyvec_invntt_0_0.vhd:98]
INFO: [Synth 8-3491] module 'kyberBD_polyvec_ntt_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_ntt_0_0/synth/kyberBD_polyvec_ntt_0_0.vhd:59' bound to instance 'polyvec_ntt_0' of component 'kyberBD_polyvec_ntt_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4929]
INFO: [Synth 8-638] synthesizing module 'kyberBD_polyvec_ntt_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_ntt_0_0/synth/kyberBD_polyvec_ntt_0_0.vhd:98]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'polyvec_ntt_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:6' bound to instance 'U0' of component 'polyvec_ntt_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_ntt_0_0/synth/kyberBD_polyvec_ntt_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'polyvec_ntt_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:61]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-4471] merging register 's_bram_enb_reg' into 's_bram_ena_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:334]
INFO: [Synth 8-4471] merging register 's_valid_to_fqmul1_reg' into 's_valid_to_fqmul0_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:428]
INFO: [Synth 8-4471] merging register 's_valid1_to_barrett_reg' into 's_valid0_to_barrett_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'polyvec_ntt_v1_0' (216#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_polyvec_ntt_0_0' (217#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_ntt_0_0/synth/kyberBD_polyvec_ntt_0_0.vhd:98]
INFO: [Synth 8-3491] module 'kyberBD_polyvec_reduce_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_reduce_0_0/synth/kyberBD_polyvec_reduce_0_0.vhd:59' bound to instance 'polyvec_reduce_0' of component 'kyberBD_polyvec_reduce_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4966]
INFO: [Synth 8-638] synthesizing module 'kyberBD_polyvec_reduce_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_reduce_0_0/synth/kyberBD_polyvec_reduce_0_0.vhd:89]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'polyvec_reduce_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a89a/hdl/polyvec_reduce_v1_0.vhd:5' bound to instance 'U0' of component 'polyvec_reduce_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_reduce_0_0/synth/kyberBD_polyvec_reduce_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'polyvec_reduce_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a89a/hdl/polyvec_reduce_v1_0.vhd:48]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-4471] merging register 's_en_upper_barrett_reg' into 's_en_lower_barrett_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a89a/hdl/polyvec_reduce_v1_0.vhd:197]
INFO: [Synth 8-4471] merging register 's_bram_web_reg' into 's_bram_enb_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a89a/hdl/polyvec_reduce_v1_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'polyvec_reduce_v1_0' (218#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a89a/hdl/polyvec_reduce_v1_0.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_polyvec_reduce_0_0' (219#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_polyvec_reduce_0_0/synth/kyberBD_polyvec_reduce_0_0.vhd:89]
INFO: [Synth 8-3491] module 'kyberBD_proc_sys_reset_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/synth/kyberBD_proc_sys_reset_0_0.vhd:59' bound to instance 'proc_sys_reset_0' of component 'kyberBD_proc_sys_reset_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4994]
INFO: [Synth 8-638] synthesizing module 'kyberBD_proc_sys_reset_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/synth/kyberBD_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/synth/kyberBD_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (219#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (219#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_proc_sys_reset_0_0' (220#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/synth/kyberBD_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-3491] module 'kyberBD_processing_system7_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/synth/kyberBD_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'kyberBD_processing_system7_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5007]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/synth/kyberBD_processing_system7_0_0.v:471]
INFO: [Synth 8-3491] module 'kyberBD_signal_multiplexer_0_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_0/synth/kyberBD_signal_multiplexer_0_0.vhd:56' bound to instance 'signal_multiplexer_0' of component 'kyberBD_signal_multiplexer_0_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5124]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_0/synth/kyberBD_signal_multiplexer_0_0.vhd:76]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'signal_multiplexer_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:5' bound to instance 'U0' of component 'signal_multiplexer_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_0/synth/kyberBD_signal_multiplexer_0_0.vhd:125]
INFO: [Synth 8-638] synthesizing module 'signal_multiplexer_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:49]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signal_multiplexer_v1_0' (226#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_0_0' (227#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_0/synth/kyberBD_signal_multiplexer_0_0.vhd:76]
INFO: [Synth 8-3491] module 'kyberBD_signal_multiplexer_0_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_1/synth/kyberBD_signal_multiplexer_0_1.vhd:56' bound to instance 'signal_multiplexer_1' of component 'kyberBD_signal_multiplexer_0_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5142]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_0_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_1/synth/kyberBD_signal_multiplexer_0_1.vhd:76]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'signal_multiplexer_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:5' bound to instance 'U0' of component 'signal_multiplexer_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_1/synth/kyberBD_signal_multiplexer_0_1.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_0_1' (228#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_0_1/synth/kyberBD_signal_multiplexer_0_1.vhd:76]
INFO: [Synth 8-3491] module 'kyberBD_signal_multiplexer_12_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_0/synth/kyberBD_signal_multiplexer_12_0.vhd:56' bound to instance 'signal_multiplexer_12' of component 'kyberBD_signal_multiplexer_12_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5160]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_12_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_0/synth/kyberBD_signal_multiplexer_12_0.vhd:69]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'signal_multiplexer_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:5' bound to instance 'U0' of component 'signal_multiplexer_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_0/synth/kyberBD_signal_multiplexer_12_0.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_12_0' (229#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_0/synth/kyberBD_signal_multiplexer_12_0.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_signal_multiplexer_12_2' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_2/synth/kyberBD_signal_multiplexer_12_2.vhd:56' bound to instance 'signal_multiplexer_14' of component 'kyberBD_signal_multiplexer_12_2' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5171]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_12_2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_2/synth/kyberBD_signal_multiplexer_12_2.vhd:69]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'signal_multiplexer_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:5' bound to instance 'U0' of component 'signal_multiplexer_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_2/synth/kyberBD_signal_multiplexer_12_2.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_12_2' (230#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_2/synth/kyberBD_signal_multiplexer_12_2.vhd:69]
INFO: [Synth 8-3491] module 'kyberBD_signal_multiplexer_12_4' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_4/synth/kyberBD_signal_multiplexer_12_4.vhd:56' bound to instance 'signal_multiplexer_16' of component 'kyberBD_signal_multiplexer_12_4' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5182]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_12_4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_4/synth/kyberBD_signal_multiplexer_12_4.vhd:73]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'signal_multiplexer_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:5' bound to instance 'U0' of component 'signal_multiplexer_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_4/synth/kyberBD_signal_multiplexer_12_4.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_12_4' (231#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_12_4/synth/kyberBD_signal_multiplexer_12_4.vhd:73]
INFO: [Synth 8-3491] module 'kyberBD_signal_multiplexer_16_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_16_0/synth/kyberBD_signal_multiplexer_16_0.vhd:56' bound to instance 'signal_multiplexer_17' of component 'kyberBD_signal_multiplexer_16_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5197]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_16_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_16_0/synth/kyberBD_signal_multiplexer_16_0.vhd:73]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'signal_multiplexer_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:5' bound to instance 'U0' of component 'signal_multiplexer_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_16_0/synth/kyberBD_signal_multiplexer_16_0.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_16_0' (232#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_16_0/synth/kyberBD_signal_multiplexer_16_0.vhd:73]
INFO: [Synth 8-3491] module 'kyberBD_signal_multiplexer_17_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_17_0/synth/kyberBD_signal_multiplexer_17_0.vhd:56' bound to instance 'signal_multiplexer_18' of component 'kyberBD_signal_multiplexer_17_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5212]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_17_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_17_0/synth/kyberBD_signal_multiplexer_17_0.vhd:73]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'signal_multiplexer_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:5' bound to instance 'U0' of component 'signal_multiplexer_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_17_0/synth/kyberBD_signal_multiplexer_17_0.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_17_0' (233#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_17_0/synth/kyberBD_signal_multiplexer_17_0.vhd:73]
INFO: [Synth 8-3491] module 'kyberBD_signal_multiplexer_17_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_17_1/synth/kyberBD_signal_multiplexer_17_1.vhd:56' bound to instance 'signal_multiplexer_19' of component 'kyberBD_signal_multiplexer_17_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5227]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_17_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_17_1/synth/kyberBD_signal_multiplexer_17_1.vhd:73]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'signal_multiplexer_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:5' bound to instance 'U0' of component 'signal_multiplexer_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_17_1/synth/kyberBD_signal_multiplexer_17_1.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_17_1' (234#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_17_1/synth/kyberBD_signal_multiplexer_17_1.vhd:73]
INFO: [Synth 8-3491] module 'kyberBD_signal_multiplexer_2_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_0/synth/kyberBD_signal_multiplexer_2_0.vhd:56' bound to instance 'signal_multiplexer_2' of component 'kyberBD_signal_multiplexer_2_0' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5242]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_2_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_0/synth/kyberBD_signal_multiplexer_2_0.vhd:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signal_multiplexer_v1_0' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:5' bound to instance 'U0' of component 'signal_multiplexer_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_0/synth/kyberBD_signal_multiplexer_2_0.vhd:119]
INFO: [Synth 8-638] synthesizing module 'signal_multiplexer_v1_0__parameterized2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:49]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signal_multiplexer_v1_0__parameterized2' (234#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_2_0' (235#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_0/synth/kyberBD_signal_multiplexer_2_0.vhd:70]
INFO: [Synth 8-3491] module 'kyberBD_signal_multiplexer_2_1' declared at 'c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_1/synth/kyberBD_signal_multiplexer_2_1.vhd:56' bound to instance 'signal_multiplexer_3' of component 'kyberBD_signal_multiplexer_2_1' [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5254]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_2_1' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_1/synth/kyberBD_signal_multiplexer_2_1.vhd:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_2_1' (236#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_1/synth/kyberBD_signal_multiplexer_2_1.vhd:70]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_2_2' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_2/synth/kyberBD_signal_multiplexer_2_2.vhd:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_2_2' (237#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_2/synth/kyberBD_signal_multiplexer_2_2.vhd:70]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_2_3' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_3/synth/kyberBD_signal_multiplexer_2_3.vhd:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_2_3' (238#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_3/synth/kyberBD_signal_multiplexer_2_3.vhd:70]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_2_4' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_4/synth/kyberBD_signal_multiplexer_2_4.vhd:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_2_4' (239#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_4/synth/kyberBD_signal_multiplexer_2_4.vhd:70]
INFO: [Synth 8-638] synthesizing module 'kyberBD_signal_multiplexer_2_5' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_5/synth/kyberBD_signal_multiplexer_2_5.vhd:70]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kyberBD_signal_multiplexer_2_5' (240#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_signal_multiplexer_2_5/synth/kyberBD_signal_multiplexer_2_5.vhd:70]
INFO: [Synth 8-638] synthesizing module 'kyberBD_system_ila_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/synth/kyberBD_system_ila_0_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'bd_bc31' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/synth/bd_bc31.vhd:33]
	Parameter C_NUM_MONITOR_SLOTS bound to: 2 - type: integer 
	Parameter C_MUX_LEVEL bound to: 1 - type: integer 
	Parameter C_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SYNC_EN bound to: 1'b0 
	Parameter C_SLOT_0_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_0_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_1_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_2_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_3_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_4_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_5_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_6_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_7_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_8_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_9_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_10_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_11_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_12_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_13_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_14_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_15_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_1_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_2_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_3_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_4_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_5_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_6_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_7_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_8_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_9_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_10_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_11_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_12_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_13_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_14_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_15_MON_MODE bound to: RT - type: string 
	Parameter C_MUX_0_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_0_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_0_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_0_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_1_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_1_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_1_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_2_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_2_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_3_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_3_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_OF_PROBES bound to: 0 - type: integer 
	Parameter C_PROBE0_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE2_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE6_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE128_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE129_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE130_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE131_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE132_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE133_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE134_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE135_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE136_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE137_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE138_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE139_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE140_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE141_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE142_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE143_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE144_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE145_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE146_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE147_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE148_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE149_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE150_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE151_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE152_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE153_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE154_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE155_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE156_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE157_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE158_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE159_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE160_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE161_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE162_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE163_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE164_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE165_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE166_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE167_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE168_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE169_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE170_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE171_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE172_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE173_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE174_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE175_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE176_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE177_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE178_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE179_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE180_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE181_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE182_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE183_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE184_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE185_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE186_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE187_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE188_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE189_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE190_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE191_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE192_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE193_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE194_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE195_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE196_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE197_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE198_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE199_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE200_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE201_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE202_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE203_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE204_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE205_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE206_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE207_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE208_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE209_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE210_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE211_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE212_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE213_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE214_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE215_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE216_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE217_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE218_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE219_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE220_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE221_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE222_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE223_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE224_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE225_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE226_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE227_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE228_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE229_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE230_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE231_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE232_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE233_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE234_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE235_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE236_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE237_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE238_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE239_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE240_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE241_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE242_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE243_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE244_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE245_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE246_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE247_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE248_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE249_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE250_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE251_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE252_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE253_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE254_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE255_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE256_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE257_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE258_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE259_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE260_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE261_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE262_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE263_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE264_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE265_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE266_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE267_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE268_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE269_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE270_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE271_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE272_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE273_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE274_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE275_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE276_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE277_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE278_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE279_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE280_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE281_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE282_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE283_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE284_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE285_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE286_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE287_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE288_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE289_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE290_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE291_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE292_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE293_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE294_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE295_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE296_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE297_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE298_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE299_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE300_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE301_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE302_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE303_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE304_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE305_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE306_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE307_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE308_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE309_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE310_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE311_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE312_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE313_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE314_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE315_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE316_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE317_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE318_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE319_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE320_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE321_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE322_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE323_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE324_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE325_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE326_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE327_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE328_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE329_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE330_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE331_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE332_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE333_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE334_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE335_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE336_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE337_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE338_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE339_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE340_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE341_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE342_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE343_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE344_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE345_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE346_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE347_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE348_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE349_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE350_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE351_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE352_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE353_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE354_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE355_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE356_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE357_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE358_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE359_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE360_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE361_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE362_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE363_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE364_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE365_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE366_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE367_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE368_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE369_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE370_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE371_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE372_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE373_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE374_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE375_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE376_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE377_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE378_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE379_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE380_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE381_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE382_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE383_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE384_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE385_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE386_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE387_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE388_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE389_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE390_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE391_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE392_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE393_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE394_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE395_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE396_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE397_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE398_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE399_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE400_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE401_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE402_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE403_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE404_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE405_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE406_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE407_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE408_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE409_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE410_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE411_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE412_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE413_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE414_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE415_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE416_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE417_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE418_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE419_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE420_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE421_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE422_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE423_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE424_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE425_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE426_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE427_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE428_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE429_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE430_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE431_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE432_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE433_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE434_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE435_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE436_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE437_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE438_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE439_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE440_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE441_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE442_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE443_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE444_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE445_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE446_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE447_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE448_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE449_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE450_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE451_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE452_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE453_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE454_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE455_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE456_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE457_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE458_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE459_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE460_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE461_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE462_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE463_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE464_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE465_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE466_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE467_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE468_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE469_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE470_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE471_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE472_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE473_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE474_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE475_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE476_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE477_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE478_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE479_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE480_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE481_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE482_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE483_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE484_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE485_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE486_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE487_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE488_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE489_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE490_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE491_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE492_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE493_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE494_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE495_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE496_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE497_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE498_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE499_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE500_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE501_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE502_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE503_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE504_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE505_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE506_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE507_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE508_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE509_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE510_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE511_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE0_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE1_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE2_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE6_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_0_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_PROTOCOL bound to: AXI4S - type: string 
	Parameter C_SLOT_0_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_0_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_0_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TSTRB bound to: 0 - type: integer 
	Parameter C_SLOT_0_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXIS_TID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXIS_TDEST_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXIS_TUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_1_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_PROTOCOL bound to: AXI4S - type: string 
	Parameter C_SLOT_1_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_1_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_1_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXIS_TID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXIS_TDEST_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXIS_TUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_2_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_2_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_2_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_2_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_3_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_3_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_3_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_3_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_4_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_4_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_4_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_4_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_5_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_5_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_5_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_5_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_6_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_6_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_6_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_6_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_7_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_7_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_7_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_7_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_8_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_8_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_8_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_8_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_9_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_9_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_9_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_9_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_10_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_10_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_10_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_10_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_11_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_11_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_11_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_11_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_12_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_12_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_12_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_12_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_13_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_13_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_13_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_13_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_14_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_14_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_14_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_14_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_15_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_15_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_15_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_15_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_EN_GIGAMUX bound to: 1'b0 
WARNING: [Synth 8-3848] Net probe_out0 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:1985]
WARNING: [Synth 8-3848] Net probe_out1 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:1986]
WARNING: [Synth 8-3848] Net probe_out2 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:1987]
WARNING: [Synth 8-3848] Net probe_out3 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:1988]
WARNING: [Synth 8-3848] Net probe_out4 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:1989]
WARNING: [Synth 8-3848] Net probe_out5 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:1990]
WARNING: [Synth 8-3848] Net probe_out6 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:1991]
WARNING: [Synth 8-3848] Net probe_out7 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:1992]
WARNING: [Synth 8-3848] Net probe_out8 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:1993]
WARNING: [Synth 8-3848] Net probe_out9 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:1994]
WARNING: [Synth 8-3848] Net probe_out10 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:1995]
WARNING: [Synth 8-3848] Net probe_out11 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:1996]
WARNING: [Synth 8-3848] Net probe_out12 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:1997]
WARNING: [Synth 8-3848] Net probe_out13 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:1998]
WARNING: [Synth 8-3848] Net probe_out14 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:1999]
WARNING: [Synth 8-3848] Net probe_out15 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2000]
WARNING: [Synth 8-3848] Net probe_out16 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2001]
WARNING: [Synth 8-3848] Net probe_out17 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2002]
WARNING: [Synth 8-3848] Net probe_out18 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2003]
WARNING: [Synth 8-3848] Net probe_out19 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2004]
WARNING: [Synth 8-3848] Net probe_out20 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2005]
WARNING: [Synth 8-3848] Net probe_out21 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2006]
WARNING: [Synth 8-3848] Net probe_out22 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2007]
WARNING: [Synth 8-3848] Net probe_out23 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2008]
WARNING: [Synth 8-3848] Net probe_out24 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2009]
WARNING: [Synth 8-3848] Net probe_out25 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2010]
WARNING: [Synth 8-3848] Net probe_out26 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2011]
WARNING: [Synth 8-3848] Net probe_out27 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2012]
WARNING: [Synth 8-3848] Net probe_out28 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2013]
WARNING: [Synth 8-3848] Net probe_out29 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2014]
WARNING: [Synth 8-3848] Net probe_out30 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2015]
WARNING: [Synth 8-3848] Net probe_out31 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2016]
WARNING: [Synth 8-3848] Net probe_out32 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2017]
WARNING: [Synth 8-3848] Net probe_out33 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2018]
WARNING: [Synth 8-3848] Net probe_out34 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2019]
WARNING: [Synth 8-3848] Net probe_out35 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2020]
WARNING: [Synth 8-3848] Net probe_out36 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2021]
WARNING: [Synth 8-3848] Net probe_out37 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2022]
WARNING: [Synth 8-3848] Net probe_out38 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2023]
WARNING: [Synth 8-3848] Net probe_out39 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2024]
WARNING: [Synth 8-3848] Net probe_out40 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2025]
WARNING: [Synth 8-3848] Net probe_out41 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2026]
WARNING: [Synth 8-3848] Net probe_out42 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2027]
WARNING: [Synth 8-3848] Net probe_out43 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2028]
WARNING: [Synth 8-3848] Net probe_out44 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2029]
WARNING: [Synth 8-3848] Net probe_out45 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2030]
WARNING: [Synth 8-3848] Net probe_out46 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2031]
WARNING: [Synth 8-3848] Net probe_out47 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2032]
WARNING: [Synth 8-3848] Net probe_out48 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2033]
WARNING: [Synth 8-3848] Net probe_out49 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2034]
WARNING: [Synth 8-3848] Net probe_out50 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2035]
WARNING: [Synth 8-3848] Net probe_out51 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2036]
WARNING: [Synth 8-3848] Net probe_out52 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2037]
WARNING: [Synth 8-3848] Net probe_out53 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2038]
WARNING: [Synth 8-3848] Net probe_out54 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2039]
WARNING: [Synth 8-3848] Net probe_out55 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2040]
WARNING: [Synth 8-3848] Net probe_out56 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2041]
WARNING: [Synth 8-3848] Net probe_out57 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2042]
WARNING: [Synth 8-3848] Net probe_out58 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2043]
WARNING: [Synth 8-3848] Net probe_out59 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2044]
WARNING: [Synth 8-3848] Net probe_out60 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2045]
WARNING: [Synth 8-3848] Net probe_out61 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2046]
WARNING: [Synth 8-3848] Net probe_out62 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2047]
WARNING: [Synth 8-3848] Net probe_out63 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2048]
WARNING: [Synth 8-3848] Net probe_out64 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2049]
WARNING: [Synth 8-3848] Net probe_out65 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2050]
WARNING: [Synth 8-3848] Net probe_out66 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2051]
WARNING: [Synth 8-3848] Net probe_out67 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2052]
WARNING: [Synth 8-3848] Net probe_out68 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2053]
WARNING: [Synth 8-3848] Net probe_out69 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2054]
WARNING: [Synth 8-3848] Net probe_out70 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2055]
WARNING: [Synth 8-3848] Net probe_out71 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2056]
WARNING: [Synth 8-3848] Net probe_out72 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2057]
WARNING: [Synth 8-3848] Net probe_out73 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2058]
WARNING: [Synth 8-3848] Net probe_out74 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2059]
WARNING: [Synth 8-3848] Net probe_out75 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2060]
WARNING: [Synth 8-3848] Net probe_out76 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2061]
WARNING: [Synth 8-3848] Net probe_out77 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2062]
WARNING: [Synth 8-3848] Net probe_out78 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2063]
WARNING: [Synth 8-3848] Net probe_out79 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2064]
WARNING: [Synth 8-3848] Net probe_out80 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2065]
WARNING: [Synth 8-3848] Net probe_out81 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2066]
WARNING: [Synth 8-3848] Net probe_out82 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2067]
WARNING: [Synth 8-3848] Net probe_out83 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2068]
WARNING: [Synth 8-3848] Net probe_out84 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2069]
WARNING: [Synth 8-3848] Net probe_out85 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2070]
WARNING: [Synth 8-3848] Net probe_out86 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2071]
WARNING: [Synth 8-3848] Net probe_out87 in module/entity bd_bc31_g_inst_0_gigantic_mux does not have driver. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_1/bd_bc31_g_inst_0_gigantic_mux.v:2072]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'bd_bc31_ila_lib_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_0/synth/bd_bc31_ila_lib_0.vhd:72]
	Parameter C_XLNX_HW_PROBE_INFO bound to: DEFAULT - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_CORE_TYPE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
	Parameter C_CAPTURE_TYPE bound to: 0 - type: integer 
	Parameter C_MU_TYPE bound to: 0 - type: integer 
	Parameter C_TC_TYPE bound to: 0 - type: integer 
	Parameter C_NUM_OF_PROBES bound to: 11 - type: integer 
	Parameter C_DATA_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAJOR_VERSION bound to: 2019 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 6 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 2 - type: integer 
	Parameter C_XSDB_SLAVE_TYPE bound to: 17 - type: integer 
	Parameter C_NEXT_SLAVE bound to: 0 - type: integer 
	Parameter C_CSE_DRV_VER bound to: 2 - type: integer 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_RAM_STYLE bound to: SUBCORE - type: string 
	Parameter C_TRIGOUT_EN bound to: 0 - type: integer 
	Parameter C_TRIGIN_EN bound to: 0 - type: integer 
	Parameter C_ADV_TRIGGER bound to: 0 - type: integer 
	Parameter C_EN_DDR_ILA bound to: 0 - type: integer 
	Parameter C_EN_STRG_QUAL bound to: 0 - type: integer 
	Parameter C_INPUT_PIPE_STAGES bound to: 0 - type: integer 
	Parameter C_EN_TIME_TAG bound to: 0 - type: integer 
	Parameter C_TIME_TAG_WIDTH bound to: 32 - type: integer 
	Parameter C_ILA_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter C_PROBE0_WIDTH bound to: 32 - type: integer 
	Parameter C_PROBE1_WIDTH bound to: 4 - type: integer 
	Parameter C_PROBE2_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE5_WIDTH bound to: 32 - type: integer 
	Parameter C_PROBE6_WIDTH bound to: 4 - type: integer 
	Parameter C_PROBE7_WIDTH bound to: 4 - type: integer 
	Parameter C_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE128_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE129_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE130_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE131_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE132_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE133_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE134_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE135_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE136_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE137_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE138_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE139_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE140_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE141_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE142_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE143_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE144_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE145_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE146_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE147_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE148_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE149_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE150_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE151_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE152_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE153_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE154_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE155_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE156_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE157_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE158_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE159_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE160_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE161_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE162_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE163_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE164_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE165_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE166_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE167_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE168_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE169_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE170_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE171_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE172_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE173_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE174_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE175_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE176_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE177_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE178_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE179_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE180_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE181_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE182_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE183_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE184_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE185_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE186_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE187_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE188_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE189_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE190_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE191_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE192_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE193_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE194_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE195_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE196_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE197_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE198_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE199_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE200_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE201_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE202_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE203_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE204_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE205_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE206_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE207_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE208_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE209_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE210_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE211_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE212_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE213_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE214_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE215_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE216_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE217_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE218_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE219_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE220_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE221_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE222_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE223_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE224_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE225_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE226_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE227_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE228_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE229_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE230_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE231_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE232_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE233_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE234_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE235_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE236_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE237_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE238_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE239_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE240_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE241_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE242_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE243_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE244_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE245_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE246_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE247_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE248_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE249_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE250_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE251_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE252_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE253_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE254_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE255_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE256_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE257_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE258_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE259_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE260_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE261_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE262_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE263_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE264_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE265_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE266_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE267_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE268_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE269_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE270_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE271_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE272_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE273_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE274_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE275_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE276_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE277_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE278_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE279_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE280_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE281_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE282_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE283_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE284_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE285_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE286_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE287_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE288_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE289_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE290_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE291_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE292_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE293_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE294_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE295_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE296_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE297_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE298_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE299_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE300_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE301_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE302_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE303_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE304_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE305_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE306_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE307_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE308_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE309_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE310_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE311_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE312_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE313_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE314_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE315_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE316_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE317_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE318_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE319_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE320_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE321_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE322_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE323_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE324_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE325_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE326_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE327_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE328_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE329_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE330_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE331_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE332_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE333_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE334_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE335_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE336_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE337_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE338_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE339_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE340_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE341_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE342_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE343_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE344_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE345_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE346_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE347_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE348_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE349_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE350_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE351_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE352_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE353_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE354_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE355_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE356_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE357_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE358_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE359_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE360_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE361_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE362_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE363_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE364_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE365_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE366_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE367_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE368_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE369_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE370_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE371_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE372_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE373_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE374_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE375_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE376_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE377_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE378_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE379_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE380_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE381_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE382_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE383_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE384_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE385_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE386_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE387_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE388_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE389_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE390_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE391_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE392_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE393_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE394_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE395_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE396_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE397_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE398_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE399_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE400_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE401_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE402_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE403_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE404_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE405_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE406_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE407_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE408_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE409_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE410_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE411_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE412_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE413_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE414_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE415_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE416_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE417_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE418_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE419_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE420_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE421_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE422_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE423_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE424_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE425_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE426_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE427_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE428_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE429_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE430_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE431_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE432_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE433_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE434_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE435_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE436_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE437_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE438_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE439_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE440_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE441_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE442_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE443_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE444_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE445_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE446_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE447_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE448_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE449_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE450_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE451_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE452_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE453_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE454_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE455_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE456_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE457_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE458_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE459_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE460_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE461_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE462_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE463_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE464_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE465_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE466_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE467_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE468_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE469_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE470_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE471_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE472_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE473_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE474_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE475_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE476_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE477_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE478_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE479_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE480_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE481_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE482_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE483_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE484_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE485_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE486_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE487_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE488_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE489_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE490_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE491_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE492_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE493_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE494_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE495_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE496_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE497_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE498_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE499_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE500_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE501_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE502_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE503_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE504_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE505_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE506_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE507_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE508_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE509_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE510_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE511_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE512_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE513_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE514_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE515_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE516_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE517_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE518_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE519_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE520_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE521_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE522_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE523_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE524_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE525_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE526_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE527_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE528_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE529_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE530_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE531_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE532_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE533_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE534_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE535_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE536_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE537_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE538_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE539_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE540_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE541_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE542_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE543_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE544_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE545_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE546_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE547_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE548_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE549_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE550_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE551_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE552_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE553_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE554_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE555_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE556_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE557_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE558_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE559_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE560_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE561_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE562_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE563_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE564_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE565_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE566_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE567_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE568_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE569_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE570_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE571_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE572_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE573_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE574_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE575_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE576_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE577_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE578_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE579_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE580_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE581_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE582_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE583_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE584_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE585_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE586_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE587_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE588_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE589_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE590_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE591_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE592_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE593_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE594_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE595_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE596_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE597_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE598_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE599_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE600_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE601_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE602_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE603_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE604_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE605_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE606_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE607_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE608_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE609_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE610_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE611_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE612_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE613_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE614_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE615_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE616_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE617_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE618_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE619_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE620_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE621_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE622_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE623_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE624_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE625_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE626_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE627_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE628_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE629_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE630_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE631_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE632_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE633_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE634_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE635_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE636_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE637_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE638_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE639_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE640_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE641_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE642_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE643_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE644_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE645_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE646_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE647_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE648_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE649_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE650_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE651_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE652_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE653_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE654_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE655_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE656_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE657_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE658_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE659_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE660_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE661_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE662_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE663_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE664_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE665_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE666_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE667_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE668_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE669_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE670_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE671_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE672_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE673_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE674_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE675_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE676_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE677_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE678_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE679_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE680_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE681_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE682_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE683_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE684_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE685_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE686_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE687_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE688_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE689_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE690_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE691_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE692_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE693_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE694_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE695_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE696_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE697_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE698_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE699_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE700_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE701_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE702_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE703_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE704_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE705_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE706_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE707_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE708_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE709_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE710_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE711_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE712_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE713_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE714_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE715_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE716_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE717_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE718_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE719_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE720_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE721_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE722_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE723_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE724_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE725_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE726_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE727_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE728_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE729_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE730_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE731_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE732_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE733_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE734_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE735_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE736_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE737_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE738_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE739_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE740_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE741_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE742_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE743_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE744_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE745_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE746_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE747_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE748_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE749_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE750_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE751_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE752_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE753_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE754_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE755_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE756_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE757_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE758_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE759_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE760_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE761_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE762_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE763_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE764_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE765_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE766_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE767_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE768_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE769_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE770_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE771_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE772_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE773_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE774_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE775_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE776_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE777_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE778_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE779_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE780_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE781_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE782_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE783_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE784_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE785_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE786_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE787_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE788_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE789_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE790_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE791_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE792_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE793_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE794_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE795_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE796_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE797_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE798_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE799_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE800_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE801_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE802_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE803_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE804_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE805_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE806_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE807_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE808_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE809_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE810_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE811_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE812_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE813_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE814_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE815_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE816_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE817_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE818_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE819_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE820_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE821_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE822_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE823_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE824_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE825_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE826_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE827_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE828_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE829_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE830_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE831_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE832_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE833_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE834_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE835_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE836_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE837_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE838_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE839_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE840_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE841_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE842_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE843_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE844_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE845_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE846_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE847_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE848_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE849_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE850_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE851_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE852_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE853_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE854_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE855_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE856_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE857_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE858_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE859_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE860_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE861_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE862_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE863_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE864_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE865_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE866_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE867_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE868_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE869_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE870_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE871_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE872_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE873_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE874_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE875_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE876_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE877_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE878_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE879_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE880_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE881_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE882_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE883_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE884_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE885_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE886_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE887_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE888_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE889_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE890_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE891_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE892_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE893_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE894_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE895_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE896_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE897_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE898_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE899_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE900_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE901_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE902_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE903_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE904_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE905_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE906_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE907_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE908_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE909_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE910_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE911_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE912_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE913_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE914_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE915_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE916_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE917_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE918_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE919_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE920_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE921_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE922_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE923_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE924_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE925_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE926_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE927_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE928_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE929_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE930_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE931_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE932_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE933_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE934_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE935_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE936_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE937_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE938_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE939_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE940_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE941_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE942_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE943_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE944_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE945_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE946_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE947_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE948_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE949_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE950_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE951_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE952_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE953_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE954_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE955_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE956_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE957_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE958_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE959_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE960_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE961_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE962_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE963_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE964_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE965_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE966_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE967_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE968_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE969_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE970_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE971_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE972_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE973_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE974_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE975_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE976_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE977_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE978_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE979_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE980_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE981_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE982_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE983_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE984_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE985_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE986_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE987_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE988_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE989_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE990_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE991_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE992_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE993_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE994_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE995_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE996_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE997_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE998_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE999_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1000_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1001_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1002_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1003_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1004_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1005_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1006_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1007_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1008_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1009_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1010_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1011_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1012_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1013_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1014_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1015_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1016_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1017_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1018_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1019_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1020_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1021_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1022_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1023_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE0_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE2_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE3_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE4_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE5_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE6_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE7_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE8_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE9_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE10_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE11_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE12_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE13_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE14_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE15_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE16_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE17_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE18_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE19_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE20_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE21_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE22_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE23_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE24_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE25_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE26_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE27_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE28_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE29_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE30_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE31_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE32_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE33_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE34_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE35_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE36_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE37_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE38_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE39_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE40_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE41_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE42_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE43_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE44_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE45_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE46_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE47_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE48_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE49_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE50_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE51_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE52_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE53_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE54_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE55_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE56_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE57_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE58_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE59_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE60_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE61_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE62_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE63_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE64_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE65_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE66_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE67_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE68_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE69_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE70_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE71_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE72_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE73_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE74_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE75_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE76_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE77_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE78_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE79_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE80_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE81_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE82_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE83_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE84_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE85_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE86_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE87_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE88_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE89_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE90_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE91_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE92_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE93_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE94_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE95_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE96_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE97_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE98_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE99_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE100_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE101_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE102_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE103_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE104_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE105_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE106_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE107_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE108_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE109_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE110_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE111_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE112_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE113_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE114_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE115_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE116_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE117_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE118_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE119_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE120_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE121_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE122_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE123_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE124_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE125_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE126_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE127_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE128_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE129_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE130_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE131_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE132_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE133_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE134_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE135_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE136_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE137_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE138_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE139_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE140_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE141_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE142_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE143_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE144_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE145_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE146_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE147_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE148_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE149_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE150_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE151_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE152_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE153_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE154_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE155_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE156_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE157_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE158_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE159_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE160_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE161_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE162_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE163_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE164_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE165_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE166_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE167_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE168_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE169_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE170_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE171_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE172_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE173_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE174_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE175_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE176_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE177_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE178_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE179_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE180_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE181_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE182_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE183_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE184_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE185_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE186_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE187_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE188_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE189_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE190_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE191_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE192_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE193_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE194_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE195_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE196_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE197_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE198_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE199_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE200_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE201_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE202_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE203_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE204_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE205_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE206_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE207_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE208_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE209_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE210_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE211_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE212_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE213_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE214_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE215_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE216_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE217_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE218_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE219_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE220_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE221_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE222_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE223_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE224_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE225_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE226_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE227_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE228_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE229_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE230_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE231_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE232_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE233_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE234_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE235_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE236_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE237_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE238_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE239_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE240_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE241_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE242_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE243_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE244_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE245_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE246_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE247_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE248_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE249_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE250_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE251_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE252_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE253_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE254_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE255_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE256_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE257_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE258_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE259_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE260_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE261_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE262_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE263_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE264_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE265_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE266_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE267_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE268_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE269_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE270_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE271_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE272_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE273_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE274_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE275_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE276_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE277_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE278_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE279_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE280_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE281_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE282_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE283_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE284_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE285_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE286_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE287_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE288_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE289_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE290_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE291_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE292_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE293_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE294_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE295_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE296_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE297_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE298_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE299_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE300_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE301_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE302_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE303_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE304_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE305_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE306_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE307_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE308_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE309_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE310_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE311_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE312_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE313_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE314_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE315_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE316_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE317_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE318_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE319_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE320_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE321_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE322_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE323_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE324_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE325_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE326_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE327_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE328_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE329_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE330_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE331_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE332_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE333_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE334_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE335_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE336_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE337_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE338_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE339_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE340_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE341_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE342_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE343_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE344_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE345_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE346_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE347_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE348_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE349_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE350_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE351_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE352_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE353_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE354_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE355_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE356_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE357_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE358_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE359_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE360_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE361_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE362_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE363_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE364_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE365_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE366_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE367_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE368_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE369_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE370_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE371_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE372_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE373_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE374_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE375_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE376_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE377_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE378_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE379_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE380_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE381_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE382_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE383_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE384_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE385_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE386_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE387_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE388_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE389_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE390_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE391_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE392_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE393_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE394_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE395_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE396_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE397_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE398_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE399_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE400_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE401_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE402_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE403_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE404_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE405_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE406_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE407_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE408_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE409_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE410_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE411_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE412_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE413_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE414_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE415_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE416_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE417_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE418_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE419_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE420_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE421_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE422_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE423_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE424_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE425_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE426_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE427_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE428_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE429_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE430_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE431_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE432_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE433_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE434_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE435_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE436_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE437_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE438_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE439_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE440_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE441_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE442_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE443_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE444_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE445_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE446_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE447_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE448_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE449_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE450_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE451_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE452_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE453_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE454_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE455_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE456_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE457_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE458_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE459_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE460_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE461_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE462_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE463_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE464_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE465_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE466_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE467_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE468_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE469_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE470_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE471_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE472_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE473_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE474_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE475_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE476_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE477_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE478_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE479_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE480_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE481_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE482_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE483_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE484_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE485_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE486_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE487_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE488_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE489_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE490_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE491_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE492_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE493_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE494_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE495_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE496_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE497_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE498_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE499_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE500_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE501_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE502_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE503_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE504_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE505_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE506_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE507_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE508_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE509_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE510_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE511_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE512_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE513_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE514_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE515_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE516_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE517_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE518_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE519_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE520_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE521_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE522_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE523_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE524_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE525_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE526_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE527_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE528_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE529_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE530_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE531_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE532_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE533_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE534_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE535_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE536_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE537_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE538_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE539_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE540_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE541_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE542_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE543_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE544_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE545_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE546_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE547_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE548_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE549_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE550_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE551_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE552_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE553_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE554_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE555_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE556_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE557_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE558_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE559_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE560_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE561_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE562_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE563_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE564_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE565_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE566_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE567_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE568_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE569_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE570_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE571_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE572_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE573_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE574_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE575_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE576_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE577_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE578_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE579_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE580_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE581_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE582_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE583_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE584_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE585_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE586_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE587_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE588_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE589_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE590_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE591_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE592_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE593_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE594_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE595_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE596_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE597_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE598_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE599_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE600_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE601_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE602_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE603_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE604_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE605_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE606_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE607_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE608_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE609_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE610_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE611_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE612_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE613_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE614_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE615_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE616_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE617_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE618_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE619_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE620_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE621_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE622_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE623_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE624_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE625_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE626_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE627_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE628_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE629_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE630_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE631_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE632_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE633_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE634_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE635_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE636_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE637_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE638_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE639_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE640_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE641_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE642_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE643_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE644_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE645_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE646_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE647_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE648_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE649_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE650_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE651_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE652_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE653_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE654_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE655_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE656_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE657_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE658_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE659_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE660_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE661_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE662_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE663_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE664_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE665_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE666_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE667_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE668_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE669_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE670_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE671_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE672_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE673_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE674_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE675_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE676_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE677_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE678_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE679_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE680_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE681_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE682_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE683_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE684_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE685_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE686_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE687_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE688_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE689_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE690_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE691_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE692_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE693_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE694_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE695_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE696_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE697_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE698_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE699_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE700_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE701_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE702_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE703_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE704_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE705_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE706_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE707_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE708_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE709_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE710_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE711_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE712_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE713_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE714_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE715_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE716_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE717_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE718_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE719_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE720_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE721_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE722_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE723_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE724_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE725_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE726_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE727_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE728_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE729_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE730_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE731_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE732_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE733_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE734_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE735_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE736_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE737_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE738_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE739_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE740_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE741_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE742_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE743_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE744_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE745_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE746_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE747_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE748_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE749_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE750_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE751_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE752_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE753_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE754_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE755_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE756_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE757_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE758_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE759_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE760_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE761_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE762_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE763_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE764_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE765_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE766_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE767_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE768_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE769_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE770_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE771_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE772_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE773_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE774_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE775_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE776_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE777_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE778_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE779_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE780_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE781_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE782_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE783_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE784_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE785_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE786_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE787_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE788_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE789_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE790_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE791_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE792_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE793_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE794_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE795_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE796_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE797_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE798_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE799_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE800_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE801_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE802_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE803_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE804_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE805_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE806_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE807_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE808_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE809_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE810_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE811_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE812_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE813_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE814_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE815_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE816_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE817_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE818_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE819_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE820_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE821_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE822_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE823_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE824_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE825_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE826_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE827_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE828_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE829_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE830_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE831_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE832_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE833_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE834_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE835_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE836_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE837_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE838_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE839_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE840_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE841_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE842_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE843_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE844_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE845_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE846_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE847_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE848_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE849_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE850_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE851_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE852_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE853_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE854_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE855_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE856_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE857_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE858_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE859_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE860_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE861_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE862_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE863_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE864_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE865_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE866_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE867_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE868_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE869_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE870_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE871_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE872_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE873_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE874_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE875_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE876_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE877_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE878_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE879_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE880_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE881_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE882_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE883_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE884_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE885_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE886_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE887_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE888_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE889_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE890_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE891_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE892_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE893_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE894_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE895_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE896_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE897_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE898_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE899_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE900_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE901_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE902_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE903_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE904_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE905_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE906_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE907_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE908_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE909_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE910_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE911_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE912_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE913_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE914_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE915_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE916_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE917_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE918_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE919_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE920_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE921_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE922_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE923_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE924_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE925_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE926_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE927_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE928_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE929_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE930_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE931_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE932_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE933_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE934_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE935_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE936_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE937_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE938_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE939_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE940_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE941_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE942_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE943_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE944_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE945_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE946_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE947_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE948_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE949_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE950_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE951_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE952_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE953_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE954_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE955_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE956_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE957_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE958_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE959_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE960_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE961_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE962_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE963_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE964_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE965_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE966_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE967_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE968_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE969_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE970_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE971_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE972_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE973_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE974_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE975_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE976_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE977_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE978_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE979_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE980_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE981_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE982_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE983_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE984_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE985_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE986_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE987_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE988_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE989_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE990_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE991_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE992_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE993_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE994_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE995_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE996_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE997_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE998_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE999_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1000_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1001_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1002_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1003_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1004_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1005_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1006_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1007_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1008_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1009_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1010_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1011_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1012_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1013_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1014_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1015_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1016_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1017_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1018_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1019_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1020_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1021_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1022_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE1023_MU_CNT bound to: 1 - type: integer 
	Parameter C_PROBE0_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE1_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE2_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE3_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE4_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE5_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE6_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE7_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE8_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE9_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE10_TYPE bound to: 0 - type: integer 
	Parameter C_PROBE11_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE12_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE13_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE14_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE15_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE16_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE17_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE18_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE19_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE20_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE21_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE22_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE23_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE24_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE25_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE26_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE27_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE28_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE29_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE30_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE31_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE32_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE33_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE34_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE35_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE36_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE37_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE38_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE39_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE40_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE41_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE42_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE43_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE44_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE45_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE46_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE47_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE48_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE49_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE50_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE51_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE52_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE53_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE54_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE55_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE56_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE57_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE58_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE59_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE60_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE61_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE62_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE63_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE64_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE65_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE66_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE67_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE68_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE69_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE70_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE71_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE72_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE73_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE74_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE75_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE76_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE77_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE78_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE79_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE80_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE81_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE82_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE83_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE84_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE85_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE86_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE87_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE88_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE89_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE90_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE91_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE92_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE93_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE94_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE95_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE96_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE97_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE98_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE99_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE100_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE101_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE102_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE103_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE104_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE105_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE106_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE107_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE108_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE109_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE110_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE111_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE112_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE113_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE114_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE115_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE116_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE117_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE118_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE119_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE120_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE121_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE122_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE123_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE124_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE125_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE126_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE127_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE128_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE129_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE130_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE131_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE132_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE133_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE134_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE135_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE136_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE137_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE138_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE139_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE140_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE141_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE142_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE143_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE144_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE145_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE146_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE147_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE148_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE149_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE150_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE151_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE152_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE153_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE154_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE155_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE156_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE157_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE158_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE159_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE160_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE161_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE162_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE163_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE164_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE165_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE166_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE167_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE168_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE169_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE170_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE171_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE172_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE173_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE174_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE175_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE176_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE177_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE178_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE179_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE180_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE181_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE182_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE183_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE184_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE185_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE186_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE187_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE188_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE189_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE190_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE191_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE192_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE193_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE194_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE195_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE196_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE197_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE198_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE199_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE200_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE201_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE202_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE203_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE204_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE205_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE206_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE207_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE208_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE209_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE210_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE211_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE212_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE213_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE214_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE215_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE216_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE217_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE218_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE219_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE220_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE221_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE222_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE223_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE224_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE225_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE226_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE227_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE228_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE229_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE230_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE231_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE232_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE233_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE234_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE235_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE236_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE237_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE238_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE239_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE240_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE241_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE242_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE243_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE244_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE245_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE246_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE247_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE248_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE249_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE250_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE251_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE252_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE253_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE254_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE255_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE256_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE257_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE258_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE259_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE260_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE261_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE262_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE263_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE264_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE265_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE266_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE267_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE268_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE269_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE270_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE271_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE272_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE273_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE274_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE275_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE276_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE277_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE278_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE279_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE280_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE281_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE282_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE283_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE284_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE285_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE286_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE287_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE288_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE289_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE290_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE291_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE292_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE293_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE294_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE295_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE296_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE297_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE298_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE299_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE300_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE301_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE302_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE303_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE304_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE305_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE306_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE307_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE308_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE309_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE310_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE311_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE312_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE313_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE314_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE315_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE316_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE317_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE318_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE319_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE320_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE321_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE322_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE323_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE324_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE325_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE326_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE327_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE328_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE329_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE330_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE331_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE332_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE333_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE334_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE335_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE336_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE337_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE338_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE339_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE340_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE341_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE342_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE343_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE344_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE345_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE346_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE347_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE348_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE349_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE350_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE351_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE352_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE353_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE354_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE355_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE356_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE357_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE358_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE359_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE360_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE361_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE362_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE363_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE364_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE365_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE366_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE367_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE368_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE369_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE370_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE371_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE372_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE373_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE374_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE375_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE376_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE377_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE378_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE379_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE380_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE381_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE382_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE383_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE384_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE385_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE386_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE387_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE388_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE389_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE390_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE391_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE392_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE393_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE394_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE395_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE396_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE397_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE398_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE399_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE400_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE401_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE402_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE403_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE404_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE405_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE406_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE407_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE408_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE409_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE410_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE411_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE412_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE413_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE414_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE415_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE416_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE417_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE418_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE419_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE420_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE421_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE422_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE423_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE424_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE425_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE426_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE427_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE428_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE429_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE430_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE431_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE432_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE433_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE434_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE435_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE436_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE437_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE438_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE439_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE440_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE441_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE442_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE443_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE444_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE445_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE446_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE447_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE448_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE449_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE450_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE451_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE452_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE453_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE454_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE455_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE456_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE457_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE458_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE459_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE460_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE461_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE462_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE463_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE464_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE465_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE466_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE467_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE468_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE469_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE470_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE471_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE472_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE473_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE474_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE475_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE476_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE477_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE478_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE479_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE480_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE481_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE482_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE483_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE484_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE485_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE486_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE487_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE488_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE489_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE490_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE491_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE492_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE493_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE494_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE495_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE496_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE497_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE498_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE499_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE500_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE501_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE502_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE503_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE504_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE505_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE506_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE507_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE508_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE509_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE510_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE511_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE512_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE513_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE514_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE515_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE516_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE517_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE518_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE519_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE520_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE521_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE522_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE523_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE524_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE525_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE526_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE527_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE528_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE529_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE530_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE531_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE532_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE533_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE534_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE535_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE536_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE537_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE538_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE539_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE540_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE541_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE542_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE543_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE544_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE545_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE546_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE547_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE548_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE549_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE550_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE551_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE552_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE553_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE554_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE555_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE556_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE557_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE558_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE559_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE560_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE561_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE562_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE563_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE564_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE565_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE566_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE567_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE568_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE569_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE570_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE571_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE572_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE573_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE574_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE575_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE576_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE577_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE578_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE579_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE580_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE581_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE582_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE583_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE584_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE585_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE586_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE587_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE588_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE589_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE590_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE591_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE592_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE593_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE594_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE595_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE596_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE597_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE598_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE599_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE600_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE601_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE602_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE603_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE604_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE605_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE606_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE607_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE608_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE609_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE610_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE611_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE612_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE613_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE614_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE615_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE616_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE617_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE618_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE619_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE620_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE621_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE622_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE623_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE624_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE625_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE626_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE627_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE628_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE629_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE630_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE631_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE632_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE633_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE634_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE635_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE636_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE637_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE638_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE639_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE640_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE641_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE642_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE643_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE644_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE645_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE646_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE647_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE648_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE649_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE650_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE651_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE652_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE653_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE654_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE655_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE656_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE657_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE658_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE659_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE660_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE661_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE662_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE663_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE664_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE665_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE666_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE667_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE668_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE669_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE670_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE671_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE672_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE673_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE674_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE675_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE676_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE677_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE678_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE679_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE680_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE681_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE682_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE683_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE684_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE685_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE686_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE687_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE688_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE689_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE690_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE691_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE692_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE693_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE694_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE695_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE696_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE697_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE698_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE699_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE700_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE701_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE702_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE703_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE704_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE705_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE706_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE707_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE708_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE709_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE710_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE711_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE712_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE713_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE714_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE715_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE716_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE717_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE718_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE719_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE720_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE721_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE722_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE723_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE724_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE725_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE726_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE727_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE728_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE729_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE730_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE731_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE732_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE733_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE734_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE735_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE736_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE737_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE738_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE739_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE740_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE741_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE742_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE743_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE744_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE745_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE746_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE747_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE748_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE749_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE750_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE751_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE752_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE753_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE754_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE755_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE756_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE757_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE758_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE759_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE760_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE761_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE762_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE763_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE764_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE765_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE766_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE767_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE768_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE769_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE770_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE771_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE772_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE773_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE774_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE775_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE776_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE777_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE778_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE779_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE780_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE781_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE782_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE783_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE784_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE785_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE786_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE787_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE788_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE789_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE790_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE791_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE792_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE793_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE794_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE795_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE796_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE797_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE798_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE799_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE800_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE801_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE802_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE803_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE804_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE805_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE806_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE807_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE808_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE809_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE810_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE811_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE812_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE813_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE814_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE815_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE816_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE817_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE818_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE819_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE820_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE821_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE822_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE823_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE824_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE825_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE826_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE827_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE828_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE829_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE830_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE831_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE832_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE833_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE834_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE835_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE836_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE837_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE838_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE839_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE840_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE841_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE842_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE843_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE844_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE845_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE846_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE847_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE848_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE849_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE850_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE851_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE852_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE853_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE854_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE855_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE856_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE857_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE858_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE859_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE860_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE861_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE862_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE863_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE864_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE865_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE866_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE867_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE868_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE869_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE870_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE871_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE872_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE873_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE874_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE875_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE876_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE877_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE878_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE879_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE880_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE881_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE882_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE883_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE884_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE885_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE886_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE887_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE888_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE889_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE890_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE891_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE892_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE893_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE894_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE895_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE896_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE897_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE898_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE899_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE900_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE901_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE902_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE903_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE904_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE905_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE906_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE907_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE908_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE909_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE910_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE911_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE912_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE913_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE914_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE915_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE916_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE917_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE918_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE919_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE920_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE921_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE922_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE923_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE924_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE925_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE926_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE927_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE928_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE929_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE930_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE931_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE932_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE933_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE934_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE935_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE936_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE937_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE938_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE939_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE940_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE941_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE942_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE943_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE944_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE945_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE946_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE947_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE948_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE949_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE950_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE951_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE952_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE953_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE954_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE955_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE956_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE957_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE958_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE959_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE960_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE961_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE962_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE963_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE964_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE965_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE966_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE967_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE968_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE969_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE970_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE971_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE972_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE973_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE974_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE975_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE976_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE977_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE978_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE979_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE980_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE981_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE982_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE983_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE984_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE985_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE986_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE987_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE988_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE989_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE990_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE991_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE992_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE993_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE994_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE995_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE996_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE997_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE998_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE999_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1000_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1001_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1002_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1003_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1004_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1005_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1006_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1007_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1008_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1009_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1010_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1011_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1012_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1013_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1014_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1015_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1016_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1017_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1018_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1019_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1020_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1021_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1022_TYPE bound to: 1 - type: integer 
	Parameter C_PROBE1023_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bd_bc31_ila_lib_0' (289#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_0/synth/bd_bc31_ila_lib_0.vhd:72]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/synth/bd_bc31.vhd:162]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'g_inst'. This will prevent further optimization [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/synth/bd_bc31.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'bd_bc31' (290#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/synth/bd_bc31.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_system_ila_0_0' (291#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/synth/kyberBD_system_ila_0_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'kyberBD_timer2_0_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_timer2_0_0/synth/kyberBD_timer2_0_0.vhd:64]
INFO: [Synth 8-638] synthesizing module 'timer2_v1_0' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/23a6/hdl/timer2_v1_0.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'timer2_v1_0' (292#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/23a6/hdl/timer2_v1_0.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_timer2_0_0' (293#1) [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_timer2_0_0/synth/kyberBD_timer2_0_0.vhd:64]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:5314]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dual_bram_axis_0'. This will prevent further optimization [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4619]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_0'. This will prevent further optimization [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:4034]
INFO: [Synth 8-256] done synthesizing module 'kyberBD' (296#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/synth/kyberBD.vhd:2274]
INFO: [Synth 8-256] done synthesizing module 'kyberBD_wrapper' (297#1) [C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/hdl/kyberBD_wrapper.vhd:40]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[31]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[30]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[29]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[28]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[27]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[26]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[25]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[24]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[23]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[22]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[21]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[20]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[19]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[18]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[17]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[16]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[15]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[14]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[13]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[12]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[11]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[10]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[9]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[8]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[7]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[6]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[5]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[4]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[3]
WARNING: [Synth 8-3331] design timer2_v1_0 has unconnected port control[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1 has unconnected port DINB[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:31 ; elapsed = 00:05:38 . Memory (MB): peak = 1784.035 ; gain = 1160.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:38 ; elapsed = 00:05:45 . Memory (MB): peak = 1784.035 ; gain = 1160.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:38 ; elapsed = 00:05:45 . Memory (MB): peak = 1784.035 ; gain = 1160.910
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 640 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/kyberBD_processing_system7_0_0.xdc] for cell 'kyberBD_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/kyberBD_processing_system7_0_0.xdc] for cell 'kyberBD_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_processing_system7_0_0/kyberBD_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kyberBD_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kyberBD_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/kyberBD_proc_sys_reset_0_0_board.xdc] for cell 'kyberBD_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/kyberBD_proc_sys_reset_0_0_board.xdc] for cell 'kyberBD_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/kyberBD_proc_sys_reset_0_0.xdc] for cell 'kyberBD_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_proc_sys_reset_0_0/kyberBD_proc_sys_reset_0_0.xdc] for cell 'kyberBD_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/kyberBD_axi_gpio_0_0_board.xdc] for cell 'kyberBD_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/kyberBD_axi_gpio_0_0_board.xdc] for cell 'kyberBD_i/axi_gpio_0/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/kyberBD_axi_gpio_0_0.xdc] for cell 'kyberBD_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_0_0/kyberBD_axi_gpio_0_0.xdc] for cell 'kyberBD_i/axi_gpio_0/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/kyberBD_axi_gpio_1_0_board.xdc] for cell 'kyberBD_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/kyberBD_axi_gpio_1_0_board.xdc] for cell 'kyberBD_i/axi_gpio_1/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/kyberBD_axi_gpio_1_0.xdc] for cell 'kyberBD_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_1_0/kyberBD_axi_gpio_1_0.xdc] for cell 'kyberBD_i/axi_gpio_1/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/kyberBD_axi_gpio_2_0_board.xdc] for cell 'kyberBD_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/kyberBD_axi_gpio_2_0_board.xdc] for cell 'kyberBD_i/axi_gpio_2/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/kyberBD_axi_gpio_2_0.xdc] for cell 'kyberBD_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_2_0/kyberBD_axi_gpio_2_0.xdc] for cell 'kyberBD_i/axi_gpio_2/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/kyberBD_axi_gpio_3_0_board.xdc] for cell 'kyberBD_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/kyberBD_axi_gpio_3_0_board.xdc] for cell 'kyberBD_i/axi_gpio_3/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/kyberBD_axi_gpio_3_0.xdc] for cell 'kyberBD_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_3_0/kyberBD_axi_gpio_3_0.xdc] for cell 'kyberBD_i/axi_gpio_3/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/kyberBD_axi_gpio_4_0_board.xdc] for cell 'kyberBD_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/kyberBD_axi_gpio_4_0_board.xdc] for cell 'kyberBD_i/axi_gpio_4/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/kyberBD_axi_gpio_4_0.xdc] for cell 'kyberBD_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_4_0/kyberBD_axi_gpio_4_0.xdc] for cell 'kyberBD_i/axi_gpio_4/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_dma_0_0/kyberBD_axi_dma_0_0.xdc] for cell 'kyberBD_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_dma_0_0/kyberBD_axi_dma_0_0.xdc] for cell 'kyberBD_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_dma_0_0/kyberBD_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kyberBD_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kyberBD_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_1/bd_fc8e_psr_aclk_0_board.xdc] for cell 'kyberBD_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_1/bd_fc8e_psr_aclk_0_board.xdc] for cell 'kyberBD_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_1/bd_fc8e_psr_aclk_0.xdc] for cell 'kyberBD_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_smc_0/bd_0/ip/ip_1/bd_fc8e_psr_aclk_0.xdc] for cell 'kyberBD_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_5_0/kyberBD_axi_gpio_5_0_board.xdc] for cell 'kyberBD_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_5_0/kyberBD_axi_gpio_5_0_board.xdc] for cell 'kyberBD_i/axi_gpio_5/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_5_0/kyberBD_axi_gpio_5_0.xdc] for cell 'kyberBD_i/axi_gpio_5/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_gpio_5_0/kyberBD_axi_gpio_5_0.xdc] for cell 'kyberBD_i/axi_gpio_5/U0'
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'kyberBD_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'kyberBD_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kyberBD_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kyberBD_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_dma_0_0/kyberBD_axi_dma_0_0_clocks.xdc] for cell 'kyberBD_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ip/kyberBD_axi_dma_0_0/kyberBD_axi_dma_0_0_clocks.xdc] for cell 'kyberBD_i/axi_dma_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'kyberBD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'kyberBD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'kyberBD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'kyberBD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'kyberBD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'kyberBD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kyberBD_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kyberBD_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'kyberBD_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kyberBD_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kyberBD_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2114.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 597 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 100 instances
  CFGLUT5 => SRLC32E: 15 instances
  FDR => FDRE: 480 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:58 ; elapsed = 00:07:03 . Memory (MB): peak = 2115.266 ; gain = 1492.141
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2193]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2965]
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12425]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:21645]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18758]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18182]
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:14021]
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:18893]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "rc" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 's_data_integer_split_reg[0]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/6b7a/hdl/montgomery_reduction_v1_0.vhd:109]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:597]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:559]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:597]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:560]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[17]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[16]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[15]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[14]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[13]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[12]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[11]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[10]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
WARNING: [Synth 8-3936] Found unconnected internal register 's_bram_read_dob_vec_reg[9]' and it is trimmed from '32' to '16' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/b618/src/polyvec_basemul_acc_montgomery_v1_0.vhd:243]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/7acd/hdl/polyvec_invntt_v1_0.vhd:300]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a621/hdl/polyvec_ntt_v1_0.vhd:292]
INFO: [Synth 8-4471] merging register 's_valid_out_upper_barrett_reg' into 's_valid_out_lower_barrett_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/a89a/hdl/polyvec_reduce_v1_0.vhd:205]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-3971] The signal "true_dual_bram:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:52 ; elapsed = 00:08:01 . Memory (MB): peak = 2115.266 ; gain = 1492.141
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall           |          21|      6610|
|2     |sc_exit_v1_0_8_axi3_conv__GC0          |           1|      4814|
|3     |sc_exit_v1_0_8_splitter__GC0           |           1|        18|
|4     |sc_exit_v1_0_8_top__GC0                |           1|       537|
|5     |sc_mmu_v1_0_7_top__GC0                 |           1|      2086|
|6     |s00_entry_pipeline_imp_CY9YQW__GC0     |           1|       250|
|7     |sc_mmu_v1_0_7_top__parameterized0__GC0 |           1|      2086|
|8     |s01_entry_pipeline_imp_1EGLZWC__GC0    |           1|       250|
|9     |bd_fc8e__GC0                           |           1|     10639|
|10    |keccak_f1600_bram_ip_v1_0__GB0         |           1|     45402|
|11    |keccak_f1600_bram_ip_v1_0__GB1         |           1|      9168|
|12    |keccak_f1600_bram_ip_v1_0__GB2         |           1|     11233|
|13    |keccak_f1600_bram_ip_v1_0__GB3         |           1|     16386|
|14    |kyberBD__GCB0                          |           1|     28944|
|15    |kyberBD__GCB1                          |           1|     23153|
|16    |kyberBD__GCB2                          |           1|     15101|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     22 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 12    
	   2 Input     12 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 14    
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 12    
	   3 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 25    
	   4 Input      7 Bit       Adders := 10    
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 134   
	   2 Input      5 Bit       Adders := 15    
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 50    
	   3 Input      4 Bit       Adders := 3     
	   4 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 25    
	   3 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 11    
	   4 Input      2 Bit       Adders := 3     
	   3 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input     13 Bit         XORs := 27    
	   2 Input      1 Bit         XORs := 1816  
	   3 Input      1 Bit         XORs := 1600  
	   5 Input      1 Bit         XORs := 320   
+---Registers : 
	             2178 Bit    Registers := 42    
	             1024 Bit    Registers := 2     
	              512 Bit    Registers := 2     
	              156 Bit    Registers := 2     
	              153 Bit    Registers := 2     
	              138 Bit    Registers := 4     
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               82 Bit    Registers := 9     
	               71 Bit    Registers := 2     
	               70 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 55    
	               52 Bit    Registers := 5     
	               47 Bit    Registers := 3     
	               40 Bit    Registers := 2     
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 3     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 212   
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 12    
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 344   
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 14    
	                8 Bit    Registers := 30    
	                7 Bit    Registers := 87    
	                6 Bit    Registers := 79    
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 124   
	                3 Bit    Registers := 91    
	                2 Bit    Registers := 80    
	                1 Bit    Registers := 1604  
+---RAMs : 
	              64K Bit         RAMs := 2     
	               4K Bit         RAMs := 2     
	              144 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 21    
	   2 Input    512 Bit        Muxes := 2     
	   2 Input    153 Bit        Muxes := 2     
	   2 Input    138 Bit        Muxes := 2     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 130   
	  25 Input     64 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 3     
	   2 Input     47 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 44    
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 7     
	   3 Input     22 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 67    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 13    
	   2 Input     14 Bit        Muxes := 4     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 26    
	   8 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 32    
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 49    
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 45    
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 116   
	   5 Input      4 Bit        Muxes := 13    
	   4 Input      4 Bit        Muxes := 14    
	   9 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 14    
	  11 Input      3 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 53    
	  10 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 253   
	   3 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 33    
	   6 Input      1 Bit        Muxes := 141   
	   4 Input      1 Bit        Muxes := 75    
	  10 Input      1 Bit        Muxes := 63    
	   7 Input      1 Bit        Muxes := 45    
	  12 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 823   
	   3 Input      1 Bit        Muxes := 44    
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_exit_v1_0_8_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_transaction_regulator_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_node_v1_0_10_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_pipeline__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	              138 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	              138 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    138 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	              138 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    138 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	              138 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
Module keccak_f1600_mm_core_fast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1600  
	   5 Input      1 Bit         XORs := 320   
	   2 Input      1 Bit         XORs := 1664  
+---Registers : 
	               64 Bit    Registers := 25    
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  25 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 25    
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module keccak_f1600_bram_ip_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 25    
	               32 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 100   
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module barrett_reduce_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module barrett_reduce_v1_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module fqmul_v1_0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fqmul_v1_0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fqmul_v1_0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fqmul_v1_0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module montgomery_reduction_v1_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module montgomery_reduction_v1_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module montgomery_reduction_v1_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module poly_tomont_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module gigantic_mux_v1_0_1_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module gigantic_mux_v1_0_1_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_9_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_9_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_9_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_9_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_9_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_9_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_9_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_9_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     82 Bit        Muxes := 1     
Module ila_v6_2_9_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module polyvec_ntt_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	               16 Bit    Registers := 10    
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                7 Bit    Registers := 33    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 18    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 10    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module signal_multiplexer_v1_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module polyvec_reduce_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module polyvec_invntt_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 16    
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 33    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 17    
	                1 Bit    Registers := 9     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 10    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module polyvec_basemul_acc_montgomery_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 33    
	               16 Bit    Registers := 79    
	               11 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 39    
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
Module true_dual_bram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module true_dual_bram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module brams_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module axi_dma_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module axi_dma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 49    
Module axi_dma_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_register_s2mm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_reg_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_strb_gen2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_sf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     22 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               22 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 40    
+---Muxes : 
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   7 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_ms_strb_set 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_slice 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     22 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_s2mm_realign 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---RAMs : 
	              144 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module axi_datamover_stbs_set_nodre__1 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_stbs_set_nodre 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_dma_mm2s_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_mm2s_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_smple_sm 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module axi_dma_mm2s_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_sofeof_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_dma_s2mm_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_s2mm_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_smple_sm__1 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module axi_dma_s2mm_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_sofeof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module signal_multiplexer_v1_0__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module signal_multiplexer_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 12    
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module montgomery_reduction_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module montgomery_reduction_v1_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module montgomery_reduction_v1_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module fqmul_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fqmul_v1_0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_20_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_crossbar_v2_1_20_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 36    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_gpio__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pselect_f__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_gpio__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pselect_f__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_gpio__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pselect_f__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_gpio__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pselect_f__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module axi_gpio__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pselect_f__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[0]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[1]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[2]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[3]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[4]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[5]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[6]' (FDSE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[7]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[8]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[9]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[10]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[11]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[12]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[13]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[14]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[15]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[0]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[1]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[2]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[3]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[4]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[5]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[6]' (FDSE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[7]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[8]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[9]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[10]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[11]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[12]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[13]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[14]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[15]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[0]' (FDSE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[1]' (FDSE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[2]' (FDSE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kyberBD_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.awsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[4]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[5]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[6]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kyberBD_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.awsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[0]' (FDSE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[1]' (FDSE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[2]' (FDSE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kyberBD_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_rsplitter.arsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[5]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[6]' (FDRE) to 'kyberBD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kyberBD_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_rsplitter.arsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kyberBD_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kyberBD_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'kyberBD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kyberBD_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kyberBD_i/axi_smc/\inst/s01_entry_pipeline/s01_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kyberBD_i/axi_smc/\inst/s01_entry_pipeline/s01_mmu/inst /i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kyberBD_i/axi_smc/\inst/s01_entry_pipeline/s01_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\skid_buffer_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__2:/\m_vector_i_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall__6:/\skid_buffer_reg[91] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP U0/ARG, operation Mode is: (C:0x2000000)+((A:0x4ebf)*B)'.
DSP Report: register U0/t_reg is absorbed into DSP U0/ARG.
DSP Report: operator U0/ARG is absorbed into DSP U0/ARG.
DSP Report: operator U0/t0 is absorbed into DSP U0/ARG.
DSP Report: Generating DSP U0/data_out_reg, operation Mode is: (C'-(A2*(B:0xd01))')'.
DSP Report: register U0/t2_reg is absorbed into DSP U0/data_out_reg.
DSP Report: register U0/data_in_vec_reg[2] is absorbed into DSP U0/data_out_reg.
DSP Report: register U0/data_out_reg is absorbed into DSP U0/data_out_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/data_out_reg.
DSP Report: operator U0/data_out0 is absorbed into DSP U0/data_out_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/data_out_reg.
DSP Report: Generating DSP U0/ARG, operation Mode is: (C:0x2000000)+((A:0x4ebf)*B)'.
DSP Report: register U0/t_reg is absorbed into DSP U0/ARG.
DSP Report: operator U0/ARG is absorbed into DSP U0/ARG.
DSP Report: operator U0/t0 is absorbed into DSP U0/ARG.
DSP Report: Generating DSP U0/data_out_reg, operation Mode is: (C'-(A2*(B:0xd01))')'.
DSP Report: register U0/t2_reg is absorbed into DSP U0/data_out_reg.
DSP Report: register U0/data_in_vec_reg[2] is absorbed into DSP U0/data_out_reg.
DSP Report: register U0/data_out_reg is absorbed into DSP U0/data_out_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/data_out_reg.
DSP Report: operator U0/data_out0 is absorbed into DSP U0/data_out_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/data_out_reg.
DSP Report: Generating DSP U0/data_out_mont_reg, operation Mode is: (A*B)'.
DSP Report: register U0/data_out_mont_reg is absorbed into DSP U0/data_out_mont_reg.
DSP Report: operator U0/data_out_integer is absorbed into DSP U0/data_out_mont_reg.
DSP Report: Generating DSP U0/data_out_mont_reg, operation Mode is: (A*B)'.
DSP Report: register U0/data_out_mont_reg is absorbed into DSP U0/data_out_mont_reg.
DSP Report: operator U0/data_out_integer is absorbed into DSP U0/data_out_mont_reg.
DSP Report: Generating DSP U0/data_out_mont_reg, operation Mode is: (A*B)'.
DSP Report: register U0/data_out_mont_reg is absorbed into DSP U0/data_out_mont_reg.
DSP Report: operator U0/data_out_integer is absorbed into DSP U0/data_out_mont_reg.
DSP Report: Generating DSP U0/data_out_mont_reg, operation Mode is: (A*B)'.
DSP Report: register U0/data_out_mont_reg is absorbed into DSP U0/data_out_mont_reg.
DSP Report: operator U0/data_out_integer is absorbed into DSP U0/data_out_mont_reg.
DSP Report: Generating DSP U0/t_reg, operation Mode is: (A2*(B:0x3f301))'.
DSP Report: register U0/s_data_integer_split_reg[0] is absorbed into DSP U0/t_reg.
DSP Report: register U0/t_reg is absorbed into DSP U0/t_reg.
DSP Report: operator U0/t0 is absorbed into DSP U0/t_reg.
DSP Report: Generating DSP U0/t3_reg, operation Mode is: (C'-(A*(B:0xd01))')'.
DSP Report: register U0/s_data_integer_reg[2] is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t2_reg is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t20 is absorbed into DSP U0/t3_reg.
DSP Report: Generating DSP U0/t_reg, operation Mode is: (A2*(B:0x3f301))'.
DSP Report: register U0/s_data_integer_split_reg[0] is absorbed into DSP U0/t_reg.
DSP Report: register U0/t_reg is absorbed into DSP U0/t_reg.
DSP Report: operator U0/t0 is absorbed into DSP U0/t_reg.
DSP Report: Generating DSP U0/t3_reg, operation Mode is: (C'-(A*(B:0xd01))')'.
DSP Report: register U0/s_data_integer_reg[2] is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t2_reg is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t20 is absorbed into DSP U0/t3_reg.
DSP Report: Generating DSP U0/t_reg, operation Mode is: (A2*(B:0x3f301))'.
DSP Report: register U0/s_data_integer_split_reg[0] is absorbed into DSP U0/t_reg.
DSP Report: register U0/t_reg is absorbed into DSP U0/t_reg.
DSP Report: operator U0/t0 is absorbed into DSP U0/t_reg.
DSP Report: Generating DSP U0/t3_reg, operation Mode is: (C'-(A*(B:0xd01))')'.
DSP Report: register U0/s_data_integer_reg[2] is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t2_reg is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t20 is absorbed into DSP U0/t3_reg.
DSP Report: Generating DSP U0/s_do_lower_mont_reg, operation Mode is: (A2*(B:0x549))'.
DSP Report: register U0/s_bram_doa_reg is absorbed into DSP U0/s_do_lower_mont_reg.
DSP Report: register U0/s_do_lower_mont_reg is absorbed into DSP U0/s_do_lower_mont_reg.
DSP Report: operator U0/s_do_lower_mont0 is absorbed into DSP U0/s_do_lower_mont_reg.
DSP Report: Generating DSP U0/s_do_upper_mont_reg, operation Mode is: (A2*(B:0x549))'.
DSP Report: register U0/s_do_upper_mont_reg is absorbed into DSP U0/s_do_upper_mont_reg.
DSP Report: register U0/s_do_upper_mont_reg is absorbed into DSP U0/s_do_upper_mont_reg.
DSP Report: operator U0/s_do_upper_mont0 is absorbed into DSP U0/s_do_upper_mont_reg.
INFO: [Synth 8-4471] merging register 'reg_5/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'reg_86/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'reg_88c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE_MU1.MU_STATUS[0].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[1].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[2].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[4].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[5].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[6].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[7].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[8].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[9].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'N_DDR_MODE.PROBE_STATUS[10].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'CNT_WIDTH_STATUS[0].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'CNT_WIDTH_STATUS[1].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'CNT_WIDTH_STATUS[2].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'CNT_WIDTH_STATUS[3].cnt_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/122e/hdl/xsdbs_v1_0_vl_rfs.v:47]
INFO: [Synth 8-4471] merging register 'ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9:0]' into 'ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/1b7e/hdl/ltlib_v1_0_vl_rfs.v:711]
INFO: [Synth 8-5544] ROM "U0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'U0/s_valid5_reg' into 'U0/s_valid4_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:96]
INFO: [Synth 8-4471] merging register 'U0/s_valid4_reg' into 'U0/s_en5_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:95]
INFO: [Synth 8-4471] merging register 'U0/s_en4_reg' into 'U0/s_en5_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:88]
INFO: [Synth 8-4471] merging register 'U0/s_data5_reg[15:0]' into 'U0/s_data4_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:103]
INFO: [Synth 8-4471] merging register 'U0/s_data0b_reg[15:0]' into 'U0/s_data4_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:105]
INFO: [Synth 8-4471] merging register 'U0/s_data1b_reg[15:0]' into 'U0/s_data4_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:106]
INFO: [Synth 8-4471] merging register 'U0/s_data2b_reg[15:0]' into 'U0/s_data4_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:107]
INFO: [Synth 8-4471] merging register 'U0/s_data3b_reg[15:0]' into 'U0/s_data4_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:108]
INFO: [Synth 8-4471] merging register 'U0/s_data4b_reg[15:0]' into 'U0/s_data4_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:109]
INFO: [Synth 8-4471] merging register 'U0/s_data5b_reg[15:0]' into 'U0/s_data4_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:110]
INFO: [Synth 8-4471] merging register 'U0/s_valid5_reg' into 'U0/s_valid4_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:96]
INFO: [Synth 8-4471] merging register 'U0/s_valid4_reg' into 'U0/s_en5_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:95]
INFO: [Synth 8-4471] merging register 'U0/s_en4_reg' into 'U0/s_en5_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:88]
INFO: [Synth 8-4471] merging register 'U0/s_data5_reg[15:0]' into 'U0/s_data4_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:103]
INFO: [Synth 8-4471] merging register 'U0/s_data0b_reg[15:0]' into 'U0/s_data4_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:105]
INFO: [Synth 8-4471] merging register 'U0/s_data1b_reg[15:0]' into 'U0/s_data4_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:106]
INFO: [Synth 8-4471] merging register 'U0/s_data2b_reg[15:0]' into 'U0/s_data4_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:107]
INFO: [Synth 8-4471] merging register 'U0/s_data3b_reg[15:0]' into 'U0/s_data4_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:108]
INFO: [Synth 8-4471] merging register 'U0/s_data4b_reg[15:0]' into 'U0/s_data4_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:109]
INFO: [Synth 8-4471] merging register 'U0/s_data5b_reg[15:0]' into 'U0/s_data4_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:110]
INFO: [Synth 8-4471] merging register 'U0/s_valid2_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:93]
INFO: [Synth 8-4471] merging register 'U0/s_valid3_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:94]
INFO: [Synth 8-4471] merging register 'U0/s_valid4_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:95]
INFO: [Synth 8-4471] merging register 'U0/s_valid5_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:96]
INFO: [Synth 8-4471] merging register 'U0/s_en5_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:89]
INFO: [Synth 8-4471] merging register 'U0/s_en4_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:88]
INFO: [Synth 8-4471] merging register 'U0/s_en3_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:87]
INFO: [Synth 8-4471] merging register 'U0/s_en2_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:86]
INFO: [Synth 8-4471] merging register 'U0/s_en1_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:85]
INFO: [Synth 8-4471] merging register 'U0/s_data2_reg[15:0]' into 'U0/s_data1_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:100]
INFO: [Synth 8-4471] merging register 'U0/s_data3_reg[15:0]' into 'U0/s_data1_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:101]
INFO: [Synth 8-4471] merging register 'U0/s_data4_reg[15:0]' into 'U0/s_data1_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:102]
INFO: [Synth 8-4471] merging register 'U0/s_data5_reg[15:0]' into 'U0/s_data1_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:103]
INFO: [Synth 8-4471] merging register 'U0/s_data1b_reg[15:0]' into 'U0/s_data1_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:106]
INFO: [Synth 8-4471] merging register 'U0/s_data2b_reg[15:0]' into 'U0/s_data1_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:107]
INFO: [Synth 8-4471] merging register 'U0/s_data3b_reg[15:0]' into 'U0/s_data1_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:108]
INFO: [Synth 8-4471] merging register 'U0/s_data4b_reg[15:0]' into 'U0/s_data1_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:109]
INFO: [Synth 8-4471] merging register 'U0/s_data5b_reg[15:0]' into 'U0/s_data1_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:110]
INFO: [Synth 8-4471] merging register 'U0/s_valid2_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:93]
INFO: [Synth 8-4471] merging register 'U0/s_valid3_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:94]
INFO: [Synth 8-4471] merging register 'U0/s_valid4_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:95]
INFO: [Synth 8-4471] merging register 'U0/s_valid5_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:96]
INFO: [Synth 8-4471] merging register 'U0/s_en5_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:89]
INFO: [Synth 8-4471] merging register 'U0/s_en4_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:88]
INFO: [Synth 8-4471] merging register 'U0/s_en3_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:87]
INFO: [Synth 8-4471] merging register 'U0/s_en2_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:86]
INFO: [Synth 8-4471] merging register 'U0/s_en1_reg' into 'U0/s_valid1_reg' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:85]
INFO: [Synth 8-4471] merging register 'U0/s_data2_reg[15:0]' into 'U0/s_data1_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:100]
INFO: [Synth 8-4471] merging register 'U0/s_data3_reg[15:0]' into 'U0/s_data1_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:101]
INFO: [Synth 8-4471] merging register 'U0/s_data4_reg[15:0]' into 'U0/s_data1_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:102]
INFO: [Synth 8-4471] merging register 'U0/s_data5_reg[15:0]' into 'U0/s_data1_reg[15:0]' [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/9555/hdl/signal_multiplexer_v1_0.vhd:103]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "U0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:12136]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:12136]
INFO: [Synth 8-3971] The signal "dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst0/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst1/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 39 bits, new ram width 38 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_dma.
DSP Report: Generating DSP U0/t_reg, operation Mode is: (A2*(B:0x3f301))'.
DSP Report: register U0/s_data_integer_split_reg[0] is absorbed into DSP U0/t_reg.
DSP Report: register U0/t_reg is absorbed into DSP U0/t_reg.
DSP Report: operator U0/t0 is absorbed into DSP U0/t_reg.
DSP Report: Generating DSP U0/t3_reg, operation Mode is: (C'-(A*(B:0xd01))')'.
DSP Report: register U0/s_data_integer_reg[2] is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t2_reg is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t20 is absorbed into DSP U0/t3_reg.
DSP Report: Generating DSP U0/t_reg, operation Mode is: (A2*(B:0x3f301))'.
DSP Report: register U0/s_data_integer_split_reg[0] is absorbed into DSP U0/t_reg.
DSP Report: register U0/t_reg is absorbed into DSP U0/t_reg.
DSP Report: operator U0/t0 is absorbed into DSP U0/t_reg.
DSP Report: Generating DSP U0/t3_reg, operation Mode is: (C'-(A*(B:0xd01))')'.
DSP Report: register U0/s_data_integer_reg[2] is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t2_reg is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t20 is absorbed into DSP U0/t3_reg.
DSP Report: Generating DSP U0/t_reg, operation Mode is: (A2*(B:0x3f301))'.
DSP Report: register U0/s_data_integer_split_reg[0] is absorbed into DSP U0/t_reg.
DSP Report: register U0/t_reg is absorbed into DSP U0/t_reg.
DSP Report: operator U0/t0 is absorbed into DSP U0/t_reg.
DSP Report: Generating DSP U0/t3_reg, operation Mode is: (C'-(A*(B:0xd01))')'.
DSP Report: register U0/s_data_integer_reg[2] is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t3_reg is absorbed into DSP U0/t3_reg.
DSP Report: register U0/t2_reg is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t30 is absorbed into DSP U0/t3_reg.
DSP Report: operator U0/t20 is absorbed into DSP U0/t3_reg.
DSP Report: Generating DSP U0/data_out_mont_reg, operation Mode is: (A*B)'.
DSP Report: register U0/data_out_mont_reg is absorbed into DSP U0/data_out_mont_reg.
DSP Report: operator U0/data_out_integer is absorbed into DSP U0/data_out_mont_reg.
DSP Report: Generating DSP U0/data_out_mont_reg, operation Mode is: (A*B)'.
DSP Report: register U0/data_out_mont_reg is absorbed into DSP U0/data_out_mont_reg.
DSP Report: operator U0/data_out_integer is absorbed into DSP U0/data_out_mont_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized5.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:25 ; elapsed = 00:09:35 . Memory (MB): peak = 2115.266 ; gain = 1492.141
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------------+------------+---------------+----------------+
|Module Name                         | RTL Object | Depth x Width | Implemented As | 
+------------------------------------+------------+---------------+----------------+
|polyvec_basemul_acc_montgomery_v1_0 | p_0_out    | 64x12         | LUT            | 
|polyvec_ntt_v1_0                    | p_0_out    | 128x12        | LUT            | 
+------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|true_dual_bram:                  | RAM_reg                          | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|true_dual_bram:                  | RAM_reg                          | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26    | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26    | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                 | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 6               | RAM32M x 1     | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                 | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 52              | RAM32M x 9     | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 70              | RAM32M x 12    | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 138             | RAM32M x 23    | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 70              | RAM32M x 12    | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 138             | RAM32M x 23    | 
|\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 24              | RAM32M x 4     | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                 | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 52              | RAM32M x 9     | 
|axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 16 x 9               | RAM32M x 2     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+--------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|barrett_reduce_v1_0       | (C:0x2000000)+((A:0x4ebf)*B)' | 16     | 16     | 27     | -      | 32     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|barrett_reduce_v1_0       | (C'-(A2*(B:0xd01))')'         | 16     | 13     | 16     | -      | 16     | 1    | 0    | 1    | -    | -     | 1    | 1    | 
|barrett_reduce_v1_0       | (C:0x2000000)+((A:0x4ebf)*B)' | 16     | 16     | 27     | -      | 32     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|barrett_reduce_v1_0       | (C'-(A2*(B:0xd01))')'         | 16     | 13     | 16     | -      | 16     | 1    | 0    | 1    | -    | -     | 1    | 1    | 
|fqmul_v1_0                | (A*B)'                        | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fqmul_v1_0                | (A*B)'                        | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fqmul_v1_0                | (A*B)'                        | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fqmul_v1_0                | (A*B)'                        | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|montgomery_reduction_v1_0 | (A2*(B:0x3f301))'             | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|montgomery_reduction_v1_0 | (C'-(A*(B:0xd01))')'          | 16     | 13     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|montgomery_reduction_v1_0 | (A2*(B:0x3f301))'             | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|montgomery_reduction_v1_0 | (C'-(A*(B:0xd01))')'          | 16     | 13     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|montgomery_reduction_v1_0 | (A2*(B:0x3f301))'             | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|montgomery_reduction_v1_0 | (C'-(A*(B:0xd01))')'          | 16     | 13     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|poly_tomont_v1_0          | (A2*(B:0x549))'               | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|poly_tomont_v1_0          | (A2*(B:0x549))'               | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|montgomery_reduction_v1_0 | (A2*(B:0x3f301))'             | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|montgomery_reduction_v1_0 | (C'-(A*(B:0xd01))')'          | 16     | 13     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|montgomery_reduction_v1_0 | (A2*(B:0x3f301))'             | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|montgomery_reduction_v1_0 | (C'-(A*(B:0xd01))')'          | 16     | 13     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|montgomery_reduction_v1_0 | (A2*(B:0x3f301))'             | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|montgomery_reduction_v1_0 | (C'-(A*(B:0xd01))')'          | 16     | 13     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|fqmul_v1_0                | (A*B)'                        | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|fqmul_v1_0                | (A*B)'                        | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+--------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/polyvec_invntt_0/U0/s_coeff0_to_fqmul00/U0/s_idx_zeta_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/brams_core_insti_0/U0/brams_core_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/brams_core_insti_0/U0/brams_core_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/brams_core_insti_0/U0/brams_core_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/brams_core_insti_0/U0/brams_core_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/brams_core_insti_1/U0/brams_core_inst/true_dual_bram_inst1/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/brams_core_insti_1/U0/brams_core_inst/true_dual_bram_inst1/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/brams_core_insti_1/U0/brams_core_inst/true_dual_bram_inst1/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/brams_core_insti_1/U0/brams_core_inst/true_dual_bram_inst1/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall           |           1|       342|
|2     |sc_exit_v1_0_8_axi3_conv__GC0          |           1|       930|
|3     |sc_exit_v1_0_8_splitter__GC0           |           1|        19|
|4     |sc_exit_v1_0_8_top__GC0                |           1|       237|
|5     |sc_mmu_v1_0_7_top__GC0                 |           1|       292|
|6     |s00_entry_pipeline_imp_CY9YQW__GC0     |           1|        27|
|7     |sc_mmu_v1_0_7_top__parameterized0__GC0 |           1|       277|
|8     |s01_entry_pipeline_imp_1EGLZWC__GC0    |           1|       200|
|9     |bd_fc8e__GC0                           |           1|      8102|
|10    |keccak_f1600_bram_ip_v1_0__GB0         |           1|     15293|
|11    |keccak_f1600_bram_ip_v1_0__GB1         |           1|       192|
|12    |keccak_f1600_bram_ip_v1_0__GB2         |           1|       217|
|13    |keccak_f1600_bram_ip_v1_0__GB3         |           1|      1487|
|14    |kyberBD__GCB0                          |           1|     11515|
|15    |kyberBD__GCB1                          |           1|     14325|
|16    |kyberBD__GCB2                          |           1|      6443|
|17    |sc_util_v1_0_4_axi_reg_stall__1        |           1|       377|
|18    |sc_util_v1_0_4_axi_reg_stall__2        |           2|       292|
|19    |sc_util_v1_0_4_axi_reg_stall__3        |           2|       232|
|20    |sc_util_v1_0_4_axi_reg_stall__4        |           2|       222|
|21    |sc_util_v1_0_4_axi_reg_stall__5        |           1|        57|
|22    |sc_util_v1_0_4_axi_reg_stall__6        |           2|       334|
|23    |sc_util_v1_0_4_axi_reg_stall__7        |           1|        41|
|24    |sc_util_v1_0_4_axi_reg_stall__8        |           2|       332|
|25    |sc_util_v1_0_4_axi_reg_stall__9        |           1|        30|
|26    |sc_util_v1_0_4_axi_reg_stall__10       |           1|        30|
|27    |sc_util_v1_0_4_axi_reg_stall__11       |           1|        28|
|28    |sc_util_v1_0_4_axi_reg_stall__12       |           1|        41|
|29    |sc_util_v1_0_4_axi_reg_stall__13       |           1|        30|
|30    |sc_util_v1_0_4_axi_reg_stall__14       |           1|        28|
|31    |sc_util_v1_0_4_axi_reg_stall__15       |           1|        57|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:02 ; elapsed = 00:10:13 . Memory (MB): peak = 2115.266 ; gain = 1492.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:22 ; elapsed = 00:10:33 . Memory (MB): peak = 2115.266 ; gain = 1492.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|true_dual_bram:                  | RAM_reg                          | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|true_dual_bram:                  | RAM_reg                          | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26    | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26    | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                 | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 6               | RAM32M x 1     | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                 | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 52              | RAM32M x 9     | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 70              | RAM32M x 12    | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 138             | RAM32M x 23    | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 70              | RAM32M x 12    | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 138             | RAM32M x 23    | 
|\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 24              | RAM32M x 4     | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                 | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 52              | RAM32M x 9     | 
|axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 16 x 9               | RAM32M x 2     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall           |           1|       342|
|2     |sc_exit_v1_0_8_axi3_conv__GC0          |           1|       930|
|3     |sc_exit_v1_0_8_splitter__GC0           |           1|        19|
|4     |sc_exit_v1_0_8_top__GC0                |           1|       237|
|5     |sc_mmu_v1_0_7_top__GC0                 |           1|       292|
|6     |s00_entry_pipeline_imp_CY9YQW__GC0     |           1|        27|
|7     |sc_mmu_v1_0_7_top__parameterized0__GC0 |           1|       277|
|8     |s01_entry_pipeline_imp_1EGLZWC__GC0    |           1|       200|
|9     |bd_fc8e__GC0                           |           1|      8102|
|10    |keccak_f1600_bram_ip_v1_0__GB0         |           1|     15293|
|11    |keccak_f1600_bram_ip_v1_0__GB1         |           1|       192|
|12    |keccak_f1600_bram_ip_v1_0__GB2         |           1|       217|
|13    |keccak_f1600_bram_ip_v1_0__GB3         |           1|      1487|
|14    |kyberBD__GCB0                          |           1|     11515|
|15    |kyberBD__GCB1                          |           1|     14298|
|16    |kyberBD__GCB2                          |           1|      6443|
|17    |sc_util_v1_0_4_axi_reg_stall__1        |           1|       377|
|18    |sc_util_v1_0_4_axi_reg_stall__2        |           2|       292|
|19    |sc_util_v1_0_4_axi_reg_stall__3        |           2|       232|
|20    |sc_util_v1_0_4_axi_reg_stall__4        |           2|       222|
|21    |sc_util_v1_0_4_axi_reg_stall__5        |           1|        57|
|22    |sc_util_v1_0_4_axi_reg_stall__6        |           2|       334|
|23    |sc_util_v1_0_4_axi_reg_stall__7        |           1|        41|
|24    |sc_util_v1_0_4_axi_reg_stall__8        |           2|       332|
|25    |sc_util_v1_0_4_axi_reg_stall__9        |           1|        30|
|26    |sc_util_v1_0_4_axi_reg_stall__10       |           1|        30|
|27    |sc_util_v1_0_4_axi_reg_stall__11       |           1|        28|
|28    |sc_util_v1_0_4_axi_reg_stall__12       |           1|        41|
|29    |sc_util_v1_0_4_axi_reg_stall__13       |           1|        30|
|30    |sc_util_v1_0_4_axi_reg_stall__14       |           1|        28|
|31    |sc_util_v1_0_4_axi_reg_stall__15       |           1|        57|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/polyvec_invntt_0/U0/s_idx_zeta_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst1/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst1/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst1/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/i_1/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst1/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:55 ; elapsed = 00:11:20 . Memory (MB): peak = 2115.266 ; gain = 1492.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall           |           1|       187|
|2     |sc_exit_v1_0_8_axi3_conv__GC0          |           1|       568|
|3     |sc_exit_v1_0_8_splitter__GC0           |           1|        16|
|4     |sc_exit_v1_0_8_top__GC0                |           1|       137|
|5     |sc_mmu_v1_0_7_top__GC0                 |           1|       154|
|6     |s00_entry_pipeline_imp_CY9YQW__GC0     |           1|        11|
|7     |sc_mmu_v1_0_7_top__parameterized0__GC0 |           1|       128|
|8     |s01_entry_pipeline_imp_1EGLZWC__GC0    |           1|       106|
|9     |bd_fc8e__GC0                           |           1|      3073|
|10    |keccak_f1600_bram_ip_v1_0__GB0         |           1|      8152|
|11    |keccak_f1600_bram_ip_v1_0__GB1         |           1|        72|
|12    |keccak_f1600_bram_ip_v1_0__GB2         |           1|        82|
|13    |keccak_f1600_bram_ip_v1_0__GB3         |           1|       729|
|14    |kyberBD__GCB0                          |           1|      6654|
|15    |kyberBD__GCB1                          |           1|      8610|
|16    |kyberBD__GCB2                          |           1|      3614|
|17    |sc_util_v1_0_4_axi_reg_stall__1        |           1|       208|
|18    |sc_util_v1_0_4_axi_reg_stall__2        |           1|       157|
|19    |sc_util_v1_0_4_axi_reg_stall__3        |           1|       121|
|20    |sc_util_v1_0_4_axi_reg_stall__4        |           1|       115|
|21    |sc_util_v1_0_4_axi_reg_stall__5        |           1|        17|
|22    |sc_util_v1_0_4_axi_reg_stall__6        |           1|       182|
|23    |sc_util_v1_0_4_axi_reg_stall__7        |           1|         9|
|24    |sc_util_v1_0_4_axi_reg_stall__8        |           1|       181|
|25    |sc_util_v1_0_4_axi_reg_stall__9        |           1|         6|
|26    |sc_util_v1_0_4_axi_reg_stall__10       |           1|         6|
|27    |sc_util_v1_0_4_axi_reg_stall__11       |           1|         6|
|28    |sc_util_v1_0_4_axi_reg_stall__12       |           1|         9|
|29    |sc_util_v1_0_4_axi_reg_stall__13       |           1|         6|
|30    |sc_util_v1_0_4_axi_reg_stall__14       |           1|         6|
|31    |sc_util_v1_0_4_axi_reg_stall__15       |           1|        17|
|32    |sc_util_v1_0_4_axi_reg_stall__16       |           1|       157|
|33    |sc_util_v1_0_4_axi_reg_stall__17       |           1|       121|
|34    |sc_util_v1_0_4_axi_reg_stall__18       |           1|       115|
|35    |sc_util_v1_0_4_axi_reg_stall__19       |           1|       182|
|36    |sc_util_v1_0_4_axi_reg_stall__20       |           1|       181|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/polyvec_invntt_0/U0/s_idx_zeta_reg[3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst1/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst1/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst1/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance kyberBD_i/dual_bram_axis_0/U0/brams_core_inst/true_dual_bram_inst1/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U0:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:08 ; elapsed = 00:11:35 . Memory (MB): peak = 2115.266 ; gain = 1492.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:09 ; elapsed = 00:11:35 . Memory (MB): peak = 2115.266 ; gain = 1492.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:16 ; elapsed = 00:11:42 . Memory (MB): peak = 2115.266 ; gain = 1492.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:16 ; elapsed = 00:11:42 . Memory (MB): peak = 2115.266 ; gain = 1492.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:18 ; elapsed = 00:11:44 . Memory (MB): peak = 2115.266 ; gain = 1492.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:18 ; elapsed = 00:11:44 . Memory (MB): peak = 2115.266 ; gain = 1492.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                      | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|kyberBD_barrett_reduce_0_0       | U0/s_valid_out_reg                                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_barrett_reduce_0_1       | U0/s_valid_out_reg                                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_montgomery_reduction_0_0 | U0/s_valid_out_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_montgomery_reduction_0_1 | U0/s_valid_out_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_montgomery_reduction_0_2 | U0/s_valid_out_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_9_ila                   | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_9_ila                   | ila_core_inst/shifted_data_in_reg[8][81]                                         | 9      | 82    | NO           | NO                 | YES               | 82     | 0       | 
|ila_v6_2_9_ila                   | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_9_ila                   | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_polyvec_ntt_0_0          | U0/s_bram_dob_vec_reg[9][31]                                                     | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|kyberBD_polyvec_ntt_0_0          | U0/s_kyber_k_it_reg[13][2]                                                       | 12     | 3     | YES          | NO                 | YES               | 3      | 0       | 
|kyberBD_polyvec_ntt_0_0          | U0/s_length_reg[13][6]                                                           | 13     | 7     | YES          | NO                 | YES               | 7      | 0       | 
|kyberBD_polyvec_ntt_0_0          | U0/s_j_reg[13][6]                                                                | 13     | 7     | YES          | NO                 | YES               | 7      | 0       | 
|kyberBD_polyvec_invntt_0_0       | U0/s_valid0_from_barrett_reg[3]                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_polyvec_invntt_0_0       | U0/s_valid1_from_barrett_reg[3]                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_polyvec_invntt_0_0       | U0/s_data0_from_barrett_reg[3][15]                                               | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_invntt_0_0       | U0/s_data1_from_barrett_reg[3][15]                                               | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_invntt_0_0       | U0/s_kyber_k_it_reg[13][2]                                                       | 12     | 3     | YES          | NO                 | YES               | 3      | 0       | 
|kyberBD_polyvec_invntt_0_0       | U0/s_length_reg[13][6]                                                           | 13     | 7     | YES          | NO                 | YES               | 7      | 0       | 
|kyberBD_polyvec_invntt_0_0       | U0/s_j_reg[13][6]                                                                | 13     | 7     | YES          | NO                 | YES               | 7      | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_fqmul1_vec_reg[8][15]                                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_fqmul2_vec_reg[8][15]                                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_fqmul0_vec_reg[8][15]                                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_fqmul4_vec_reg[8][15]                                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_fqmul5_vec_reg[8][15]                                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_fqmul3_vec_reg[8][15]                                                       | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_bram_read_doa_vec_reg[8][15]                                                | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_bram_read_doa_vec_reg[17][31]                                               | 18     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_bram_read_dob_vec_reg[8][31]                                                | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_bram_read_dob_vec_reg[17][15]                                               | 18     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|kyberBD_polyvec_basemul_acc_0_1  | U0/s_iteration_reg[7][2]                                                         | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|kyberBD_montgomery_reduction_0_5 | U0/s_valid_out_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_montgomery_reduction_0_4 | U0/s_valid_out_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|kyberBD_montgomery_reduction_0_3 | U0/s_valid_out_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3]  | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]  | 29     | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[5]  | 29     | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 27     | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[3]  | 33     | 33         | 33     | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[15] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__8     | memory_reg[3]             | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__9     | memory_reg[3]             | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__10    | memory_reg[31]            | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__11    | memory_reg[31]            | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__12    | shift_reg_reg             | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   283|
|4     |CFGLUT5    |   115|
|5     |DSP48E1_1  |     2|
|6     |DSP48E1_4  |     6|
|7     |DSP48E1_5  |     8|
|8     |DSP48E1_6  |     8|
|9     |LUT1       |   445|
|10    |LUT2       |  1091|
|11    |LUT3       |  3446|
|12    |LUT4       |  1753|
|13    |LUT5       |  2706|
|14    |LUT6       |  4645|
|15    |MUXF7      |    34|
|16    |PS7        |     1|
|17    |RAM16X1D   |     2|
|18    |RAM32M     |   164|
|19    |RAM32X1D   |     5|
|20    |RAMB18E1   |     1|
|21    |RAMB18E1_1 |     1|
|22    |RAMB36E1   |     2|
|23    |RAMB36E1_1 |     4|
|24    |RAMB36E1_3 |     2|
|25    |SRL16      |     2|
|26    |SRL16E     |   563|
|27    |SRLC16E    |     2|
|28    |SRLC32E    |    96|
|29    |FDR        |   184|
|30    |FDRE       | 15265|
|31    |FDSE       |   312|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                                            |Module                                                         |Cells |
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                                                 |                                                               | 31279|
|2     |  kyberBD_i                                                                                         |kyberBD                                                        | 31279|
|3     |    axi_smc                                                                                         |kyberBD_axi_smc_0                                              |  6014|
|4     |      inst                                                                                          |bd_fc8e                                                        |  6014|
|5     |        clk_map                                                                                     |clk_map_imp_NMMWVK                                             |    41|
|6     |          psr_aclk                                                                                  |bd_fc8e_psr_aclk_0                                             |    41|
|7     |            U0                                                                                      |proc_sys_reset                                                 |    41|
|8     |              EXT_LPF                                                                               |lpf                                                            |     9|
|9     |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync__parameterized3_298                                   |     5|
|10    |              SEQ                                                                                   |sequence_psr_296                                               |    31|
|11    |                SEQ_COUNTER                                                                         |upcnt_n_297                                                    |    13|
|12    |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1C5CHT7                                  |  1669|
|13    |          m00_exit                                                                                  |bd_fc8e_m00e_0                                                 |  1669|
|14    |            inst                                                                                    |sc_exit_v1_0_8_top                                             |  1669|
|15    |              ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_265                               |   157|
|16    |              aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_266                               |   157|
|17    |              b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_267                               |    19|
|18    |              exit_inst                                                                             |sc_exit_v1_0_8_exit                                            |   114|
|19    |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2               |    85|
|20    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_281                                     |     2|
|21    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_282                                     |     2|
|22    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_283                                     |     2|
|23    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_284                                     |     2|
|24    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_285                                     |     2|
|25    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_286                                     |     3|
|26    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_287                                     |     2|
|27    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_288                                     |     2|
|28    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_289                                     |     2|
|29    |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_290                                     |     2|
|30    |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_291                                     |     2|
|31    |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_292                                     |     2|
|32    |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_293                                     |     2|
|33    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_294                                     |     2|
|34    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_295                                     |     2|
|35    |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3               |    28|
|36    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_280                                     |     3|
|37    |              r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_268                               |   122|
|38    |              splitter_inst                                                                         |sc_exit_v1_0_8_splitter                                        |   961|
|39    |                \gen_axi3.splitter_inst                                                             |sc_exit_v1_0_8_axi3_conv                                       |   960|
|40    |                  ar_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_270                               |   295|
|41    |                  aw_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_271                               |   269|
|42    |                  \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo                               |    28|
|43    |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_279                                     |     4|
|44    |                  \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_272                           |    34|
|45    |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_278                                     |     4|
|46    |                  \gen_wsplitter.w_split_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0               |    60|
|47    |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_273                                     |     3|
|48    |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_274                                     |     2|
|49    |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_275                                     |     2|
|50    |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_276                                     |     2|
|51    |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_277                                     |     3|
|52    |              w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_269                               |   120|
|53    |        m00_nodes                                                                                   |m00_nodes_imp_1YE49HJ                                          |  1377|
|54    |          m00_ar_node                                                                               |bd_fc8e_m00arn_0                                               |   332|
|55    |            inst                                                                                    |sc_node_v1_0_10_top                                            |   332|
|56    |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                                     |   314|
|57    |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__1                                |    72|
|58    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                      |    72|
|59    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                              |     4|
|60    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                                |     4|
|61    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_262                     |    14|
|62    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_263                     |    13|
|63    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_264                     |    31|
|64    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__1                |   239|
|65    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1      |   239|
|66    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                              |   183|
|67    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3                                |   183|
|68    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_259                     |    14|
|69    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_260                     |    13|
|70    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_261                     |    21|
|71    |                inst_ingress                                                                        |sc_node_v1_0_10_ingress                                        |     1|
|72    |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_258                                    |     1|
|73    |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                                     |    14|
|74    |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_10_arb_alg_rr_256                                 |     6|
|75    |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_4_counter_257                                     |     7|
|76    |          m00_aw_node                                                                               |bd_fc8e_m00awn_0                                               |   358|
|77    |            inst                                                                                    |sc_node_v1_0_10_top__parameterized0                            |   358|
|78    |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0                     |   315|
|79    |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__2                                |    72|
|80    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2                      |    72|
|81    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__8                                           |     4|
|82    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__8                             |     4|
|83    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_253                     |    14|
|84    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_254                     |    13|
|85    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_255                     |    31|
|86    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                           |   239|
|87    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0                 |   239|
|88    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__2                           |   183|
|89    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3__2                             |   183|
|90    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_250                     |    14|
|91    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_251                     |    13|
|92    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_252                     |    21|
|93    |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized0                        |     2|
|94    |                  inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized3_248                    |     1|
|95    |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_249                                    |     1|
|96    |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0                     |    39|
|97    |                \gen_m_axis_arb_fifo.inst_axis_arb_fifo                                             |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4               |    29|
|98    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_247                                     |     3|
|99    |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_10_arb_alg_rr                                     |     2|
|100   |                \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_4_counter                                         |     7|
|101   |          m00_b_node                                                                                |bd_fc8e_m00bn_0                                                |   183|
|102   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized1                            |   183|
|103   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1                     |   176|
|104   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized1__xdcDup__1                |    80|
|105   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1      |    80|
|106   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                              |    24|
|107   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4                                |    24|
|108   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_244                     |    14|
|109   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_245                     |    13|
|110   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_246                     |    22|
|111   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                           |    77|
|112   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2                 |    77|
|113   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                              |     8|
|114   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5                                |     8|
|115   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_241                     |    14|
|116   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_242                     |    13|
|117   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_243                     |    32|
|118   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized0_240                 |    17|
|119   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_238                 |     3|
|120   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_239                                    |     3|
|121   |          m00_r_node                                                                                |bd_fc8e_m00rn_0                                                |   238|
|122   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized2                            |   238|
|123   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2                     |   231|
|124   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized1                           |    81|
|125   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1                 |    81|
|126   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1__2                           |    24|
|127   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__2                             |    24|
|128   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_235                     |    14|
|129   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_236                     |    13|
|130   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_237                     |    22|
|131   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized3__xdcDup__1                |   131|
|132   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__1      |   131|
|133   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3                              |    62|
|134   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6                                |    62|
|135   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_232                     |    14|
|136   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_233                     |    13|
|137   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_234                     |    32|
|138   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized0                     |    17|
|139   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_230                 |     3|
|140   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_231                                    |     3|
|141   |          m00_w_node                                                                                |bd_fc8e_m00wn_0                                                |   266|
|142   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized3                            |   266|
|143   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3                     |   216|
|144   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__3                                |    72|
|145   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3                      |    72|
|146   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__7                                           |     4|
|147   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__7                             |     4|
|148   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_227                     |    14|
|149   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_228                     |    13|
|150   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_229                     |    31|
|151   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized5__xdcDup__1                |   140|
|152   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1      |   140|
|153   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5                              |    83|
|154   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8                                |    83|
|155   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_224                     |    14|
|156   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_225                     |    13|
|157   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_226                     |    21|
|158   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized3                        |     2|
|159   |                  inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized3                        |     1|
|160   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_223                                    |     1|
|161   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3                     |    46|
|162   |                \gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late          |sc_util_v1_0_4_pipeline_221                                    |     2|
|163   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                     |sc_node_v1_0_10_fifo__parameterized4__xdcDup__1                |    12|
|164   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1      |    12|
|165   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4                              |     2|
|166   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7                                |     2|
|167   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                     |sc_node_v1_0_10_fifo__parameterized4                           |    31|
|168   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized4                 |    31|
|169   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4__2                           |     2|
|170   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7__2                             |     2|
|171   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized3                         |     6|
|172   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized3_222                     |     6|
|173   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized4                         |    11|
|174   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_CY9YQW                                  |   592|
|175   |          s00_mmu                                                                                   |bd_fc8e_s00mmu_0                                               |   581|
|176   |            inst                                                                                    |sc_mmu_v1_0_7_top                                              |   581|
|177   |              ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_217                               |   186|
|178   |              ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_218                               |   196|
|179   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave_219                                 |    36|
|180   |              r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_220                               |   150|
|181   |          s00_si_converter                                                                          |bd_fc8e_s00sic_0                                               |    11|
|182   |            inst                                                                                    |sc_si_converter_v1_0_8_top                                     |    11|
|183   |        s00_nodes                                                                                   |s00_nodes_imp_GE8X0Y                                           |   549|
|184   |          s00_ar_node                                                                               |bd_fc8e_sarn_0                                                 |   327|
|185   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized4                            |   327|
|186   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized4                     |   320|
|187   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized6__xdcDup__1                |    78|
|188   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1      |    78|
|189   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6                              |    22|
|190   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9                                |    22|
|191   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_214                     |    14|
|192   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_215                     |    13|
|193   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_216                     |    22|
|194   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized7__xdcDup__1                |   231|
|195   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__1      |   231|
|196   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7                              |   162|
|197   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10                               |   162|
|198   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_211                     |    14|
|199   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_212                     |    13|
|200   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_213                     |    32|
|201   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_210                 |     9|
|202   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized4                     |     3|
|203   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_209                                    |     3|
|204   |          s00_r_node                                                                                |bd_fc8e_srn_0                                                  |   222|
|205   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized5                            |   222|
|206   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized5                     |   215|
|207   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__4                                |    72|
|208   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4                      |    72|
|209   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__6                                           |     4|
|210   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__6                             |     4|
|211   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_206                     |    14|
|212   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_207                     |    13|
|213   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_208                     |    31|
|214   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized5                           |   140|
|215   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized5                 |   140|
|216   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5__2                           |    83|
|217   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8__2                             |    83|
|218   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_203                     |    14|
|219   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_204                     |    13|
|220   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_205                     |    21|
|221   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized5                        |     1|
|222   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_202                                    |     1|
|223   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2                     |     3|
|224   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_201                                    |     3|
|225   |        s01_entry_pipeline                                                                          |s01_entry_pipeline_imp_1EGLZWC                                 |   681|
|226   |          s01_mmu                                                                                   |bd_fc8e_s01mmu_0                                               |   575|
|227   |            inst                                                                                    |sc_mmu_v1_0_7_top__parameterized0                              |   575|
|228   |              aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall                                   |   184|
|229   |              aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_198                               |   204|
|230   |              b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_199                               |    21|
|231   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave                                     |    18|
|232   |              w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_200                               |   126|
|233   |          s01_si_converter                                                                          |bd_fc8e_s01sic_0                                               |   106|
|234   |            inst                                                                                    |sc_si_converter_v1_0_8_top__parameterized0                     |   106|
|235   |              splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter                                |   104|
|236   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5               |   103|
|237   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl                                         |     2|
|238   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_185                                     |     2|
|239   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_186                                     |     2|
|240   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_187                                     |     2|
|241   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_188                                     |     3|
|242   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_189                                     |     2|
|243   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_190                                     |     2|
|244   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_191                                     |     2|
|245   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_192                                     |     2|
|246   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_193                                     |     2|
|247   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_194                                     |    13|
|248   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_195                                     |     2|
|249   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_196                                     |     2|
|250   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_197                                     |     2|
|251   |        s01_nodes                                                                                   |s01_nodes_imp_1A331OK                                          |   722|
|252   |          s01_aw_node                                                                               |bd_fc8e_sawn_0                                                 |   327|
|253   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized6                            |   327|
|254   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized6                     |   320|
|255   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized6__xdcDup__2                |    78|
|256   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__2      |    78|
|257   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__4                           |    22|
|258   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__4                             |    22|
|259   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_182                     |    14|
|260   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_183                     |    13|
|261   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_184                     |    22|
|262   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized7                           |   231|
|263   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7                 |   231|
|264   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7__2                           |   162|
|265   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10__2                            |   162|
|266   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_179                     |    14|
|267   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_180                     |    13|
|268   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_181                     |    32|
|269   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1_178                 |     9|
|270   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized5                     |     3|
|271   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_177                                    |     3|
|272   |          s01_b_node                                                                                |bd_fc8e_sbn_0                                                  |   167|
|273   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized7                            |   167|
|274   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized7                     |   160|
|275   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo                                           |    72|
|276   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                                 |    72|
|277   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__5                                           |     4|
|278   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__5                             |     4|
|279   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_174                     |    14|
|280   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_175                     |    13|
|281   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_176                     |    31|
|282   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized8                           |    85|
|283   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized8                 |    85|
|284   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8                              |    29|
|285   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized11                               |    29|
|286   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_171                     |    14|
|287   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_172                     |    13|
|288   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_173                     |    21|
|289   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized7                        |     1|
|290   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_170                                    |     1|
|291   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1                     |     3|
|292   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_169                                    |     3|
|293   |          s01_w_node                                                                                |bd_fc8e_swn_0                                                  |   228|
|294   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized8                            |   228|
|295   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized8                     |   221|
|296   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized6                           |    79|
|297   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6                 |    79|
|298   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__3                           |    22|
|299   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__3                             |    22|
|300   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_166                     |    14|
|301   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_167                     |    13|
|302   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_168                     |    22|
|303   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized3                           |   131|
|304   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized3                 |   131|
|305   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3__2                           |    62|
|306   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__2                             |    62|
|307   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0                         |    14|
|308   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_165                     |    13|
|309   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1                         |    32|
|310   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized1                     |     9|
|311   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized6                     |     3|
|312   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                                        |     3|
|313   |        switchboards                                                                                |switchboards_imp_MFVG2U                                        |   383|
|314   |          ar_switchboard                                                                            |bd_fc8e_arsw_0                                                 |   137|
|315   |            inst                                                                                    |sc_switchboard_v1_0_6_top                                      |   137|
|316   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized8_164                    |   137|
|317   |          aw_switchboard                                                                            |bd_fc8e_awsw_0                                                 |   138|
|318   |            inst                                                                                    |sc_switchboard_v1_0_6_top__1                                   |   138|
|319   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized8                        |   138|
|320   |          b_switchboard                                                                             |bd_fc8e_bsw_0                                                  |     5|
|321   |            inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized0                      |     5|
|322   |              \gen_mi[1].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized10                       |     5|
|323   |          r_switchboard                                                                             |bd_fc8e_rsw_0                                                  |    51|
|324   |            inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized1                      |    51|
|325   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized12_163                   |    51|
|326   |          w_switchboard                                                                             |bd_fc8e_wsw_0                                                  |    52|
|327   |            inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized2                      |    52|
|328   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized12                       |    52|
|329   |    keccak_f1600_bram_ip_0                                                                          |kyberBD_keccak_f1600_bram_ip_0_0                               |  9012|
|330   |      U0                                                                                            |keccak_f1600_bram_ip_v1_0                                      |  9012|
|331   |        keccak_f1600_mm_core_fast_inst                                                              |keccak_f1600_mm_core_fast                                      |  6858|
|332   |    barrett_reduce_0                                                                                |kyberBD_barrett_reduce_0_0                                     |    36|
|333   |      U0                                                                                            |barrett_reduce_v1_0_162                                        |    36|
|334   |    barrett_reduce_1                                                                                |kyberBD_barrett_reduce_0_1                                     |    36|
|335   |      U0                                                                                            |barrett_reduce_v1_0                                            |    36|
|336   |    xlconcat_0                                                                                      |kyberBD_xlconcat_0_0                                           |     0|
|337   |    fqmul_0                                                                                         |kyberBD_fqmul_0_0                                              |     2|
|338   |      U0                                                                                            |fqmul_v1_0_161                                                 |     2|
|339   |    fqmul_1                                                                                         |kyberBD_fqmul_0_1                                              |     2|
|340   |      U0                                                                                            |fqmul_v1_0_160                                                 |     2|
|341   |    fqmul_2                                                                                         |kyberBD_fqmul_0_2                                              |     2|
|342   |      U0                                                                                            |fqmul_v1_0_159                                                 |     2|
|343   |    fqmul_5                                                                                         |kyberBD_fqmul_0_5                                              |     2|
|344   |      U0                                                                                            |fqmul_v1_0_158                                                 |     2|
|345   |    montgomery_reduction_0                                                                          |kyberBD_montgomery_reduction_0_0                               |    84|
|346   |      U0                                                                                            |montgomery_reduction_v1_0_157                                  |    84|
|347   |    montgomery_reduction_1                                                                          |kyberBD_montgomery_reduction_0_1                               |    84|
|348   |      U0                                                                                            |montgomery_reduction_v1_0_156                                  |    84|
|349   |    montgomery_reduction_2                                                                          |kyberBD_montgomery_reduction_0_2                               |    84|
|350   |      U0                                                                                            |montgomery_reduction_v1_0_155                                  |    84|
|351   |    poly_tomont_0                                                                                   |kyberBD_poly_tomont_0_0                                        |   127|
|352   |      U0                                                                                            |poly_tomont_v1_0                                               |   127|
|353   |    system_ila_0                                                                                    |kyberBD_system_ila_0_0                                         |  3180|
|354   |      U0                                                                                            |bd_bc31                                                        |  3180|
|355   |        g_inst                                                                                      |bd_bc31_g_inst_0                                               |     0|
|356   |        ila_lib                                                                                     |bd_bc31_ila_lib_0                                              |  3180|
|357   |          U0                                                                                        |ila_v6_2_9_ila                                                 |  3180|
|358   |            ila_core_inst                                                                           |ila_v6_2_9_ila_core                                            |  3173|
|359   |              ila_trace_memory_inst                                                                 |ila_v6_2_9_ila_trace_memory                                    |     3|
|360   |                \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                           |blk_mem_gen_v8_4_3                                             |     3|
|361   |                  inst_blk_mem_gen                                                                  |blk_mem_gen_v8_4_3_synth                                       |     3|
|362   |                    \gnbram.gnativebmg.native_blk_mem_gen                                           |blk_mem_gen_v8_4_3_blk_mem_gen_top                             |     3|
|363   |                      \valid.cstr                                                                   |blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr                    |     3|
|364   |                        \ramloop[0].ram.r                                                           |blk_mem_gen_v8_4_3_blk_mem_gen_prim_width                      |     1|
|365   |                          \prim_noinit.ram                                                          |blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper                    |     1|
|366   |                        \ramloop[1].ram.r                                                           |blk_mem_gen_v8_4_3_blk_mem_gen_prim_width__parameterized0      |     1|
|367   |                          \prim_noinit.ram                                                          |blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized0    |     1|
|368   |                        \ramloop[2].ram.r                                                           |blk_mem_gen_v8_4_3_blk_mem_gen_prim_width__parameterized1      |     1|
|369   |                          \prim_noinit.ram                                                          |blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized1    |     1|
|370   |              u_ila_cap_ctrl                                                                        |ila_v6_2_9_ila_cap_ctrl_legacy                                 |   277|
|371   |                U_CDONE                                                                             |ltlib_v1_0_0_cfglut6__parameterized0                           |     5|
|372   |                U_NS0                                                                               |ltlib_v1_0_0_cfglut7                                           |     6|
|373   |                U_NS1                                                                               |ltlib_v1_0_0_cfglut7_140                                       |     6|
|374   |                u_cap_addrgen                                                                       |ila_v6_2_9_ila_cap_addrgen                                     |   255|
|375   |                  U_CMPRESET                                                                        |ltlib_v1_0_0_cfglut6                                           |     3|
|376   |                  u_cap_sample_counter                                                              |ila_v6_2_9_ila_cap_sample_counter                              |    61|
|377   |                    U_SCE                                                                           |ltlib_v1_0_0_cfglut4_147                                       |     1|
|378   |                    U_SCMPCE                                                                        |ltlib_v1_0_0_cfglut5_148                                       |     1|
|379   |                    U_SCRST                                                                         |ltlib_v1_0_0_cfglut6_149                                       |     5|
|380   |                    u_scnt_cmp                                                                      |ltlib_v1_0_0_match_nodelay_150                                 |    22|
|381   |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |ltlib_v1_0_0_allx_typeA_nodelay_151                            |    22|
|382   |                        DUT                                                                         |ltlib_v1_0_0_all_typeA__parameterized2_152                     |    12|
|383   |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized1_153               |     5|
|384   |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized2_154               |     5|
|385   |                  u_cap_window_counter                                                              |ila_v6_2_9_ila_cap_window_counter                              |    60|
|386   |                    U_WCE                                                                           |ltlib_v1_0_0_cfglut4                                           |     1|
|387   |                    U_WHCMPCE                                                                       |ltlib_v1_0_0_cfglut5                                           |     1|
|388   |                    U_WLCMPCE                                                                       |ltlib_v1_0_0_cfglut5_141                                       |     1|
|389   |                    u_wcnt_hcmp                                                                     |ltlib_v1_0_0_match_nodelay                                     |    12|
|390   |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |ltlib_v1_0_0_allx_typeA_nodelay_143                            |    12|
|391   |                        DUT                                                                         |ltlib_v1_0_0_all_typeA__parameterized2_144                     |    12|
|392   |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized1_145               |     5|
|393   |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized2_146               |     5|
|394   |                    u_wcnt_lcmp                                                                     |ltlib_v1_0_0_match_nodelay_142                                 |    22|
|395   |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |ltlib_v1_0_0_allx_typeA_nodelay                                |    22|
|396   |                        DUT                                                                         |ltlib_v1_0_0_all_typeA__parameterized2                         |    12|
|397   |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized1                   |     5|
|398   |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |ltlib_v1_0_0_all_typeA_slice__parameterized2                   |     5|
|399   |              u_ila_regs                                                                            |ila_v6_2_9_ila_register                                        |  2111|
|400   |                U_XSDB_SLAVE                                                                        |xsdbs_v1_0_2_xsdbs                                             |   302|
|401   |                reg_890                                                                             |xsdbs_v1_0_2_reg__parameterized64                              |    16|
|402   |                  \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_139                                      |    16|
|403   |                \MU_SRL[0].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s                                           |    73|
|404   |                \MU_SRL[10].mu_srl_reg                                                              |xsdbs_v1_0_2_reg_p2s__parameterized9                           |    73|
|405   |                \MU_SRL[1].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized0                           |   105|
|406   |                \MU_SRL[2].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized1                           |    73|
|407   |                \MU_SRL[3].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized2                           |    73|
|408   |                \MU_SRL[4].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized3                           |    73|
|409   |                \MU_SRL[5].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized4                           |    89|
|410   |                \MU_SRL[6].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized5                           |    73|
|411   |                \MU_SRL[7].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized6                           |    73|
|412   |                \MU_SRL[8].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized7                           |    75|
|413   |                \MU_SRL[9].mu_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized8                           |    89|
|414   |                \TC_SRL[0].tc_srl_reg                                                               |xsdbs_v1_0_2_reg_p2s__parameterized10                          |    76|
|415   |                reg_15                                                                              |xsdbs_v1_0_2_reg__parameterized46                              |    20|
|416   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_138                                       |    20|
|417   |                reg_16                                                                              |xsdbs_v1_0_2_reg__parameterized47                              |    20|
|418   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_137                                       |    20|
|419   |                reg_17                                                                              |xsdbs_v1_0_2_reg__parameterized48                              |    30|
|420   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_136                                       |    30|
|421   |                reg_18                                                                              |xsdbs_v1_0_2_reg__parameterized49                              |    20|
|422   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_135                                       |    20|
|423   |                reg_19                                                                              |xsdbs_v1_0_2_reg__parameterized50                              |    31|
|424   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_134                                       |    31|
|425   |                reg_1a                                                                              |xsdbs_v1_0_2_reg__parameterized51                              |    17|
|426   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl__parameterized1_133                       |    17|
|427   |                reg_6                                                                               |xsdbs_v1_0_2_reg__parameterized31                              |    33|
|428   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_132                                       |    33|
|429   |                reg_7                                                                               |xsdbs_v1_0_2_reg__parameterized32                              |    28|
|430   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl__parameterized0                           |    28|
|431   |                reg_8                                                                               |xsdbs_v1_0_2_reg__parameterized33                              |     5|
|432   |                  \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_131                                      |     5|
|433   |                reg_80                                                                              |xsdbs_v1_0_2_reg__parameterized52                              |    20|
|434   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl__parameterized1_130                       |    20|
|435   |                reg_81                                                                              |xsdbs_v1_0_2_reg__parameterized53                              |    60|
|436   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_129                                       |    60|
|437   |                reg_82                                                                              |xsdbs_v1_0_2_reg__parameterized54                              |    17|
|438   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl__parameterized1                           |    17|
|439   |                reg_83                                                                              |xsdbs_v1_0_2_reg__parameterized55                              |    17|
|440   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_128                                       |    17|
|441   |                reg_84                                                                              |xsdbs_v1_0_2_reg__parameterized56                              |    17|
|442   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_127                                       |    17|
|443   |                reg_85                                                                              |xsdbs_v1_0_2_reg__parameterized57                              |    17|
|444   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl_126                                       |    17|
|445   |                reg_887                                                                             |xsdbs_v1_0_2_reg__parameterized59                              |     3|
|446   |                  \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_125                                      |     3|
|447   |                reg_88d                                                                             |xsdbs_v1_0_2_reg__parameterized61                              |     6|
|448   |                  \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_124                                      |     6|
|449   |                reg_9                                                                               |xsdbs_v1_0_2_reg__parameterized34                              |    21|
|450   |                  \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat_123                                      |    21|
|451   |                reg_srl_fff                                                                         |xsdbs_v1_0_2_reg_p2s__parameterized11                          |    97|
|452   |                reg_stream_ffd                                                                      |xsdbs_v1_0_2_reg_stream                                        |    30|
|453   |                  \I_EN_CTL_EQ1.U_CTL                                                               |xsdbs_v1_0_2_reg_ctl                                           |    30|
|454   |                reg_stream_ffe                                                                      |xsdbs_v1_0_2_reg_stream__parameterized0                        |    22|
|455   |                  \I_EN_STAT_EQ1.U_STAT                                                             |xsdbs_v1_0_2_reg_stat                                          |    22|
|456   |              u_ila_reset_ctrl                                                                      |ila_v6_2_9_ila_reset_ctrl                                      |    46|
|457   |                arm_detection_inst                                                                  |ltlib_v1_0_0_rising_edge_detection                             |     5|
|458   |                \asyncrounous_transfer.arm_in_transfer_inst                                         |ltlib_v1_0_0_async_edge_xfer                                   |     7|
|459   |                \asyncrounous_transfer.arm_out_transfer_inst                                        |ltlib_v1_0_0_async_edge_xfer_119                               |     6|
|460   |                \asyncrounous_transfer.halt_in_transfer_inst                                        |ltlib_v1_0_0_async_edge_xfer_120                               |     7|
|461   |                \asyncrounous_transfer.halt_out_transfer_inst                                       |ltlib_v1_0_0_async_edge_xfer_121                               |     6|
|462   |                halt_detection_inst                                                                 |ltlib_v1_0_0_rising_edge_detection_122                         |     6|
|463   |              u_trig                                                                                |ila_v6_2_9_ila_trigger                                         |   320|
|464   |                \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                     |ltlib_v1_0_0_match                                             |    26|
|465   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA                                        |    24|
|466   |                    DUT                                                                             |ltlib_v1_0_0_all_typeA                                         |    13|
|467   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_117                               |     5|
|468   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0_118               |     6|
|469   |                U_TM                                                                                |ila_v6_2_9_ila_trig_match                                      |   293|
|470   |                  \N_DDR_MODE.G_NMU[0].U_M                                                          |ltlib_v1_0_0_match__parameterized0                             |    88|
|471   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0_111                    |    87|
|472   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0_112                     |    23|
|473   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_113                               |     5|
|474   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_114                               |     5|
|475   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_115                               |     5|
|476   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_116               |     6|
|477   |                  \N_DDR_MODE.G_NMU[10].U_M                                                         |ltlib_v1_0_0_match__parameterized2                             |    11|
|478   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized2_108                    |    10|
|479   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_109                     |     8|
|480   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_110               |     6|
|481   |                  \N_DDR_MODE.G_NMU[1].U_M                                                          |ltlib_v1_0_0_match__parameterized1                             |    17|
|482   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized1_105                    |    16|
|483   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_106                     |     8|
|484   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_107               |     6|
|485   |                  \N_DDR_MODE.G_NMU[2].U_M                                                          |ltlib_v1_0_0_match__parameterized2_77                          |    11|
|486   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized2_102                    |    10|
|487   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_103                     |     8|
|488   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_104               |     6|
|489   |                  \N_DDR_MODE.G_NMU[3].U_M                                                          |ltlib_v1_0_0_match__parameterized2_78                          |    11|
|490   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized2_99                     |    10|
|491   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_100                     |     8|
|492   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_101               |     6|
|493   |                  \N_DDR_MODE.G_NMU[4].U_M                                                          |ltlib_v1_0_0_match__parameterized2_79                          |    11|
|494   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized2_96                     |    10|
|495   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_97                      |     8|
|496   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_98                |     6|
|497   |                  \N_DDR_MODE.G_NMU[5].U_M                                                          |ltlib_v1_0_0_match__parameterized0_80                          |    88|
|498   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized0                        |    87|
|499   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized0                         |    23|
|500   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice                                   |     5|
|501   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_93                                |     5|
|502   |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice_94                                |     5|
|503   |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_95                |     6|
|504   |                  \N_DDR_MODE.G_NMU[6].U_M                                                          |ltlib_v1_0_0_match__parameterized1_81                          |    17|
|505   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized1_90                     |    16|
|506   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_91                      |     8|
|507   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_92                |     6|
|508   |                  \N_DDR_MODE.G_NMU[7].U_M                                                          |ltlib_v1_0_0_match__parameterized1_82                          |    17|
|509   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized1                        |    16|
|510   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_88                      |     8|
|511   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_89                |     6|
|512   |                  \N_DDR_MODE.G_NMU[8].U_M                                                          |ltlib_v1_0_0_match__parameterized2_83                          |    11|
|513   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized2_85                     |    10|
|514   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_86                      |     8|
|515   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0_87                |     6|
|516   |                  \N_DDR_MODE.G_NMU[9].U_M                                                          |ltlib_v1_0_0_match__parameterized2_84                          |    11|
|517   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA__parameterized2                        |    10|
|518   |                      DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1                         |     8|
|519   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized0                   |     6|
|520   |              xsdb_memory_read_inst                                                                 |ltlib_v1_0_0_generic_memrd                                     |   193|
|521   |    polyvec_ntt_0                                                                                   |kyberBD_polyvec_ntt_0_0                                        |   872|
|522   |      U0                                                                                            |polyvec_ntt_v1_0                                               |   872|
|523   |    processing_system7_0                                                                            |kyberBD_processing_system7_0_0                                 |   244|
|524   |      inst                                                                                          |processing_system7_v5_5_processing_system7                     |   244|
|525   |    signal_multiplexer_0                                                                            |kyberBD_signal_multiplexer_0_0                                 |   106|
|526   |      U0                                                                                            |signal_multiplexer_v1_0_76                                     |   106|
|527   |    signal_multiplexer_1                                                                            |kyberBD_signal_multiplexer_0_1                                 |   106|
|528   |      U0                                                                                            |signal_multiplexer_v1_0_75                                     |   106|
|529   |    signal_multiplexer_12                                                                           |kyberBD_signal_multiplexer_12_0                                |    67|
|530   |      U0                                                                                            |signal_multiplexer_v1_0_74                                     |    67|
|531   |    signal_multiplexer_14                                                                           |kyberBD_signal_multiplexer_12_2                                |    67|
|532   |      U0                                                                                            |signal_multiplexer_v1_0_73                                     |    67|
|533   |    signal_multiplexer_16                                                                           |kyberBD_signal_multiplexer_12_4                                |   101|
|534   |      U0                                                                                            |signal_multiplexer_v1_0_72                                     |   101|
|535   |    signal_multiplexer_17                                                                           |kyberBD_signal_multiplexer_16_0                                |   101|
|536   |      U0                                                                                            |signal_multiplexer_v1_0_71                                     |   101|
|537   |    signal_multiplexer_19                                                                           |kyberBD_signal_multiplexer_17_1                                |   101|
|538   |      U0                                                                                            |signal_multiplexer_v1_0_70                                     |   101|
|539   |    signal_multiplexer_2                                                                            |kyberBD_signal_multiplexer_2_0                                 |   101|
|540   |      U0                                                                                            |signal_multiplexer_v1_0__parameterized2_69                     |   101|
|541   |    signal_multiplexer_3                                                                            |kyberBD_signal_multiplexer_2_1                                 |   101|
|542   |      U0                                                                                            |signal_multiplexer_v1_0__parameterized2_68                     |   101|
|543   |    signal_multiplexer_4                                                                            |kyberBD_signal_multiplexer_2_2                                 |   101|
|544   |      U0                                                                                            |signal_multiplexer_v1_0__parameterized2_67                     |   101|
|545   |    polyvec_reduce_0                                                                                |kyberBD_polyvec_reduce_0_0                                     |   203|
|546   |      U0                                                                                            |polyvec_reduce_v1_0                                            |   203|
|547   |    polyvec_invntt_0                                                                                |kyberBD_polyvec_invntt_0_0                                     |   853|
|548   |      U0                                                                                            |polyvec_invntt_v1_0                                            |   853|
|549   |    polyvec_basemul_acc_0                                                                           |kyberBD_polyvec_basemul_acc_0_1                                |  1383|
|550   |      U0                                                                                            |polyvec_basemul_acc_montgomery_v1_0                            |  1383|
|551   |    dual_bram_axis_0                                                                                |kyberBD_dual_bram_axis_0_1                                     |   258|
|552   |      U0                                                                                            |dual_bram_axis_v1_0                                            |   258|
|553   |        brams_core_inst                                                                             |brams_core                                                     |   258|
|554   |          true_dual_bram_inst0                                                                      |true_dual_bram                                                 |    47|
|555   |          true_dual_bram_inst1                                                                      |true_dual_bram_66                                              |    46|
|556   |    bram_port_selector_3                                                                            |kyberBD_bram_port_selector_1_1                                 |    12|
|557   |    bram_port_selector_2                                                                            |kyberBD_bram_port_selector_2_0                                 |    45|
|558   |      U0                                                                                            |bram_port_selector_v1_0_65                                     |     1|
|559   |    bram_port_selector_1                                                                            |kyberBD_bram_port_selector_1_0                                 |    45|
|560   |      U0                                                                                            |bram_port_selector_v1_0                                        |     1|
|561   |    bram_port_selector_0                                                                            |kyberBD_bram_port_selector_0_0                                 |   134|
|562   |    axi_dma_0                                                                                       |kyberBD_axi_dma_0_0                                            |  4028|
|563   |      U0                                                                                            |axi_dma                                                        |  4028|
|564   |        \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                             |axi_dma_mm2s_mngr                                              |    92|
|565   |          \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                  |axi_dma_smple_sm_64                                            |    71|
|566   |          \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                       |axi_dma_mm2s_cmdsts_if                                         |    14|
|567   |          \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                     |axi_dma_mm2s_sts_mngr                                          |     6|
|568   |        \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                           |axi_dma_sofeof_gen                                             |    12|
|569   |        \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                             |axi_dma_s2mm_mngr                                              |   139|
|570   |          \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                  |axi_dma_smple_sm                                               |    71|
|571   |          \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                       |axi_dma_s2mm_cmdsts_if                                         |    61|
|572   |          \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                     |axi_dma_s2mm_sts_mngr                                          |     6|
|573   |        \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                           |axi_dma_sofeof_gen_32                                          |    12|
|574   |        I_AXI_DMA_REG_MODULE                                                                        |axi_dma_reg_module                                             |   421|
|575   |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                            |axi_dma_lite_if                                                |   212|
|576   |          \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                   |axi_dma_register                                               |   101|
|577   |          \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                   |axi_dma_register_s2mm                                          |   106|
|578   |        I_PRMRY_DATAMOVER                                                                           |axi_datamover                                                  |  3287|
|579   |          \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                        |axi_datamover_mm2s_full_wrap                                   |  1070|
|580   |            \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                       |axi_datamover_skid_buf_45                                      |   128|
|581   |            \GEN_INCLUDE_MM2S_SF.I_RD_SF                                                            |axi_datamover_rd_sf                                            |   254|
|582   |              I_DATA_FIFO                                                                           |axi_datamover_sfifo_autord                                     |   230|
|583   |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |sync_fifo_fg                                                   |   230|
|584   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                             |xpm_fifo_sync                                                  |   222|
|585   |                    xpm_fifo_base_inst                                                              |xpm_fifo_base                                                  |   222|
|586   |                      \gen_sdpram.xpm_memory_base_inst                                              |xpm_memory_base                                                |     1|
|587   |                      \gen_fwft.rdpp1_inst                                                          |xpm_counter_updn__parameterized1_56                            |     8|
|588   |                      rdp_inst                                                                      |xpm_counter_updn__parameterized2_57                            |    50|
|589   |                      rdpp1_inst                                                                    |xpm_counter_updn__parameterized3_58                            |    18|
|590   |                      rst_d1_inst                                                                   |xpm_fifo_reg_bit_59                                            |    12|
|591   |                      wrp_inst                                                                      |xpm_counter_updn__parameterized2_60                            |    26|
|592   |                      wrpp1_inst                                                                    |xpm_counter_updn__parameterized3_61                            |    25|
|593   |                      wrpp2_inst                                                                    |xpm_counter_updn__parameterized0_62                            |    19|
|594   |                      xpm_fifo_rst_inst                                                             |xpm_fifo_rst_63                                                |    10|
|595   |              \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                        |axi_datamover_fifo__parameterized3                             |    12|
|596   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized1                                     |     9|
|597   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized1                                 |     9|
|598   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f_55                                       |     8|
|599   |            I_ADDR_CNTL                                                                             |axi_datamover_addr_cntl                                        |   101|
|600   |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                       |axi_datamover_fifo__parameterized1_50                          |    56|
|601   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f_51                                                  |    51|
|602   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f_52                                              |    51|
|603   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f_53                                       |     9|
|604   |                    DYNSHREG_F_I                                                                    |dynshreg_f_54                                                  |    41|
|605   |            I_CMD_STATUS                                                                            |axi_datamover_cmd_status                                       |    76|
|606   |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                   |axi_datamover_fifo__parameterized0                             |    15|
|607   |              I_CMD_FIFO                                                                            |axi_datamover_fifo_49                                          |    61|
|608   |            I_MSTR_PCC                                                                              |axi_datamover_pcc                                              |   383|
|609   |              I_STRT_STRB_GEN                                                                       |axi_datamover_strb_gen2_48                                     |     3|
|610   |            I_RD_DATA_CNTL                                                                          |axi_datamover_rddata_cntl                                      |   117|
|611   |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                  |axi_datamover_fifo__parameterized2                             |    49|
|612   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized0                                     |    46|
|613   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized0                                 |    46|
|614   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f_47                                       |    20|
|615   |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized0                                     |    23|
|616   |            I_RD_STATUS_CNTLR                                                                       |axi_datamover_rd_status_cntl                                   |     6|
|617   |            I_RESET                                                                                 |axi_datamover_reset_46                                         |     5|
|618   |          \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                        |axi_datamover_s2mm_full_wrap                                   |  2217|
|619   |            \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                  |axi_datamover_skid_buf                                         |   131|
|620   |            \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                    |axi_datamover_indet_btt                                        |   583|
|621   |              \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                |axi_datamover_skid_buf__parameterized0                         |   139|
|622   |              I_DATA_FIFO                                                                           |axi_datamover_sfifo_autord__parameterized1                     |   228|
|623   |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |sync_fifo_fg__parameterized1                                   |   228|
|624   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                             |xpm_fifo_sync__parameterized3                                  |   222|
|625   |                    xpm_fifo_base_inst                                                              |xpm_fifo_base__parameterized1                                  |   222|
|626   |                      \gen_sdpram.xpm_memory_base_inst                                              |xpm_memory_base__parameterized1                                |     1|
|627   |                      \gen_fwft.rdpp1_inst                                                          |xpm_counter_updn__parameterized1_40                            |     8|
|628   |                      rdp_inst                                                                      |xpm_counter_updn__parameterized2                               |    50|
|629   |                      rdpp1_inst                                                                    |xpm_counter_updn__parameterized3                               |    18|
|630   |                      rst_d1_inst                                                                   |xpm_fifo_reg_bit_41                                            |    12|
|631   |                      wrp_inst                                                                      |xpm_counter_updn__parameterized2_42                            |    26|
|632   |                      wrpp1_inst                                                                    |xpm_counter_updn__parameterized3_43                            |    25|
|633   |                      wrpp2_inst                                                                    |xpm_counter_updn__parameterized0                               |    19|
|634   |                      xpm_fifo_rst_inst                                                             |xpm_fifo_rst_44                                                |    10|
|635   |              I_XD_FIFO                                                                             |axi_datamover_sfifo_autord__parameterized0                     |   187|
|636   |                \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                    |sync_fifo_fg__parameterized0                                   |   187|
|637   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                             |xpm_fifo_sync__parameterized1                                  |   166|
|638   |                    xpm_fifo_base_inst                                                              |xpm_fifo_base__parameterized0                                  |   166|
|639   |                      \gen_sdpram.xpm_memory_base_inst                                              |xpm_memory_base__parameterized0                                |    20|
|640   |                      \gen_fwft.rdpp1_inst                                                          |xpm_counter_updn__parameterized1                               |     9|
|641   |                      rdp_inst                                                                      |xpm_counter_updn__parameterized6                               |    17|
|642   |                      rdpp1_inst                                                                    |xpm_counter_updn__parameterized7                               |    10|
|643   |                      rst_d1_inst                                                                   |xpm_fifo_reg_bit                                               |    13|
|644   |                      wrp_inst                                                                      |xpm_counter_updn__parameterized6_38                            |    22|
|645   |                      wrpp1_inst                                                                    |xpm_counter_updn__parameterized7_39                            |    12|
|646   |                      wrpp2_inst                                                                    |xpm_counter_updn__parameterized5                               |    11|
|647   |                      xpm_fifo_rst_inst                                                             |xpm_fifo_rst                                                   |    10|
|648   |            \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                  |axi_datamover_ibttcc                                           |   462|
|649   |            \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                 |axi_datamover_s2mm_realign                                     |   423|
|650   |              \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                   |axi_datamover_s2mm_scatter                                     |   371|
|651   |                I_MSSAI_SKID_BUF                                                                    |axi_datamover_mssai_skid_buf                                   |   142|
|652   |                I_TSTRB_FIFO                                                                        |axi_datamover_fifo__parameterized8                             |    47|
|653   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                                         |srl_fifo_f__parameterized5                                     |    41|
|654   |                    I_SRL_FIFO_RBU_F                                                                |srl_fifo_rbu_f__parameterized5                                 |    41|
|655   |                      CNTR_INCR_DECR_ADDN_F_I                                                       |cntr_incr_decr_addn_f__parameterized1                          |    19|
|656   |                      DYNSHREG_F_I                                                                  |dynshreg_f__parameterized5                                     |    21|
|657   |                SLICE_INSERTION                                                                     |axi_datamover_slice                                            |    47|
|658   |              I_DRE_CNTL_FIFO                                                                       |axi_datamover_fifo__parameterized7                             |    45|
|659   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized4                                     |    42|
|660   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized4                                 |    42|
|661   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f_37                                       |    11|
|662   |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized4                                     |    30|
|663   |            I_ADDR_CNTL                                                                             |axi_datamover_addr_cntl__parameterized0                        |   101|
|664   |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                       |axi_datamover_fifo__parameterized1                             |    55|
|665   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f                                                     |    52|
|666   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f                                                 |    52|
|667   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f_36                                       |     9|
|668   |                    DYNSHREG_F_I                                                                    |dynshreg_f                                                     |    42|
|669   |            I_CMD_STATUS                                                                            |axi_datamover_cmd_status__parameterized0                       |   125|
|670   |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                   |axi_datamover_fifo__parameterized4                             |    60|
|671   |              I_CMD_FIFO                                                                            |axi_datamover_fifo                                             |    65|
|672   |            I_RESET                                                                                 |axi_datamover_reset                                            |     5|
|673   |            I_S2MM_MMAP_SKID_BUF                                                                    |axi_datamover_skid2mm_buf                                      |   114|
|674   |            I_WR_DATA_CNTL                                                                          |axi_datamover_wrdata_cntl                                      |   155|
|675   |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                  |axi_datamover_fifo__parameterized9                             |    43|
|676   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized6                                     |    40|
|677   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized6                                 |    40|
|678   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f                                          |    20|
|679   |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized6                                     |    19|
|680   |              \GEN_INDET_BTT.I_STRT_STRB_GEN                                                        |axi_datamover_strb_gen2                                        |     2|
|681   |            I_WR_STATUS_CNTLR                                                                       |axi_datamover_wr_status_cntl                                   |   118|
|682   |              \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                      |axi_datamover_fifo__parameterized6                             |    48|
|683   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized3                                     |    45|
|684   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized3                                 |    45|
|685   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f__parameterized0_35                       |     9|
|686   |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized3                                     |    35|
|687   |              I_WRESP_STATUS_FIFO                                                                   |axi_datamover_fifo__parameterized5                             |    24|
|688   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized2                                     |    21|
|689   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized2                                 |    21|
|690   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f__parameterized0                          |    10|
|691   |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized2                                     |     5|
|692   |        I_RST_MODULE                                                                                |axi_dma_rst_module                                             |    65|
|693   |          \GEN_RESET_FOR_MM2S.RESET_I                                                               |axi_dma_reset                                                  |    30|
|694   |          \GEN_RESET_FOR_S2MM.RESET_I                                                               |axi_dma_reset_33                                               |    24|
|695   |          REG_HRD_RST                                                                               |cdc_sync                                                       |     4|
|696   |          REG_HRD_RST_OUT                                                                           |cdc_sync_34                                                    |     4|
|697   |    timer2_0                                                                                        |kyberBD_timer2_0_0                                             |    41|
|698   |      U0                                                                                            |timer2_v1_0                                                    |    41|
|699   |    signal_multiplexer_7                                                                            |kyberBD_signal_multiplexer_2_5                                 |   101|
|700   |      U0                                                                                            |signal_multiplexer_v1_0__parameterized2_31                     |   101|
|701   |    signal_multiplexer_6                                                                            |kyberBD_signal_multiplexer_2_4                                 |   101|
|702   |      U0                                                                                            |signal_multiplexer_v1_0__parameterized2_30                     |   101|
|703   |    signal_multiplexer_5                                                                            |kyberBD_signal_multiplexer_2_3                                 |   101|
|704   |      U0                                                                                            |signal_multiplexer_v1_0__parameterized2                        |   101|
|705   |    signal_multiplexer_18                                                                           |kyberBD_signal_multiplexer_17_0                                |   101|
|706   |      U0                                                                                            |signal_multiplexer_v1_0                                        |   101|
|707   |    proc_sys_reset_0                                                                                |kyberBD_proc_sys_reset_0_0                                     |    66|
|708   |      U0                                                                                            |proc_sys_reset__parameterized1                                 |    66|
|709   |        EXT_LPF                                                                                     |lpf__parameterized0                                            |    23|
|710   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync__parameterized3                                       |     6|
|711   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync__parameterized3_29                                    |     6|
|712   |        SEQ                                                                                         |sequence_psr                                                   |    38|
|713   |          SEQ_COUNTER                                                                               |upcnt_n                                                        |    13|
|714   |    montgomery_reduction_5                                                                          |kyberBD_montgomery_reduction_0_5                               |    84|
|715   |      U0                                                                                            |montgomery_reduction_v1_0_28                                   |    84|
|716   |    montgomery_reduction_4                                                                          |kyberBD_montgomery_reduction_0_4                               |    84|
|717   |      U0                                                                                            |montgomery_reduction_v1_0_27                                   |    84|
|718   |    montgomery_reduction_3                                                                          |kyberBD_montgomery_reduction_0_3                               |    84|
|719   |      U0                                                                                            |montgomery_reduction_v1_0                                      |    84|
|720   |    fqmul_4                                                                                         |kyberBD_fqmul_0_4                                              |     2|
|721   |      U0                                                                                            |fqmul_v1_0_26                                                  |     2|
|722   |    fqmul_3                                                                                         |kyberBD_fqmul_0_3                                              |     2|
|723   |      U0                                                                                            |fqmul_v1_0                                                     |     2|
|724   |    axi_interconnect_0                                                                              |kyberBD_axi_interconnect_0_0                                   |  1567|
|725   |      xbar                                                                                          |kyberBD_xbar_0                                                 |   439|
|726   |        inst                                                                                        |axi_crossbar_v2_1_20_axi_crossbar                              |   439|
|727   |          \gen_sasd.crossbar_sasd_0                                                                 |axi_crossbar_v2_1_20_crossbar_sasd                             |   439|
|728   |            addr_arbiter_inst                                                                       |axi_crossbar_v2_1_20_addr_arbiter_sasd                         |   158|
|729   |            \gen_decerr.decerr_slave_inst                                                           |axi_crossbar_v2_1_20_decerr_slave                              |    13|
|730   |            reg_slice_r                                                                             |axi_register_slice_v2_1_19_axic_register_slice__parameterized7 |   226|
|731   |            splitter_ar                                                                             |axi_crossbar_v2_1_20_splitter__parameterized0                  |     6|
|732   |            splitter_aw                                                                             |axi_crossbar_v2_1_20_splitter                                  |    18|
|733   |      s00_couplers                                                                                  |s00_couplers_imp_SILQ2H                                        |  1128|
|734   |        auto_pc                                                                                     |kyberBD_auto_pc_0                                              |  1128|
|735   |          inst                                                                                      |axi_protocol_converter_v2_1_19_axi_protocol_converter          |  1128|
|736   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                   |axi_protocol_converter_v2_1_19_b2s                             |  1128|
|737   |              \RD.ar_channel_0                                                                      |axi_protocol_converter_v2_1_19_b2s_ar_channel                  |   186|
|738   |                ar_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm                  |    30|
|739   |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_19_b2s_cmd_translator_23           |   144|
|740   |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_incr_cmd_24                 |    77|
|741   |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_25                 |    62|
|742   |              \RD.r_channel_0                                                                       |axi_protocol_converter_v2_1_19_b2s_r_channel                   |    93|
|743   |                rd_data_fifo_0                                                                      |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 |    49|
|744   |                transaction_fifo_0                                                                  |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 |    30|
|745   |              SI_REG                                                                                |axi_register_slice_v2_1_19_axi_register_slice                  |   599|
|746   |                \ar.ar_pipe                                                                         |axi_register_slice_v2_1_19_axic_register_slice                 |   201|
|747   |                \aw.aw_pipe                                                                         |axi_register_slice_v2_1_19_axic_register_slice_22              |   205|
|748   |                \b.b_pipe                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized1 |    47|
|749   |                \r.r_pipe                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized2 |   146|
|750   |              \WR.aw_channel_0                                                                      |axi_protocol_converter_v2_1_19_b2s_aw_channel                  |   186|
|751   |                aw_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm                  |    18|
|752   |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_19_b2s_cmd_translator              |   152|
|753   |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_incr_cmd                    |    76|
|754   |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_wrap_cmd                    |    72|
|755   |              \WR.b_channel_0                                                                       |axi_protocol_converter_v2_1_19_b2s_b_channel                   |    62|
|756   |                bid_fifo_0                                                                          |axi_protocol_converter_v2_1_19_b2s_simple_fifo                 |    28|
|757   |                bresp_fifo_0                                                                        |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 |     9|
|758   |    axi_gpio_5                                                                                      |kyberBD_axi_gpio_5_0                                           |   301|
|759   |      U0                                                                                            |axi_gpio__parameterized5                                       |   301|
|760   |        AXI_LITE_IPIF_I                                                                             |axi_lite_ipif_19                                               |   163|
|761   |          I_SLAVE_ATTACHMENT                                                                        |slave_attachment_20                                            |   163|
|762   |            I_DECODER                                                                               |address_decoder_21                                             |    87|
|763   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |pselect_f                                                      |     1|
|764   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |pselect_f__parameterized1                                      |     1|
|765   |        gpio_core_1                                                                                 |GPIO_Core__parameterized2                                      |   104|
|766   |    axi_gpio_4                                                                                      |kyberBD_axi_gpio_4_0                                           |   102|
|767   |      U0                                                                                            |axi_gpio__parameterized3                                       |   102|
|768   |        AXI_LITE_IPIF_I                                                                             |axi_lite_ipif_13                                               |    71|
|769   |          I_SLAVE_ATTACHMENT                                                                        |slave_attachment_17                                            |    71|
|770   |            I_DECODER                                                                               |address_decoder_18                                             |    25|
|771   |        gpio_core_1                                                                                 |GPIO_Core__parameterized1_14                                   |    28|
|772   |          \Dual.INPUT_DOUBLE_REGS4                                                                  |cdc_sync__parameterized2_15                                    |     4|
|773   |          \Dual.INPUT_DOUBLE_REGS5                                                                  |cdc_sync__parameterized2_16                                    |     4|
|774   |    axi_gpio_3                                                                                      |kyberBD_axi_gpio_3_0                                           |   102|
|775   |      U0                                                                                            |axi_gpio__parameterized3__2                                    |   102|
|776   |        AXI_LITE_IPIF_I                                                                             |axi_lite_ipif_7                                                |    71|
|777   |          I_SLAVE_ATTACHMENT                                                                        |slave_attachment_11                                            |    71|
|778   |            I_DECODER                                                                               |address_decoder_12                                             |    25|
|779   |        gpio_core_1                                                                                 |GPIO_Core__parameterized1_8                                    |    28|
|780   |          \Dual.INPUT_DOUBLE_REGS4                                                                  |cdc_sync__parameterized2_9                                     |     4|
|781   |          \Dual.INPUT_DOUBLE_REGS5                                                                  |cdc_sync__parameterized2_10                                    |     4|
|782   |    axi_gpio_2                                                                                      |kyberBD_axi_gpio_2_0                                           |   102|
|783   |      U0                                                                                            |axi_gpio__parameterized3__1                                    |   102|
|784   |        AXI_LITE_IPIF_I                                                                             |axi_lite_ipif_3                                                |    71|
|785   |          I_SLAVE_ATTACHMENT                                                                        |slave_attachment_5                                             |    71|
|786   |            I_DECODER                                                                               |address_decoder_6                                              |    25|
|787   |        gpio_core_1                                                                                 |GPIO_Core__parameterized1                                      |    28|
|788   |          \Dual.INPUT_DOUBLE_REGS4                                                                  |cdc_sync__parameterized2                                       |     4|
|789   |          \Dual.INPUT_DOUBLE_REGS5                                                                  |cdc_sync__parameterized2_4                                     |     4|
|790   |    axi_gpio_1                                                                                      |kyberBD_axi_gpio_1_0                                           |   122|
|791   |      U0                                                                                            |axi_gpio__parameterized1                                       |   122|
|792   |        AXI_LITE_IPIF_I                                                                             |axi_lite_ipif_0                                                |    71|
|793   |          I_SLAVE_ATTACHMENT                                                                        |slave_attachment_1                                             |    71|
|794   |            I_DECODER                                                                               |address_decoder_2                                              |    23|
|795   |        gpio_core_1                                                                                 |GPIO_Core__parameterized0                                      |    45|
|796   |          \Not_Dual.INPUT_DOUBLE_REGS3                                                              |cdc_sync__parameterized1                                       |    12|
|797   |    axi_gpio_0                                                                                      |kyberBD_axi_gpio_0_0                                           |   522|
|798   |      U0                                                                                            |axi_gpio                                                       |   522|
|799   |        AXI_LITE_IPIF_I                                                                             |axi_lite_ipif                                                  |   131|
|800   |          I_SLAVE_ATTACHMENT                                                                        |slave_attachment                                               |   131|
|801   |            I_DECODER                                                                               |address_decoder                                                |    55|
|802   |        gpio_core_1                                                                                 |GPIO_Core                                                      |   357|
|803   |          \Not_Dual.INPUT_DOUBLE_REGS3                                                              |cdc_sync__parameterized0                                       |   128|
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:18 ; elapsed = 00:11:45 . Memory (MB): peak = 2115.266 ; gain = 1492.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5337 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:30 ; elapsed = 00:10:37 . Memory (MB): peak = 2115.266 ; gain = 1160.910
Synthesis Optimization Complete : Time (s): cpu = 00:11:19 ; elapsed = 00:11:46 . Memory (MB): peak = 2115.266 ; gain = 1492.141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 823 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: kyberBD_i/system_ila_0/U0/ila_lib UUID: 1d166307-0ba9-585f-8106-fa451915150d 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2115.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 472 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 100 instances
  CFGLUT5 => SRLC32E: 15 instances
  FDR => FDRE: 184 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 164 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1549 Infos, 411 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:40 ; elapsed = 00:12:09 . Memory (MB): peak = 2115.266 ; gain = 1733.617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2115.266 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/kyber-fpga/kyber-fpga.runs/synth_1/kyberBD_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2115.266 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file kyberBD_wrapper_utilization_synth.rpt -pb kyberBD_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 25 12:33:00 2021...
