Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jun  6 10:13:14 2025
| Host         : Jeppe2024 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.224        0.000                      0                 1055        0.092        0.000                      0                 1055        4.020        0.000                       0                   394  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.224        0.000                      0                 1055        0.092        0.000                      0                 1055        4.020        0.000                       0                   394  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 3.433ns (50.977%)  route 3.301ns (49.023%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y67         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  gameTop/graphicEngineVGA/CounterXReg_reg[2]/Q
                         net (fo=27, routed)          1.089     6.578    gameTop/graphicEngineVGA/inSpriteXValue_6[2]
    SLICE_X48Y58         LUT2 (Prop_lut2_I0_O)        0.299     6.877 r  gameTop/graphicEngineVGA/inSpriteXValue_carry_i_2/O
                         net (fo=1, routed)           0.000     6.877    gameTop/graphicEngineVGA/inSpriteXValue_carry_i_2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.275 r  gameTop/graphicEngineVGA/inSpriteXValue_carry/CO[3]
                         net (fo=1, routed)           0.000     7.275    gameTop/graphicEngineVGA/inSpriteXValue_carry_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.609 r  gameTop/graphicEngineVGA/inSpriteXValue_carry__0/O[1]
                         net (fo=4, routed)           0.620     8.230    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/inSpriteXValue[4]
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     9.066 r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.066    gameTop/graphicEngineVGA/spriteMemories_0_n_5
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.381 f  gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_7/O[3]
                         net (fo=3, routed)           0.747    10.128    gameTop/graphicEngineVGA/_inSpriteXPreScaled_0_T_2[11]
    SLICE_X49Y59         LUT5 (Prop_lut5_I4_O)        0.307    10.435 r  gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_3/O
                         net (fo=1, routed)           0.000    10.435    gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_3_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.836 r  gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry/CO[3]
                         net (fo=1, routed)           0.845    11.681    gameTop/graphicEngineVGA/inSpriteHorizontal_00
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    11.805 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.805    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_10
    SLICE_X47Y58         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.437    14.778    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X47Y58         FDRE (Setup_fdre_C_D)        0.029    15.030    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.507ns (37.831%)  route 4.120ns (62.169%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y67         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  gameTop/graphicEngineVGA/CounterXReg_reg[2]/Q
                         net (fo=27, routed)          1.700     7.190    gameTop/graphicEngineVGA/inSpriteXValue_6[2]
    SLICE_X56Y53         LUT2 (Prop_lut2_I0_O)        0.299     7.489 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.489    gameTop/graphicEngineVGA/inSpriteXValue_1_carry_i_2_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.869 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.869    gameTop/graphicEngineVGA/inSpriteXValue_1_carry_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.192 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry__0/O[1]
                         net (fo=2, routed)           0.801     8.993    gameTop/graphicEngineVGA/inSpriteXValue_1_carry__0_n_6
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.306     9.299 r  gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry_i_5/O
                         net (fo=1, routed)           0.000     9.299    gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry_i_5_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.831 r  gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry/CO[3]
                         net (fo=2, routed)           0.994    10.825    gameTop/graphicEngineVGA/inSpriteHorizontal_40
    SLICE_X58Y57         LUT4 (Prop_lut4_I2_O)        0.124    10.949 f  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_i_3/O
                         net (fo=1, routed)           0.625    11.574    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_i_3_n_0
    SLICE_X59Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.698 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.698    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_10
    SLICE_X59Y58         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.507    14.848    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X59Y58         FDRE (Setup_fdre_C_D)        0.029    15.100    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.507ns (38.254%)  route 4.047ns (61.746%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y67         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  gameTop/graphicEngineVGA/CounterXReg_reg[2]/Q
                         net (fo=27, routed)          1.700     7.190    gameTop/graphicEngineVGA/inSpriteXValue_6[2]
    SLICE_X56Y53         LUT2 (Prop_lut2_I0_O)        0.299     7.489 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry_i_2/O
                         net (fo=1, routed)           0.000     7.489    gameTop/graphicEngineVGA/inSpriteXValue_1_carry_i_2_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.869 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.869    gameTop/graphicEngineVGA/inSpriteXValue_1_carry_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.192 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry__0/O[1]
                         net (fo=2, routed)           0.801     8.993    gameTop/graphicEngineVGA/inSpriteXValue_1_carry__0_n_6
    SLICE_X57Y55         LUT2 (Prop_lut2_I0_O)        0.306     9.299 r  gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry_i_5/O
                         net (fo=1, routed)           0.000     9.299    gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry_i_5_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.831 r  gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry/CO[3]
                         net (fo=2, routed)           0.853    10.684    gameTop/graphicEngineVGA/inSpriteHorizontal_40
    SLICE_X58Y56         LUT4 (Prop_lut4_I0_O)        0.124    10.808 f  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_i_3/O
                         net (fo=1, routed)           0.693    11.500    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_i_3_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I4_O)        0.124    11.624 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.624    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_10
    SLICE_X57Y59         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.441    14.782    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X57Y59         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.029    15.034    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 3.340ns (51.269%)  route 3.175ns (48.731%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y67         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/Q
                         net (fo=28, routed)          1.052     6.579    gameTop/graphicEngineVGA/inSpriteXValue_6[1]
    SLICE_X55Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.703 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.703    gameTop/graphicEngineVGA/inSpriteXValue_2_carry_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.253 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.253    gameTop/graphicEngineVGA/inSpriteXValue_2_carry_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.587 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry__0/O[1]
                         net (fo=4, routed)           0.681     8.268    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/inSpriteXValue_2[4]
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     9.104 r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.104    gameTop/graphicEngineVGA/spriteMemories_2_n_1
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.343 f  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg_i_3/O[2]
                         net (fo=1, routed)           0.837    10.180    gameTop/graphicEngineVGA/_inSpriteXPreScaled_2_T_2[10]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.301    10.481 r  gameTop/graphicEngineVGA/inSpriteHorizontal_20_carry_i_3/O
                         net (fo=1, routed)           0.000    10.481    gameTop/graphicEngineVGA/inSpriteHorizontal_20_carry_i_3_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.857 r  gameTop/graphicEngineVGA/inSpriteHorizontal_20_carry/CO[3]
                         net (fo=1, routed)           0.605    11.461    gameTop/graphicEngineVGA/inSpriteHorizontal_20
    SLICE_X57Y60         LUT5 (Prop_lut5_I1_O)        0.124    11.585 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.585    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_10
    SLICE_X57Y60         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.441    14.782    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.029    15.034    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -11.585    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 3.135ns (48.668%)  route 3.307ns (51.332%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y67         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  gameTop/graphicEngineVGA/CounterXReg_reg[2]/Q
                         net (fo=27, routed)          1.039     6.529    gameTop/graphicEngineVGA/inSpriteXValue_6[2]
    SLICE_X56Y60         LUT2 (Prop_lut2_I0_O)        0.299     6.828 r  gameTop/graphicEngineVGA/inSpriteXValue_5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.828    gameTop/graphicEngineVGA/inSpriteXValue_5_carry_i_2_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.208 r  gameTop/graphicEngineVGA/inSpriteXValue_5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.208    gameTop/graphicEngineVGA/inSpriteXValue_5_carry_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.427 f  gameTop/graphicEngineVGA/inSpriteXValue_5_carry__0/O[0]
                         net (fo=3, routed)           0.662     8.089    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/inSpriteXValue_5[4]
    SLICE_X57Y61         LUT1 (Prop_lut1_I0_O)        0.295     8.384 r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_10__2/O
                         net (fo=1, routed)           0.000     8.384    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_10__2_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.931 f  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_6__0/O[2]
                         net (fo=1, routed)           0.951     9.882    gameTop/graphicEngineVGA/_inSpriteXPreScaled_5_T_2[6]
    SLICE_X58Y62         LUT5 (Prop_lut5_I1_O)        0.302    10.184 r  gameTop/graphicEngineVGA/inSpriteHorizontal_50_carry_i_5/O
                         net (fo=1, routed)           0.000    10.184    gameTop/graphicEngineVGA/inSpriteHorizontal_50_carry_i_5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.734 r  gameTop/graphicEngineVGA/inSpriteHorizontal_50_carry/CO[3]
                         net (fo=1, routed)           0.654    11.388    gameTop/graphicEngineVGA/inSpriteHorizontal_50
    SLICE_X59Y62         LUT5 (Prop_lut5_I1_O)        0.124    11.512 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.512    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_10
    SLICE_X59Y62         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.504    14.845    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y62         FDRE (Setup_fdre_C_D)        0.029    15.097    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -11.512    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 2.620ns (46.883%)  route 2.968ns (53.117%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  gameTop/graphicEngineVGA/CounterYReg_reg[5]/Q
                         net (fo=18, routed)          0.804     6.394    gameTop/graphicEngineVGA/pixelYBack[5]
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.518 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.518    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/S[0]
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.068 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.068    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.290 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_14/O[0]
                         net (fo=1, routed)           0.578     7.868    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_3[8]
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     8.747 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_12/O[2]
                         net (fo=1, routed)           0.817     9.563    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_4__10[9]
    SLICE_X49Y69         LUT3 (Prop_lut3_I2_O)        0.327     9.890 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_2__5/O
                         net (fo=1, routed)           0.770    10.660    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/backBufferMemory_io_address[9]
    RAMB18_X1Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.460    14.801    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.059    
                         clock uncertainty           -0.035    15.024    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774    14.250    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 2.687ns (49.081%)  route 2.788ns (50.919%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  gameTop/graphicEngineVGA/CounterYReg_reg[5]/Q
                         net (fo=18, routed)          0.804     6.394    gameTop/graphicEngineVGA/pixelYBack[5]
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.518 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.518    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/S[0]
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.068 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.068    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.290 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_14/O[0]
                         net (fo=1, routed)           0.578     7.868    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_3[8]
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     8.807 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_12/O[3]
                         net (fo=1, routed)           0.805     9.611    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_4__10[10]
    SLICE_X48Y70         LUT3 (Prop_lut3_I2_O)        0.334     9.945 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_1__5/O
                         net (fo=1, routed)           0.601    10.547    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/backBufferMemory_io_address[10]
    RAMB18_X1Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.460    14.801    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.059    
                         clock uncertainty           -0.035    15.024    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774    14.250    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 2.152ns (40.399%)  route 3.175ns (59.601%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y67         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  gameTop/graphicEngineVGA/CounterXReg_reg[2]/Q
                         net (fo=27, routed)          1.039     6.529    gameTop/graphicEngineVGA/inSpriteXValue_6[2]
    SLICE_X56Y60         LUT2 (Prop_lut2_I0_O)        0.299     6.828 r  gameTop/graphicEngineVGA/inSpriteXValue_5_carry_i_2/O
                         net (fo=1, routed)           0.000     6.828    gameTop/graphicEngineVGA/inSpriteXValue_5_carry_i_2_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.208 r  gameTop/graphicEngineVGA/inSpriteXValue_5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.208    gameTop/graphicEngineVGA/inSpriteXValue_5_carry_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.427 f  gameTop/graphicEngineVGA/inSpriteXValue_5_carry__0/O[0]
                         net (fo=3, routed)           0.662     8.089    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/inSpriteXValue_5[4]
    SLICE_X57Y61         LUT1 (Prop_lut1_I0_O)        0.295     8.384 r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_10__2/O
                         net (fo=1, routed)           0.000     8.384    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_10__2_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.631 r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_6__0/O[0]
                         net (fo=2, routed)           0.781     9.412    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/O[0]
    SLICE_X59Y60         LUT3 (Prop_lut3_I0_O)        0.293     9.705 r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_1__4/O
                         net (fo=1, routed)           0.693    10.398    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_1__4_n_0
    RAMB18_X2Y25         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.474    14.815    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y25         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.073    
                         clock uncertainty           -0.035    15.038    
    RAMB18_X2Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.768    14.270    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 2.474ns (48.085%)  route 2.671ns (51.915%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.551     5.072    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  gameTop/graphicEngineVGA/CounterYReg_reg[5]/Q
                         net (fo=18, routed)          0.804     6.394    gameTop/graphicEngineVGA/pixelYBack[5]
    SLICE_X48Y67         LUT2 (Prop_lut2_I1_O)        0.124     6.518 r  gameTop/graphicEngineVGA/RAM_reg_i_20__0/O
                         net (fo=1, routed)           0.000     6.518    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/S[0]
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.098 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15/O[2]
                         net (fo=1, routed)           0.488     7.586    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_3[6]
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.289 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.289    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_13_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.511 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_12/O[0]
                         net (fo=1, routed)           0.800     9.310    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_4__10[7]
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.327     9.637 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_4__3/O
                         net (fo=1, routed)           0.579    10.217    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/backBufferMemory_io_address[7]
    RAMB18_X1Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.460    14.801    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.059    
                         clock uncertainty           -0.035    15.024    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.768    14.256    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 2.223ns (43.493%)  route 2.888ns (56.507%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y67         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/Q
                         net (fo=28, routed)          1.052     6.579    gameTop/graphicEngineVGA/inSpriteXValue_6[1]
    SLICE_X55Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.703 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.703    gameTop/graphicEngineVGA/inSpriteXValue_2_carry_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.253 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.253    gameTop/graphicEngineVGA/inSpriteXValue_2_carry_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.475 f  gameTop/graphicEngineVGA/inSpriteXValue_2_carry__0/O[0]
                         net (fo=3, routed)           0.449     7.924    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/inSpriteXValue_2[3]
    SLICE_X54Y61         LUT1 (Prop_lut1_I0_O)        0.299     8.223 r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_10__1/O
                         net (fo=1, routed)           0.000     8.223    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_10__1_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.475 r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_6/O[0]
                         net (fo=2, routed)           0.796     9.271    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/O[0]
    SLICE_X57Y60         LUT3 (Prop_lut3_I0_O)        0.320     9.591 r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_1__3/O
                         net (fo=1, routed)           0.591    10.182    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_1__3_n_0
    RAMB18_X2Y24         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.474    14.815    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y24         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.073    
                         clock uncertainty           -0.035    15.038    
    RAMB18_X2Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    14.264    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  4.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.515%)  route 0.189ns (53.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[6]/Q
                         net (fo=3, routed)           0.189     1.790    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[6]
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.865     1.993    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.515    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.698    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.854%)  route 0.219ns (57.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y78         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[10]/Q
                         net (fo=3, routed)           0.219     1.820    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[10]
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.865     1.993    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.515    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.698    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/sprite2XReg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteXPositionReg_5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.577%)  route 0.077ns (35.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.562     1.445    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X53Y60         FDSE                                         r  gameTop/gameLogic/sprite2XReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  gameTop/gameLogic/sprite2XReg_reg[5]/Q
                         net (fo=4, routed)           0.077     1.664    gameTop/graphicEngineVGA/spriteXPositionReg_5_reg[10]_0[4]
    SLICE_X52Y60         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.832     1.960    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_5_reg[5]/C
                         clock pessimism             -0.502     1.458    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.076     1.534    gameTop/graphicEngineVGA/spriteXPositionReg_5_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.544%)  route 0.231ns (58.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[3]/Q
                         net (fo=3, routed)           0.231     1.830    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[3]
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.865     1.993    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.515    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.698    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.630%)  route 0.230ns (58.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/Q
                         net (fo=3, routed)           0.230     1.831    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[7]
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.865     1.993    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.515    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.698    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg__1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.562     1.445    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  gameTop/graphicEngineVGA/spriteVisibleReg_5_reg/Q
                         net (fo=2, routed)           0.068     1.654    gameTop/graphicEngineVGA/spriteVisibleReg_5
    SLICE_X57Y63         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.829     1.957    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg__1_reg/C
                         clock pessimism             -0.512     1.445    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.075     1.520    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg__1_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.478%)  route 0.231ns (58.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[4]/Q
                         net (fo=3, routed)           0.231     1.833    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[4]
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.865     1.993    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.515    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.698    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.073%)  route 0.235ns (58.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[0]/Q
                         net (fo=3, routed)           0.235     1.835    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[0]
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.865     1.993    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y30         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.515    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.698    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg__1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.563     1.446    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  gameTop/graphicEngineVGA/spriteVisibleReg_2_reg/Q
                         net (fo=2, routed)           0.067     1.654    gameTop/graphicEngineVGA/spriteVisibleReg_2
    SLICE_X53Y58         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.833     1.961    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg__1_reg/C
                         clock pessimism             -0.515     1.446    
    SLICE_X53Y58         FDRE (Hold_fdre_C_D)         0.071     1.517    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg__1_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/spriteVisibleReg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg__1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.591     1.474    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  gameTop/graphicEngineVGA/spriteVisibleReg_1_reg/Q
                         net (fo=3, routed)           0.078     1.693    gameTop/graphicEngineVGA/spriteVisibleReg_1
    SLICE_X59Y57         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.860     1.988    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg__1_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.075     1.549    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg__1_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y28  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y20  gameTop/graphicEngineVGA/backTileMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y27  gameTop/graphicEngineVGA/backTileMemories_1/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y27  gameTop/graphicEngineVGA/backTileMemories_2/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y31  gameTop/graphicEngineVGA/backTileMemories_3/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28  gameTop/graphicEngineVGA/backTileMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26  gameTop/graphicEngineVGA/backTileMemories_4/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y26  gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y62  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y62  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y62  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y62  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y62  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y62  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y64  pipeResetReg_0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y64  pipeResetReg_0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y64  pipeResetReg_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y64  pipeResetReg_1_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y62  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y62  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y62  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y62  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y62  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y62  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y64  pipeResetReg_0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y64  pipeResetReg_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y64  pipeResetReg_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y64  pipeResetReg_1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.824ns  (logic 4.158ns (53.148%)  route 3.666ns (46.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.478     5.549 r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           3.666     9.215    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.680    12.895 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.895    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.653ns  (logic 4.146ns (54.169%)  route 3.507ns (45.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.550     5.071    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.478     5.549 r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           3.507     9.056    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668    12.724 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.724    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.372ns  (logic 4.039ns (54.789%)  route 3.333ns (45.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.552     5.073    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.333     8.924    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.445 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.445    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 4.020ns (55.099%)  route 3.276ns (44.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.552     5.073    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/Q
                         net (fo=1, routed)           3.276     8.867    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.370 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.370    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.269ns  (logic 4.047ns (55.677%)  route 3.222ns (44.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.552     5.073    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/Q
                         net (fo=1, routed)           3.222     8.813    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.342 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.342    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 3.981ns (55.148%)  route 3.238ns (44.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.552     5.073    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           3.238     8.766    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.291 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.291    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 3.980ns (55.138%)  route 3.238ns (44.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.552     5.073    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/Q
                         net (fo=1, routed)           3.238     8.767    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.291 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.291    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 3.951ns (54.769%)  route 3.263ns (45.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.552     5.073    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.263     8.792    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.287 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.287    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.212ns  (logic 3.959ns (54.901%)  route 3.252ns (45.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.552     5.073    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.252     8.781    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.285 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.285    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.103ns  (logic 4.023ns (56.646%)  route 3.079ns (43.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.552     5.073    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.079     8.670    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.176 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.176    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.363ns (67.475%)  route 0.657ns (32.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.586     1.469    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.657     2.267    io_missingFrameError_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.490 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.490    io_missingFrameError
    L1                                                                r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/backBufferWriteErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_backBufferWriteError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.380ns (65.335%)  route 0.732ns (34.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  gameTop/graphicEngineVGA/backBufferWriteErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  gameTop/graphicEngineVGA/backBufferWriteErrorReg_reg/Q
                         net (fo=2, routed)           0.732     2.334    io_backBufferWriteError_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.550 r  io_backBufferWriteError_OBUF_inst/O
                         net (fo=0)                   0.000     3.550    io_backBufferWriteError
    P1                                                                r  io_backBufferWriteError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.384ns (63.047%)  route 0.811ns (36.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.811     2.419    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.639 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.639    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.395ns (63.336%)  route 0.808ns (36.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/Q
                         net (fo=1, routed)           0.808     2.415    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.646 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.646    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.361ns (58.285%)  route 0.974ns (41.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/Q
                         net (fo=1, routed)           0.974     2.558    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.778 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.778    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.366ns (56.884%)  route 1.035ns (43.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.035     2.619    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.844 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.844    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.371ns (56.614%)  route 1.050ns (43.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.050     2.658    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.864 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.864    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.346ns (54.808%)  route 1.109ns (45.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.109     2.694    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.898 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.898    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.338ns (54.178%)  route 1.131ns (45.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.131     2.715    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.912 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.912    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.366ns (55.185%)  route 1.109ns (44.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.560     1.443    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/Q
                         net (fo=1, routed)           1.109     2.693    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.918 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.918    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.821ns  (logic 1.452ns (30.126%)  route 3.369ns (69.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           3.369     4.821    gameTop/io_btnD_IBUF
    SLICE_X42Y57         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.436     4.777    gameTop/clock_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.546ns  (logic 1.451ns (31.922%)  route 3.095ns (68.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           3.095     4.546    gameTop/io_btnR_IBUF
    SLICE_X40Y57         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.436     4.777    gameTop/clock_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/btnLState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.536ns  (logic 1.451ns (31.996%)  route 3.084ns (68.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           3.084     4.536    gameTop/io_btnL_IBUF
    SLICE_X40Y58         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.436     4.777    gameTop/clock_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.441ns  (logic 1.454ns (32.738%)  route 2.987ns (67.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           2.987     4.441    gameTop/io_btnU_IBUF
    SLICE_X40Y57         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.436     4.777    gameTop/clock_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.786ns  (logic 1.456ns (52.261%)  route 1.330ns (47.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.330     2.786    reset_IBUF
    SLICE_X60Y63         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.503     4.844    clock_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  syncResetInput_REG_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.224ns (29.568%)  route 0.534ns (70.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.534     0.758    reset_IBUF
    SLICE_X60Y63         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.856     1.984    clock_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  syncResetInput_REG_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.222ns (14.485%)  route 1.310ns (85.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           1.310     1.532    gameTop/io_btnU_IBUF
    SLICE_X40Y57         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.830     1.957    gameTop/clock_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/btnLState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.219ns (13.493%)  route 1.406ns (86.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           1.406     1.626    gameTop/io_btnL_IBUF
    SLICE_X40Y58         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.830     1.957    gameTop/clock_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.219ns (13.403%)  route 1.417ns (86.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           1.417     1.636    gameTop/io_btnR_IBUF
    SLICE_X40Y57         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.830     1.957    gameTop/clock_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.221ns (12.857%)  route 1.495ns (87.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           1.495     1.715    gameTop/io_btnD_IBUF
    SLICE_X42Y57         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.830     1.957    gameTop/clock_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C





