$date
	Sat Jun 15 23:08:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_tb $end
$var wire 8 ! reg_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # data [7:0] $end
$var reg 1 $ enable $end
$var reg 1 % latch $end
$var reg 1 & reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 8 ' data [7:0] $end
$var wire 1 $ enable $end
$var wire 1 % latch $end
$var wire 1 & reset $end
$var reg 8 ( r [7:0] $end
$var reg 8 ) reg_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
bx (
b0 '
1&
0%
0$
b0 #
0"
bx !
$end
#5
b0 (
bz !
bz )
1"
#10
0"
1%
b10101010 #
b10101010 '
0&
#15
b10101010 (
1"
#20
0"
1$
0%
#25
b10101010 !
b10101010 )
1"
#30
0"
1%
b1010101 #
b1010101 '
#35
b1010101 !
b1010101 )
b1010101 (
1"
#40
0"
0$
0%
#45
bz !
bz )
1"
#50
0"
