#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Sep 17 19:10:33 2022
# Process ID: 6888
# Current directory: C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent620 C:\Users\ekarabu\Desktop\Aydin_amro\github_files\Scheduling-PR\multislot_scheduling\multislot_scheduling.xpr
# Log file: C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/vivado.log
# Journal file: C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling'
INFO: [Project 1-313] Project file moved from 'C:/Users/aamalik3/Desktop/GitHub/Scheduling-PR/multislot_scheduling' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 861.879 ; gain = 115.969
update_compile_order -fileset sources_1
file mkdir C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk
write_hwdef -force  -file C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk/design_1_wrapper.hdf
zip_exception: Failed to open zip archive C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk/design_1_wrapper.hdf. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk/design_1_wrapper.hdf. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk/design_1_wrapper.hdf. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk/design_1_wrapper.hdf. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk/design_1_wrapper.hdf. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk/design_1_wrapper.hdf. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk/design_1_wrapper.hdf. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk/design_1_wrapper.hdf. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk/design_1_wrapper.hdf. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk/design_1_wrapper.hdf. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk/design_1_wrapper.hdf. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk/design_1_wrapper.hdf. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileslaunch_sdk -workspace C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk -hwspec C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk -hwspec C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/multislot_scheduling.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B4A78C
set_property PROGRAM.FILE {C:\Users\ekarabu\Desktop\Aydin_amro\github_files\Scheduling-PR\IPs\aes\aes.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/IPs/aes/aes.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_run impl_1
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/.Xil/Vivado-6888-diomedes/dcp20/design_1_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/.Xil/Vivado-6888-diomedes/dcp20/design_1_wrapper_board.xdc]
Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/.Xil/Vivado-6888-diomedes/dcp20/design_1_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/.Xil/Vivado-6888-diomedes/dcp20/design_1_wrapper_early.xdc]
Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/.Xil/Vivado-6888-diomedes/dcp20/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/.Xil/Vivado-6888-diomedes/dcp20/design_1_wrapper.xdc]
Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/.Xil/Vivado-6888-diomedes/dcp20/design_1_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/multislot_scheduling/.Xil/Vivado-6888-diomedes/dcp20/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.965 . Memory (MB): peak = 1848.441 ; gain = 19.172
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.966 . Memory (MB): peak = 1848.441 ; gain = 19.227
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2054.953 ; gain = 576.027
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B4A78C
set_property PROGRAM.FILE {C:\Users\ekarabu\Desktop\Aydin_amro\github_files\Scheduling-PR\IPs\aes\aes.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/IPs/aes/aes.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/IPs/aes/aes.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 18 19:13:51 2022...
