ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM5_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM5_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-sp-d16
  26              	MX_TIM5_Init:
  27              	.LFB143:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  30:Core/Src/tim.c **** 
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 2


  31:Core/Src/tim.c **** /* TIM3 init function */
  32:Core/Src/tim.c **** void MX_TIM3_Init(void)
  33:Core/Src/tim.c **** {
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  46:Core/Src/tim.c ****   htim3.Instance = TIM3;
  47:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  48:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  49:Core/Src/tim.c ****   htim3.Init.Period = 28000;
  50:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  68:Core/Src/tim.c ****   {
  69:Core/Src/tim.c ****     Error_Handler();
  70:Core/Src/tim.c ****   }
  71:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  74:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
  75:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  76:Core/Src/tim.c ****   {
  77:Core/Src/tim.c ****     Error_Handler();
  78:Core/Src/tim.c ****   }
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  86:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
  87:Core/Src/tim.c **** 
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 3


  88:Core/Src/tim.c **** }
  89:Core/Src/tim.c **** /* TIM4 init function */
  90:Core/Src/tim.c **** void MX_TIM4_Init(void)
  91:Core/Src/tim.c **** {
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  98:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  99:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 104:Core/Src/tim.c ****   htim4.Instance = TIM4;
 105:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 106:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 107:Core/Src/tim.c ****   htim4.Init.Period = 28000;
 108:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 109:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 110:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 111:Core/Src/tim.c ****   {
 112:Core/Src/tim.c ****     Error_Handler();
 113:Core/Src/tim.c ****   }
 114:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 115:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 116:Core/Src/tim.c ****   {
 117:Core/Src/tim.c ****     Error_Handler();
 118:Core/Src/tim.c ****   }
 119:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 120:Core/Src/tim.c ****   {
 121:Core/Src/tim.c ****     Error_Handler();
 122:Core/Src/tim.c ****   }
 123:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 124:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 125:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 126:Core/Src/tim.c ****   {
 127:Core/Src/tim.c ****     Error_Handler();
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 130:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 131:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 132:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 133:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 134:Core/Src/tim.c ****   {
 135:Core/Src/tim.c ****     Error_Handler();
 136:Core/Src/tim.c ****   }
 137:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 138:Core/Src/tim.c ****   {
 139:Core/Src/tim.c ****     Error_Handler();
 140:Core/Src/tim.c ****   }
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 142:Core/Src/tim.c **** 
 143:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 144:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 4


 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c **** }
 147:Core/Src/tim.c **** /* TIM5 init function */
 148:Core/Src/tim.c **** void MX_TIM5_Init(void)
 149:Core/Src/tim.c **** {
  29              		.loc 1 149 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 40
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 155 3 view .LVU1
  41              		.loc 1 155 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0493     		str	r3, [sp, #16]
  44 0008 0593     		str	r3, [sp, #20]
  45 000a 0693     		str	r3, [sp, #24]
  46 000c 0793     		str	r3, [sp, #28]
 156:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 156 3 is_stmt 1 view .LVU3
  48              		.loc 1 156 27 is_stmt 0 view .LVU4
  49 000e 0193     		str	r3, [sp, #4]
  50 0010 0293     		str	r3, [sp, #8]
  51 0012 0393     		str	r3, [sp, #12]
 157:Core/Src/tim.c **** 
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 161:Core/Src/tim.c ****   htim5.Instance = TIM5;
  52              		.loc 1 161 3 is_stmt 1 view .LVU5
  53              		.loc 1 161 18 is_stmt 0 view .LVU6
  54 0014 1448     		ldr	r0, .L9
  55 0016 154A     		ldr	r2, .L9+4
  56 0018 0260     		str	r2, [r0]
 162:Core/Src/tim.c ****   htim5.Init.Prescaler = 100;
  57              		.loc 1 162 3 is_stmt 1 view .LVU7
  58              		.loc 1 162 24 is_stmt 0 view .LVU8
  59 001a 6422     		movs	r2, #100
  60 001c 4260     		str	r2, [r0, #4]
 163:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  61              		.loc 1 163 3 is_stmt 1 view .LVU9
  62              		.loc 1 163 26 is_stmt 0 view .LVU10
  63 001e 8360     		str	r3, [r0, #8]
 164:Core/Src/tim.c ****   htim5.Init.Period = 4294967295;
  64              		.loc 1 164 3 is_stmt 1 view .LVU11
  65              		.loc 1 164 21 is_stmt 0 view .LVU12
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 5


  66 0020 4FF0FF32 		mov	r2, #-1
  67 0024 C260     		str	r2, [r0, #12]
 165:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  68              		.loc 1 165 3 is_stmt 1 view .LVU13
  69              		.loc 1 165 28 is_stmt 0 view .LVU14
  70 0026 0361     		str	r3, [r0, #16]
 166:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  71              		.loc 1 166 3 is_stmt 1 view .LVU15
  72              		.loc 1 166 32 is_stmt 0 view .LVU16
  73 0028 8361     		str	r3, [r0, #24]
 167:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
  74              		.loc 1 167 3 is_stmt 1 view .LVU17
  75              		.loc 1 167 7 is_stmt 0 view .LVU18
  76 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  77              	.LVL0:
  78              		.loc 1 167 6 view .LVU19
  79 002e 90B9     		cbnz	r0, .L6
  80              	.L2:
 168:Core/Src/tim.c ****   {
 169:Core/Src/tim.c ****     Error_Handler();
 170:Core/Src/tim.c ****   }
 171:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  81              		.loc 1 171 3 is_stmt 1 view .LVU20
  82              		.loc 1 171 34 is_stmt 0 view .LVU21
  83 0030 4FF48053 		mov	r3, #4096
  84 0034 0493     		str	r3, [sp, #16]
 172:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
  85              		.loc 1 172 3 is_stmt 1 view .LVU22
  86              		.loc 1 172 7 is_stmt 0 view .LVU23
  87 0036 04A9     		add	r1, sp, #16
  88 0038 0B48     		ldr	r0, .L9
  89 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  90              	.LVL1:
  91              		.loc 1 172 6 view .LVU24
  92 003e 68B9     		cbnz	r0, .L7
  93              	.L3:
 173:Core/Src/tim.c ****   {
 174:Core/Src/tim.c ****     Error_Handler();
 175:Core/Src/tim.c ****   }
 176:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  94              		.loc 1 176 3 is_stmt 1 view .LVU25
  95              		.loc 1 176 37 is_stmt 0 view .LVU26
  96 0040 0023     		movs	r3, #0
  97 0042 0193     		str	r3, [sp, #4]
 177:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  98              		.loc 1 177 3 is_stmt 1 view .LVU27
  99              		.loc 1 177 33 is_stmt 0 view .LVU28
 100 0044 0393     		str	r3, [sp, #12]
 178:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 101              		.loc 1 178 3 is_stmt 1 view .LVU29
 102              		.loc 1 178 7 is_stmt 0 view .LVU30
 103 0046 01A9     		add	r1, sp, #4
 104 0048 0748     		ldr	r0, .L9
 105 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 106              	.LVL2:
 107              		.loc 1 178 6 view .LVU31
 108 004e 40B9     		cbnz	r0, .L8
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 6


 109              	.L1:
 179:Core/Src/tim.c ****   {
 180:Core/Src/tim.c ****     Error_Handler();
 181:Core/Src/tim.c ****   }
 182:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c **** }
 110              		.loc 1 186 1 view .LVU32
 111 0050 09B0     		add	sp, sp, #36
 112              	.LCFI2:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 4
 115              		@ sp needed
 116 0052 5DF804FB 		ldr	pc, [sp], #4
 117              	.L6:
 118              	.LCFI3:
 119              		.cfi_restore_state
 169:Core/Src/tim.c ****   }
 120              		.loc 1 169 5 is_stmt 1 view .LVU33
 121 0056 FFF7FEFF 		bl	Error_Handler
 122              	.LVL3:
 123 005a E9E7     		b	.L2
 124              	.L7:
 174:Core/Src/tim.c ****   }
 125              		.loc 1 174 5 view .LVU34
 126 005c FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
 128 0060 EEE7     		b	.L3
 129              	.L8:
 180:Core/Src/tim.c ****   }
 130              		.loc 1 180 5 view .LVU35
 131 0062 FFF7FEFF 		bl	Error_Handler
 132              	.LVL5:
 133              		.loc 1 186 1 is_stmt 0 view .LVU36
 134 0066 F3E7     		b	.L1
 135              	.L10:
 136              		.align	2
 137              	.L9:
 138 0068 00000000 		.word	.LANCHOR0
 139 006c 000C0040 		.word	1073744896
 140              		.cfi_endproc
 141              	.LFE143:
 143              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 144              		.align	1
 145              		.global	HAL_TIM_Base_MspInit
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 149              		.fpu fpv5-sp-d16
 151              	HAL_TIM_Base_MspInit:
 152              	.LVL6:
 153              	.LFB144:
 187:Core/Src/tim.c **** 
 188:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 189:Core/Src/tim.c **** {
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 7


 154              		.loc 1 189 1 is_stmt 1 view -0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 16
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158              		@ link register save eliminated.
 159              		.loc 1 189 1 is_stmt 0 view .LVU38
 160 0000 84B0     		sub	sp, sp, #16
 161              	.LCFI4:
 162              		.cfi_def_cfa_offset 16
 190:Core/Src/tim.c **** 
 191:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 163              		.loc 1 191 3 is_stmt 1 view .LVU39
 164              		.loc 1 191 20 is_stmt 0 view .LVU40
 165 0002 0368     		ldr	r3, [r0]
 166              		.loc 1 191 5 view .LVU41
 167 0004 154A     		ldr	r2, .L19
 168 0006 9342     		cmp	r3, r2
 169 0008 07D0     		beq	.L16
 192:Core/Src/tim.c ****   {
 193:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 196:Core/Src/tim.c ****     /* TIM3 clock enable */
 197:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 201:Core/Src/tim.c ****   }
 202:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 170              		.loc 1 202 8 is_stmt 1 view .LVU42
 171              		.loc 1 202 10 is_stmt 0 view .LVU43
 172 000a 154A     		ldr	r2, .L19+4
 173 000c 9342     		cmp	r3, r2
 174 000e 0FD0     		beq	.L17
 203:Core/Src/tim.c ****   {
 204:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 207:Core/Src/tim.c ****     /* TIM4 clock enable */
 208:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 212:Core/Src/tim.c ****   }
 213:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 175              		.loc 1 213 8 is_stmt 1 view .LVU44
 176              		.loc 1 213 10 is_stmt 0 view .LVU45
 177 0010 144A     		ldr	r2, .L19+8
 178 0012 9342     		cmp	r3, r2
 179 0014 17D0     		beq	.L18
 180              	.L11:
 214:Core/Src/tim.c ****   {
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 218:Core/Src/tim.c ****     /* TIM5 clock enable */
 219:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 8


 220:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 221:Core/Src/tim.c **** 
 222:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 223:Core/Src/tim.c ****   }
 224:Core/Src/tim.c **** }
 181              		.loc 1 224 1 view .LVU46
 182 0016 04B0     		add	sp, sp, #16
 183              	.LCFI5:
 184              		.cfi_remember_state
 185              		.cfi_def_cfa_offset 0
 186              		@ sp needed
 187 0018 7047     		bx	lr
 188              	.L16:
 189              	.LCFI6:
 190              		.cfi_restore_state
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 191              		.loc 1 197 5 is_stmt 1 view .LVU47
 192              	.LBB2:
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 193              		.loc 1 197 5 view .LVU48
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 194              		.loc 1 197 5 view .LVU49
 195 001a 134B     		ldr	r3, .L19+12
 196 001c 1A6C     		ldr	r2, [r3, #64]
 197 001e 42F00202 		orr	r2, r2, #2
 198 0022 1A64     		str	r2, [r3, #64]
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 199              		.loc 1 197 5 view .LVU50
 200 0024 1B6C     		ldr	r3, [r3, #64]
 201 0026 03F00203 		and	r3, r3, #2
 202 002a 0193     		str	r3, [sp, #4]
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 203              		.loc 1 197 5 view .LVU51
 204 002c 019B     		ldr	r3, [sp, #4]
 205              	.LBE2:
 197:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 206              		.loc 1 197 5 view .LVU52
 207 002e F2E7     		b	.L11
 208              	.L17:
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 209              		.loc 1 208 5 view .LVU53
 210              	.LBB3:
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 211              		.loc 1 208 5 view .LVU54
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 212              		.loc 1 208 5 view .LVU55
 213 0030 0D4B     		ldr	r3, .L19+12
 214 0032 1A6C     		ldr	r2, [r3, #64]
 215 0034 42F00402 		orr	r2, r2, #4
 216 0038 1A64     		str	r2, [r3, #64]
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 217              		.loc 1 208 5 view .LVU56
 218 003a 1B6C     		ldr	r3, [r3, #64]
 219 003c 03F00403 		and	r3, r3, #4
 220 0040 0293     		str	r3, [sp, #8]
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 221              		.loc 1 208 5 view .LVU57
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 9


 222 0042 029B     		ldr	r3, [sp, #8]
 223              	.LBE3:
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 224              		.loc 1 208 5 view .LVU58
 225 0044 E7E7     		b	.L11
 226              	.L18:
 219:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 227              		.loc 1 219 5 view .LVU59
 228              	.LBB4:
 219:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 229              		.loc 1 219 5 view .LVU60
 219:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 230              		.loc 1 219 5 view .LVU61
 231 0046 084B     		ldr	r3, .L19+12
 232 0048 1A6C     		ldr	r2, [r3, #64]
 233 004a 42F00802 		orr	r2, r2, #8
 234 004e 1A64     		str	r2, [r3, #64]
 219:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 235              		.loc 1 219 5 view .LVU62
 236 0050 1B6C     		ldr	r3, [r3, #64]
 237 0052 03F00803 		and	r3, r3, #8
 238 0056 0393     		str	r3, [sp, #12]
 219:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 239              		.loc 1 219 5 view .LVU63
 240 0058 039B     		ldr	r3, [sp, #12]
 241              	.LBE4:
 219:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 242              		.loc 1 219 5 view .LVU64
 243              		.loc 1 224 1 is_stmt 0 view .LVU65
 244 005a DCE7     		b	.L11
 245              	.L20:
 246              		.align	2
 247              	.L19:
 248 005c 00040040 		.word	1073742848
 249 0060 00080040 		.word	1073743872
 250 0064 000C0040 		.word	1073744896
 251 0068 00380240 		.word	1073887232
 252              		.cfi_endproc
 253              	.LFE144:
 255              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 256              		.align	1
 257              		.global	HAL_TIM_MspPostInit
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 261              		.fpu fpv5-sp-d16
 263              	HAL_TIM_MspPostInit:
 264              	.LVL7:
 265              	.LFB145:
 225:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 226:Core/Src/tim.c **** {
 266              		.loc 1 226 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 32
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              		.loc 1 226 1 is_stmt 0 view .LVU67
 271 0000 30B5     		push	{r4, r5, lr}
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 10


 272              	.LCFI7:
 273              		.cfi_def_cfa_offset 12
 274              		.cfi_offset 4, -12
 275              		.cfi_offset 5, -8
 276              		.cfi_offset 14, -4
 277 0002 89B0     		sub	sp, sp, #36
 278              	.LCFI8:
 279              		.cfi_def_cfa_offset 48
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 280              		.loc 1 228 3 is_stmt 1 view .LVU68
 281              		.loc 1 228 20 is_stmt 0 view .LVU69
 282 0004 0023     		movs	r3, #0
 283 0006 0393     		str	r3, [sp, #12]
 284 0008 0493     		str	r3, [sp, #16]
 285 000a 0593     		str	r3, [sp, #20]
 286 000c 0693     		str	r3, [sp, #24]
 287 000e 0793     		str	r3, [sp, #28]
 229:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 288              		.loc 1 229 3 is_stmt 1 view .LVU70
 289              		.loc 1 229 15 is_stmt 0 view .LVU71
 290 0010 0368     		ldr	r3, [r0]
 291              		.loc 1 229 5 view .LVU72
 292 0012 244A     		ldr	r2, .L27
 293 0014 9342     		cmp	r3, r2
 294 0016 04D0     		beq	.L25
 230:Core/Src/tim.c ****   {
 231:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 232:Core/Src/tim.c **** 
 233:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 234:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 235:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 236:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 237:Core/Src/tim.c ****     PC6     ------> TIM3_CH1
 238:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
 239:Core/Src/tim.c ****     */
 240:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 241:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 242:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 243:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 244:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 245:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 246:Core/Src/tim.c **** 
 247:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 248:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 249:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 250:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 251:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 252:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 253:Core/Src/tim.c **** 
 254:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 255:Core/Src/tim.c **** 
 256:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 257:Core/Src/tim.c ****   }
 258:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 295              		.loc 1 258 8 is_stmt 1 view .LVU73
 296              		.loc 1 258 10 is_stmt 0 view .LVU74
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 11


 297 0018 234A     		ldr	r2, .L27+4
 298 001a 9342     		cmp	r3, r2
 299 001c 2BD0     		beq	.L26
 300              	.LVL8:
 301              	.L21:
 259:Core/Src/tim.c ****   {
 260:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 261:Core/Src/tim.c **** 
 262:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 265:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 266:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 267:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 268:Core/Src/tim.c ****     */
 269:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 270:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 271:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 272:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 273:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 274:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 275:Core/Src/tim.c **** 
 276:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 277:Core/Src/tim.c **** 
 278:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 279:Core/Src/tim.c ****   }
 280:Core/Src/tim.c **** 
 281:Core/Src/tim.c **** }
 302              		.loc 1 281 1 view .LVU75
 303 001e 09B0     		add	sp, sp, #36
 304              	.LCFI9:
 305              		.cfi_remember_state
 306              		.cfi_def_cfa_offset 12
 307              		@ sp needed
 308 0020 30BD     		pop	{r4, r5, pc}
 309              	.LVL9:
 310              	.L25:
 311              	.LCFI10:
 312              		.cfi_restore_state
 234:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 313              		.loc 1 234 5 is_stmt 1 view .LVU76
 314              	.LBB5:
 234:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 315              		.loc 1 234 5 view .LVU77
 234:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 316              		.loc 1 234 5 view .LVU78
 317 0022 224B     		ldr	r3, .L27+8
 318 0024 1A6B     		ldr	r2, [r3, #48]
 319 0026 42F00402 		orr	r2, r2, #4
 320 002a 1A63     		str	r2, [r3, #48]
 234:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 321              		.loc 1 234 5 view .LVU79
 322 002c 1A6B     		ldr	r2, [r3, #48]
 323 002e 02F00402 		and	r2, r2, #4
 324 0032 0092     		str	r2, [sp]
 234:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 325              		.loc 1 234 5 view .LVU80
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 12


 326 0034 009A     		ldr	r2, [sp]
 327              	.LBE5:
 234:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 328              		.loc 1 234 5 view .LVU81
 235:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 329              		.loc 1 235 5 view .LVU82
 330              	.LBB6:
 235:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 331              		.loc 1 235 5 view .LVU83
 235:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 332              		.loc 1 235 5 view .LVU84
 333 0036 1A6B     		ldr	r2, [r3, #48]
 334 0038 42F00202 		orr	r2, r2, #2
 335 003c 1A63     		str	r2, [r3, #48]
 235:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 336              		.loc 1 235 5 view .LVU85
 337 003e 1B6B     		ldr	r3, [r3, #48]
 338 0040 03F00203 		and	r3, r3, #2
 339 0044 0193     		str	r3, [sp, #4]
 235:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 340              		.loc 1 235 5 view .LVU86
 341 0046 019B     		ldr	r3, [sp, #4]
 342              	.LBE6:
 235:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 343              		.loc 1 235 5 view .LVU87
 240:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 344              		.loc 1 240 5 view .LVU88
 240:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 345              		.loc 1 240 25 is_stmt 0 view .LVU89
 346 0048 4023     		movs	r3, #64
 347 004a 0393     		str	r3, [sp, #12]
 241:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 348              		.loc 1 241 5 is_stmt 1 view .LVU90
 241:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 349              		.loc 1 241 26 is_stmt 0 view .LVU91
 350 004c 1225     		movs	r5, #18
 351 004e 0495     		str	r5, [sp, #16]
 242:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 352              		.loc 1 242 5 is_stmt 1 view .LVU92
 243:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 353              		.loc 1 243 5 view .LVU93
 243:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 354              		.loc 1 243 27 is_stmt 0 view .LVU94
 355 0050 0224     		movs	r4, #2
 356 0052 0694     		str	r4, [sp, #24]
 244:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 357              		.loc 1 244 5 is_stmt 1 view .LVU95
 244:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 358              		.loc 1 244 31 is_stmt 0 view .LVU96
 359 0054 0794     		str	r4, [sp, #28]
 245:Core/Src/tim.c **** 
 360              		.loc 1 245 5 is_stmt 1 view .LVU97
 361 0056 03A9     		add	r1, sp, #12
 362 0058 1548     		ldr	r0, .L27+12
 363              	.LVL10:
 245:Core/Src/tim.c **** 
 364              		.loc 1 245 5 is_stmt 0 view .LVU98
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 13


 365 005a FFF7FEFF 		bl	HAL_GPIO_Init
 366              	.LVL11:
 247:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 367              		.loc 1 247 5 is_stmt 1 view .LVU99
 247:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 368              		.loc 1 247 25 is_stmt 0 view .LVU100
 369 005e 2023     		movs	r3, #32
 370 0060 0393     		str	r3, [sp, #12]
 248:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 371              		.loc 1 248 5 is_stmt 1 view .LVU101
 248:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 372              		.loc 1 248 26 is_stmt 0 view .LVU102
 373 0062 0495     		str	r5, [sp, #16]
 249:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 374              		.loc 1 249 5 is_stmt 1 view .LVU103
 249:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 375              		.loc 1 249 26 is_stmt 0 view .LVU104
 376 0064 0023     		movs	r3, #0
 377 0066 0593     		str	r3, [sp, #20]
 250:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 378              		.loc 1 250 5 is_stmt 1 view .LVU105
 250:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 379              		.loc 1 250 27 is_stmt 0 view .LVU106
 380 0068 0694     		str	r4, [sp, #24]
 251:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 381              		.loc 1 251 5 is_stmt 1 view .LVU107
 251:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 382              		.loc 1 251 31 is_stmt 0 view .LVU108
 383 006a 0794     		str	r4, [sp, #28]
 252:Core/Src/tim.c **** 
 384              		.loc 1 252 5 is_stmt 1 view .LVU109
 385 006c 03A9     		add	r1, sp, #12
 386 006e 1148     		ldr	r0, .L27+16
 387 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 388              	.LVL12:
 389 0074 D3E7     		b	.L21
 390              	.LVL13:
 391              	.L26:
 264:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 392              		.loc 1 264 5 view .LVU110
 393              	.LBB7:
 264:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 394              		.loc 1 264 5 view .LVU111
 264:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 395              		.loc 1 264 5 view .LVU112
 396 0076 0D4B     		ldr	r3, .L27+8
 397 0078 1A6B     		ldr	r2, [r3, #48]
 398 007a 42F00202 		orr	r2, r2, #2
 399 007e 1A63     		str	r2, [r3, #48]
 264:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 400              		.loc 1 264 5 view .LVU113
 401 0080 1B6B     		ldr	r3, [r3, #48]
 402 0082 03F00203 		and	r3, r3, #2
 403 0086 0293     		str	r3, [sp, #8]
 264:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 404              		.loc 1 264 5 view .LVU114
 405 0088 029B     		ldr	r3, [sp, #8]
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 14


 406              	.LBE7:
 264:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 407              		.loc 1 264 5 view .LVU115
 269:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 408              		.loc 1 269 5 view .LVU116
 269:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 409              		.loc 1 269 25 is_stmt 0 view .LVU117
 410 008a 4FF44073 		mov	r3, #768
 411 008e 0393     		str	r3, [sp, #12]
 270:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 412              		.loc 1 270 5 is_stmt 1 view .LVU118
 270:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 413              		.loc 1 270 26 is_stmt 0 view .LVU119
 414 0090 1223     		movs	r3, #18
 415 0092 0493     		str	r3, [sp, #16]
 271:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 416              		.loc 1 271 5 is_stmt 1 view .LVU120
 272:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 417              		.loc 1 272 5 view .LVU121
 272:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 418              		.loc 1 272 27 is_stmt 0 view .LVU122
 419 0094 0223     		movs	r3, #2
 420 0096 0693     		str	r3, [sp, #24]
 273:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 421              		.loc 1 273 5 is_stmt 1 view .LVU123
 273:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 422              		.loc 1 273 31 is_stmt 0 view .LVU124
 423 0098 0793     		str	r3, [sp, #28]
 274:Core/Src/tim.c **** 
 424              		.loc 1 274 5 is_stmt 1 view .LVU125
 425 009a 03A9     		add	r1, sp, #12
 426 009c 0548     		ldr	r0, .L27+16
 427              	.LVL14:
 274:Core/Src/tim.c **** 
 428              		.loc 1 274 5 is_stmt 0 view .LVU126
 429 009e FFF7FEFF 		bl	HAL_GPIO_Init
 430              	.LVL15:
 431              		.loc 1 281 1 view .LVU127
 432 00a2 BCE7     		b	.L21
 433              	.L28:
 434              		.align	2
 435              	.L27:
 436 00a4 00040040 		.word	1073742848
 437 00a8 00080040 		.word	1073743872
 438 00ac 00380240 		.word	1073887232
 439 00b0 00080240 		.word	1073874944
 440 00b4 00040240 		.word	1073873920
 441              		.cfi_endproc
 442              	.LFE145:
 444              		.section	.text.MX_TIM3_Init,"ax",%progbits
 445              		.align	1
 446              		.global	MX_TIM3_Init
 447              		.syntax unified
 448              		.thumb
 449              		.thumb_func
 450              		.fpu fpv5-sp-d16
 452              	MX_TIM3_Init:
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 15


 453              	.LFB141:
  33:Core/Src/tim.c **** 
 454              		.loc 1 33 1 is_stmt 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 56
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458 0000 00B5     		push	{lr}
 459              	.LCFI11:
 460              		.cfi_def_cfa_offset 4
 461              		.cfi_offset 14, -4
 462 0002 8FB0     		sub	sp, sp, #60
 463              	.LCFI12:
 464              		.cfi_def_cfa_offset 64
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 465              		.loc 1 39 3 view .LVU129
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 466              		.loc 1 39 26 is_stmt 0 view .LVU130
 467 0004 0023     		movs	r3, #0
 468 0006 0A93     		str	r3, [sp, #40]
 469 0008 0B93     		str	r3, [sp, #44]
 470 000a 0C93     		str	r3, [sp, #48]
 471 000c 0D93     		str	r3, [sp, #52]
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 472              		.loc 1 40 3 is_stmt 1 view .LVU131
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 473              		.loc 1 40 27 is_stmt 0 view .LVU132
 474 000e 0793     		str	r3, [sp, #28]
 475 0010 0893     		str	r3, [sp, #32]
 476 0012 0993     		str	r3, [sp, #36]
  41:Core/Src/tim.c **** 
 477              		.loc 1 41 3 is_stmt 1 view .LVU133
  41:Core/Src/tim.c **** 
 478              		.loc 1 41 22 is_stmt 0 view .LVU134
 479 0014 0093     		str	r3, [sp]
 480 0016 0193     		str	r3, [sp, #4]
 481 0018 0293     		str	r3, [sp, #8]
 482 001a 0393     		str	r3, [sp, #12]
 483 001c 0493     		str	r3, [sp, #16]
 484 001e 0593     		str	r3, [sp, #20]
 485 0020 0693     		str	r3, [sp, #24]
  46:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 486              		.loc 1 46 3 is_stmt 1 view .LVU135
  46:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 487              		.loc 1 46 18 is_stmt 0 view .LVU136
 488 0022 2548     		ldr	r0, .L43
 489 0024 254A     		ldr	r2, .L43+4
 490 0026 0260     		str	r2, [r0]
  47:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 491              		.loc 1 47 3 is_stmt 1 view .LVU137
  47:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 492              		.loc 1 47 24 is_stmt 0 view .LVU138
 493 0028 4360     		str	r3, [r0, #4]
  48:Core/Src/tim.c ****   htim3.Init.Period = 28000;
 494              		.loc 1 48 3 is_stmt 1 view .LVU139
  48:Core/Src/tim.c ****   htim3.Init.Period = 28000;
 495              		.loc 1 48 26 is_stmt 0 view .LVU140
 496 002a 8360     		str	r3, [r0, #8]
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 16


  49:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 497              		.loc 1 49 3 is_stmt 1 view .LVU141
  49:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 498              		.loc 1 49 21 is_stmt 0 view .LVU142
 499 002c 46F66052 		movw	r2, #28000
 500 0030 C260     		str	r2, [r0, #12]
  50:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 501              		.loc 1 50 3 is_stmt 1 view .LVU143
  50:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 502              		.loc 1 50 28 is_stmt 0 view .LVU144
 503 0032 0361     		str	r3, [r0, #16]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 504              		.loc 1 51 3 is_stmt 1 view .LVU145
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 505              		.loc 1 51 32 is_stmt 0 view .LVU146
 506 0034 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   {
 507              		.loc 1 52 3 is_stmt 1 view .LVU147
  52:Core/Src/tim.c ****   {
 508              		.loc 1 52 7 is_stmt 0 view .LVU148
 509 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 510              	.LVL16:
  52:Core/Src/tim.c ****   {
 511              		.loc 1 52 6 view .LVU149
 512 003a 58BB     		cbnz	r0, .L37
 513              	.L30:
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 514              		.loc 1 56 3 is_stmt 1 view .LVU150
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 515              		.loc 1 56 34 is_stmt 0 view .LVU151
 516 003c 4FF48053 		mov	r3, #4096
 517 0040 0A93     		str	r3, [sp, #40]
  57:Core/Src/tim.c ****   {
 518              		.loc 1 57 3 is_stmt 1 view .LVU152
  57:Core/Src/tim.c ****   {
 519              		.loc 1 57 7 is_stmt 0 view .LVU153
 520 0042 0AA9     		add	r1, sp, #40
 521 0044 1C48     		ldr	r0, .L43
 522 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 523              	.LVL17:
  57:Core/Src/tim.c ****   {
 524              		.loc 1 57 6 view .LVU154
 525 004a 30BB     		cbnz	r0, .L38
 526              	.L31:
  61:Core/Src/tim.c ****   {
 527              		.loc 1 61 3 is_stmt 1 view .LVU155
  61:Core/Src/tim.c ****   {
 528              		.loc 1 61 7 is_stmt 0 view .LVU156
 529 004c 1A48     		ldr	r0, .L43
 530 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 531              	.LVL18:
  61:Core/Src/tim.c ****   {
 532              		.loc 1 61 6 view .LVU157
 533 0052 28BB     		cbnz	r0, .L39
 534              	.L32:
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 535              		.loc 1 65 3 is_stmt 1 view .LVU158
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 17


  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 536              		.loc 1 65 37 is_stmt 0 view .LVU159
 537 0054 0023     		movs	r3, #0
 538 0056 0793     		str	r3, [sp, #28]
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 539              		.loc 1 66 3 is_stmt 1 view .LVU160
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 540              		.loc 1 66 33 is_stmt 0 view .LVU161
 541 0058 0993     		str	r3, [sp, #36]
  67:Core/Src/tim.c ****   {
 542              		.loc 1 67 3 is_stmt 1 view .LVU162
  67:Core/Src/tim.c ****   {
 543              		.loc 1 67 7 is_stmt 0 view .LVU163
 544 005a 07A9     		add	r1, sp, #28
 545 005c 1648     		ldr	r0, .L43
 546 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 547              	.LVL19:
  67:Core/Src/tim.c ****   {
 548              		.loc 1 67 6 view .LVU164
 549 0062 00BB     		cbnz	r0, .L40
 550              	.L33:
  71:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 551              		.loc 1 71 3 is_stmt 1 view .LVU165
  71:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 552              		.loc 1 71 20 is_stmt 0 view .LVU166
 553 0064 6023     		movs	r3, #96
 554 0066 0093     		str	r3, [sp]
  72:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 555              		.loc 1 72 3 is_stmt 1 view .LVU167
  72:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 556              		.loc 1 72 19 is_stmt 0 view .LVU168
 557 0068 0022     		movs	r2, #0
 558 006a 0192     		str	r2, [sp, #4]
  73:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 559              		.loc 1 73 3 is_stmt 1 view .LVU169
  73:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 560              		.loc 1 73 24 is_stmt 0 view .LVU170
 561 006c 0292     		str	r2, [sp, #8]
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 562              		.loc 1 74 3 is_stmt 1 view .LVU171
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 563              		.loc 1 74 24 is_stmt 0 view .LVU172
 564 006e 0423     		movs	r3, #4
 565 0070 0493     		str	r3, [sp, #16]
  75:Core/Src/tim.c ****   {
 566              		.loc 1 75 3 is_stmt 1 view .LVU173
  75:Core/Src/tim.c ****   {
 567              		.loc 1 75 7 is_stmt 0 view .LVU174
 568 0072 6946     		mov	r1, sp
 569 0074 1048     		ldr	r0, .L43
 570 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 571              	.LVL20:
  75:Core/Src/tim.c ****   {
 572              		.loc 1 75 6 view .LVU175
 573 007a B8B9     		cbnz	r0, .L41
 574              	.L34:
  79:Core/Src/tim.c ****   {
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 18


 575              		.loc 1 79 3 is_stmt 1 view .LVU176
  79:Core/Src/tim.c ****   {
 576              		.loc 1 79 7 is_stmt 0 view .LVU177
 577 007c 0422     		movs	r2, #4
 578 007e 6946     		mov	r1, sp
 579 0080 0D48     		ldr	r0, .L43
 580 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 581              	.LVL21:
  79:Core/Src/tim.c ****   {
 582              		.loc 1 79 6 view .LVU178
 583 0086 A0B9     		cbnz	r0, .L42
 584              	.L35:
  86:Core/Src/tim.c **** 
 585              		.loc 1 86 3 is_stmt 1 view .LVU179
 586 0088 0B48     		ldr	r0, .L43
 587 008a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 588              	.LVL22:
  88:Core/Src/tim.c **** /* TIM4 init function */
 589              		.loc 1 88 1 is_stmt 0 view .LVU180
 590 008e 0FB0     		add	sp, sp, #60
 591              	.LCFI13:
 592              		.cfi_remember_state
 593              		.cfi_def_cfa_offset 4
 594              		@ sp needed
 595 0090 5DF804FB 		ldr	pc, [sp], #4
 596              	.L37:
 597              	.LCFI14:
 598              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 599              		.loc 1 54 5 is_stmt 1 view .LVU181
 600 0094 FFF7FEFF 		bl	Error_Handler
 601              	.LVL23:
 602 0098 D0E7     		b	.L30
 603              	.L38:
  59:Core/Src/tim.c ****   }
 604              		.loc 1 59 5 view .LVU182
 605 009a FFF7FEFF 		bl	Error_Handler
 606              	.LVL24:
 607 009e D5E7     		b	.L31
 608              	.L39:
  63:Core/Src/tim.c ****   }
 609              		.loc 1 63 5 view .LVU183
 610 00a0 FFF7FEFF 		bl	Error_Handler
 611              	.LVL25:
 612 00a4 D6E7     		b	.L32
 613              	.L40:
  69:Core/Src/tim.c ****   }
 614              		.loc 1 69 5 view .LVU184
 615 00a6 FFF7FEFF 		bl	Error_Handler
 616              	.LVL26:
 617 00aa DBE7     		b	.L33
 618              	.L41:
  77:Core/Src/tim.c ****   }
 619              		.loc 1 77 5 view .LVU185
 620 00ac FFF7FEFF 		bl	Error_Handler
 621              	.LVL27:
 622 00b0 E4E7     		b	.L34
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 19


 623              	.L42:
  81:Core/Src/tim.c ****   }
 624              		.loc 1 81 5 view .LVU186
 625 00b2 FFF7FEFF 		bl	Error_Handler
 626              	.LVL28:
 627 00b6 E7E7     		b	.L35
 628              	.L44:
 629              		.align	2
 630              	.L43:
 631 00b8 00000000 		.word	.LANCHOR1
 632 00bc 00040040 		.word	1073742848
 633              		.cfi_endproc
 634              	.LFE141:
 636              		.section	.text.MX_TIM4_Init,"ax",%progbits
 637              		.align	1
 638              		.global	MX_TIM4_Init
 639              		.syntax unified
 640              		.thumb
 641              		.thumb_func
 642              		.fpu fpv5-sp-d16
 644              	MX_TIM4_Init:
 645              	.LFB142:
  91:Core/Src/tim.c **** 
 646              		.loc 1 91 1 view -0
 647              		.cfi_startproc
 648              		@ args = 0, pretend = 0, frame = 56
 649              		@ frame_needed = 0, uses_anonymous_args = 0
 650 0000 00B5     		push	{lr}
 651              	.LCFI15:
 652              		.cfi_def_cfa_offset 4
 653              		.cfi_offset 14, -4
 654 0002 8FB0     		sub	sp, sp, #60
 655              	.LCFI16:
 656              		.cfi_def_cfa_offset 64
  97:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 657              		.loc 1 97 3 view .LVU188
  97:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 658              		.loc 1 97 26 is_stmt 0 view .LVU189
 659 0004 0023     		movs	r3, #0
 660 0006 0A93     		str	r3, [sp, #40]
 661 0008 0B93     		str	r3, [sp, #44]
 662 000a 0C93     		str	r3, [sp, #48]
 663 000c 0D93     		str	r3, [sp, #52]
  98:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 664              		.loc 1 98 3 is_stmt 1 view .LVU190
  98:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 665              		.loc 1 98 27 is_stmt 0 view .LVU191
 666 000e 0793     		str	r3, [sp, #28]
 667 0010 0893     		str	r3, [sp, #32]
 668 0012 0993     		str	r3, [sp, #36]
  99:Core/Src/tim.c **** 
 669              		.loc 1 99 3 is_stmt 1 view .LVU192
  99:Core/Src/tim.c **** 
 670              		.loc 1 99 22 is_stmt 0 view .LVU193
 671 0014 0093     		str	r3, [sp]
 672 0016 0193     		str	r3, [sp, #4]
 673 0018 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 20


 674 001a 0393     		str	r3, [sp, #12]
 675 001c 0493     		str	r3, [sp, #16]
 676 001e 0593     		str	r3, [sp, #20]
 677 0020 0693     		str	r3, [sp, #24]
 104:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 678              		.loc 1 104 3 is_stmt 1 view .LVU194
 104:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 679              		.loc 1 104 18 is_stmt 0 view .LVU195
 680 0022 2648     		ldr	r0, .L59
 681 0024 264A     		ldr	r2, .L59+4
 682 0026 0260     		str	r2, [r0]
 105:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 683              		.loc 1 105 3 is_stmt 1 view .LVU196
 105:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 684              		.loc 1 105 24 is_stmt 0 view .LVU197
 685 0028 4360     		str	r3, [r0, #4]
 106:Core/Src/tim.c ****   htim4.Init.Period = 28000;
 686              		.loc 1 106 3 is_stmt 1 view .LVU198
 106:Core/Src/tim.c ****   htim4.Init.Period = 28000;
 687              		.loc 1 106 26 is_stmt 0 view .LVU199
 688 002a 8360     		str	r3, [r0, #8]
 107:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 689              		.loc 1 107 3 is_stmt 1 view .LVU200
 107:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 690              		.loc 1 107 21 is_stmt 0 view .LVU201
 691 002c 46F66052 		movw	r2, #28000
 692 0030 C260     		str	r2, [r0, #12]
 108:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 693              		.loc 1 108 3 is_stmt 1 view .LVU202
 108:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 694              		.loc 1 108 28 is_stmt 0 view .LVU203
 695 0032 0361     		str	r3, [r0, #16]
 109:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 696              		.loc 1 109 3 is_stmt 1 view .LVU204
 109:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 697              		.loc 1 109 32 is_stmt 0 view .LVU205
 698 0034 8361     		str	r3, [r0, #24]
 110:Core/Src/tim.c ****   {
 699              		.loc 1 110 3 is_stmt 1 view .LVU206
 110:Core/Src/tim.c ****   {
 700              		.loc 1 110 7 is_stmt 0 view .LVU207
 701 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 702              	.LVL29:
 110:Core/Src/tim.c ****   {
 703              		.loc 1 110 6 view .LVU208
 704 003a 60BB     		cbnz	r0, .L53
 705              	.L46:
 114:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 706              		.loc 1 114 3 is_stmt 1 view .LVU209
 114:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 707              		.loc 1 114 34 is_stmt 0 view .LVU210
 708 003c 4FF48053 		mov	r3, #4096
 709 0040 0A93     		str	r3, [sp, #40]
 115:Core/Src/tim.c ****   {
 710              		.loc 1 115 3 is_stmt 1 view .LVU211
 115:Core/Src/tim.c ****   {
 711              		.loc 1 115 7 is_stmt 0 view .LVU212
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 21


 712 0042 0AA9     		add	r1, sp, #40
 713 0044 1D48     		ldr	r0, .L59
 714 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 715              	.LVL30:
 115:Core/Src/tim.c ****   {
 716              		.loc 1 115 6 view .LVU213
 717 004a 38BB     		cbnz	r0, .L54
 718              	.L47:
 119:Core/Src/tim.c ****   {
 719              		.loc 1 119 3 is_stmt 1 view .LVU214
 119:Core/Src/tim.c ****   {
 720              		.loc 1 119 7 is_stmt 0 view .LVU215
 721 004c 1B48     		ldr	r0, .L59
 722 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 723              	.LVL31:
 119:Core/Src/tim.c ****   {
 724              		.loc 1 119 6 view .LVU216
 725 0052 30BB     		cbnz	r0, .L55
 726              	.L48:
 123:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 727              		.loc 1 123 3 is_stmt 1 view .LVU217
 123:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 728              		.loc 1 123 37 is_stmt 0 view .LVU218
 729 0054 0023     		movs	r3, #0
 730 0056 0793     		str	r3, [sp, #28]
 124:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 731              		.loc 1 124 3 is_stmt 1 view .LVU219
 124:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 732              		.loc 1 124 33 is_stmt 0 view .LVU220
 733 0058 0993     		str	r3, [sp, #36]
 125:Core/Src/tim.c ****   {
 734              		.loc 1 125 3 is_stmt 1 view .LVU221
 125:Core/Src/tim.c ****   {
 735              		.loc 1 125 7 is_stmt 0 view .LVU222
 736 005a 07A9     		add	r1, sp, #28
 737 005c 1748     		ldr	r0, .L59
 738 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 739              	.LVL32:
 125:Core/Src/tim.c ****   {
 740              		.loc 1 125 6 view .LVU223
 741 0062 08BB     		cbnz	r0, .L56
 742              	.L49:
 129:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 743              		.loc 1 129 3 is_stmt 1 view .LVU224
 129:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 744              		.loc 1 129 20 is_stmt 0 view .LVU225
 745 0064 6023     		movs	r3, #96
 746 0066 0093     		str	r3, [sp]
 130:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 747              		.loc 1 130 3 is_stmt 1 view .LVU226
 130:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 748              		.loc 1 130 19 is_stmt 0 view .LVU227
 749 0068 0023     		movs	r3, #0
 750 006a 0193     		str	r3, [sp, #4]
 131:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 751              		.loc 1 131 3 is_stmt 1 view .LVU228
 131:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 22


 752              		.loc 1 131 24 is_stmt 0 view .LVU229
 753 006c 0293     		str	r3, [sp, #8]
 132:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 754              		.loc 1 132 3 is_stmt 1 view .LVU230
 132:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 755              		.loc 1 132 24 is_stmt 0 view .LVU231
 756 006e 0423     		movs	r3, #4
 757 0070 0493     		str	r3, [sp, #16]
 133:Core/Src/tim.c ****   {
 758              		.loc 1 133 3 is_stmt 1 view .LVU232
 133:Core/Src/tim.c ****   {
 759              		.loc 1 133 7 is_stmt 0 view .LVU233
 760 0072 0822     		movs	r2, #8
 761 0074 6946     		mov	r1, sp
 762 0076 1148     		ldr	r0, .L59
 763 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 764              	.LVL33:
 133:Core/Src/tim.c ****   {
 765              		.loc 1 133 6 view .LVU234
 766 007c B8B9     		cbnz	r0, .L57
 767              	.L50:
 137:Core/Src/tim.c ****   {
 768              		.loc 1 137 3 is_stmt 1 view .LVU235
 137:Core/Src/tim.c ****   {
 769              		.loc 1 137 7 is_stmt 0 view .LVU236
 770 007e 0C22     		movs	r2, #12
 771 0080 6946     		mov	r1, sp
 772 0082 0E48     		ldr	r0, .L59
 773 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 774              	.LVL34:
 137:Core/Src/tim.c ****   {
 775              		.loc 1 137 6 view .LVU237
 776 0088 A0B9     		cbnz	r0, .L58
 777              	.L51:
 144:Core/Src/tim.c **** 
 778              		.loc 1 144 3 is_stmt 1 view .LVU238
 779 008a 0C48     		ldr	r0, .L59
 780 008c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 781              	.LVL35:
 146:Core/Src/tim.c **** /* TIM5 init function */
 782              		.loc 1 146 1 is_stmt 0 view .LVU239
 783 0090 0FB0     		add	sp, sp, #60
 784              	.LCFI17:
 785              		.cfi_remember_state
 786              		.cfi_def_cfa_offset 4
 787              		@ sp needed
 788 0092 5DF804FB 		ldr	pc, [sp], #4
 789              	.L53:
 790              	.LCFI18:
 791              		.cfi_restore_state
 112:Core/Src/tim.c ****   }
 792              		.loc 1 112 5 is_stmt 1 view .LVU240
 793 0096 FFF7FEFF 		bl	Error_Handler
 794              	.LVL36:
 795 009a CFE7     		b	.L46
 796              	.L54:
 117:Core/Src/tim.c ****   }
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 23


 797              		.loc 1 117 5 view .LVU241
 798 009c FFF7FEFF 		bl	Error_Handler
 799              	.LVL37:
 800 00a0 D4E7     		b	.L47
 801              	.L55:
 121:Core/Src/tim.c ****   }
 802              		.loc 1 121 5 view .LVU242
 803 00a2 FFF7FEFF 		bl	Error_Handler
 804              	.LVL38:
 805 00a6 D5E7     		b	.L48
 806              	.L56:
 127:Core/Src/tim.c ****   }
 807              		.loc 1 127 5 view .LVU243
 808 00a8 FFF7FEFF 		bl	Error_Handler
 809              	.LVL39:
 810 00ac DAE7     		b	.L49
 811              	.L57:
 135:Core/Src/tim.c ****   }
 812              		.loc 1 135 5 view .LVU244
 813 00ae FFF7FEFF 		bl	Error_Handler
 814              	.LVL40:
 815 00b2 E4E7     		b	.L50
 816              	.L58:
 139:Core/Src/tim.c ****   }
 817              		.loc 1 139 5 view .LVU245
 818 00b4 FFF7FEFF 		bl	Error_Handler
 819              	.LVL41:
 820 00b8 E7E7     		b	.L51
 821              	.L60:
 822 00ba 00BF     		.align	2
 823              	.L59:
 824 00bc 00000000 		.word	.LANCHOR2
 825 00c0 00080040 		.word	1073743872
 826              		.cfi_endproc
 827              	.LFE142:
 829              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 830              		.align	1
 831              		.global	HAL_TIM_Base_MspDeInit
 832              		.syntax unified
 833              		.thumb
 834              		.thumb_func
 835              		.fpu fpv5-sp-d16
 837              	HAL_TIM_Base_MspDeInit:
 838              	.LVL42:
 839              	.LFB146:
 282:Core/Src/tim.c **** 
 283:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 284:Core/Src/tim.c **** {
 840              		.loc 1 284 1 view -0
 841              		.cfi_startproc
 842              		@ args = 0, pretend = 0, frame = 0
 843              		@ frame_needed = 0, uses_anonymous_args = 0
 844              		@ link register save eliminated.
 285:Core/Src/tim.c **** 
 286:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 845              		.loc 1 286 3 view .LVU247
 846              		.loc 1 286 20 is_stmt 0 view .LVU248
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 24


 847 0000 0368     		ldr	r3, [r0]
 848              		.loc 1 286 5 view .LVU249
 849 0002 0F4A     		ldr	r2, .L68
 850 0004 9342     		cmp	r3, r2
 851 0006 06D0     		beq	.L65
 287:Core/Src/tim.c ****   {
 288:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 289:Core/Src/tim.c **** 
 290:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 291:Core/Src/tim.c ****     /* Peripheral clock disable */
 292:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 293:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 296:Core/Src/tim.c ****   }
 297:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 852              		.loc 1 297 8 is_stmt 1 view .LVU250
 853              		.loc 1 297 10 is_stmt 0 view .LVU251
 854 0008 0E4A     		ldr	r2, .L68+4
 855 000a 9342     		cmp	r3, r2
 856 000c 0AD0     		beq	.L66
 298:Core/Src/tim.c ****   {
 299:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 300:Core/Src/tim.c **** 
 301:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 302:Core/Src/tim.c ****     /* Peripheral clock disable */
 303:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 304:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 305:Core/Src/tim.c **** 
 306:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 307:Core/Src/tim.c ****   }
 308:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 857              		.loc 1 308 8 is_stmt 1 view .LVU252
 858              		.loc 1 308 10 is_stmt 0 view .LVU253
 859 000e 0E4A     		ldr	r2, .L68+8
 860 0010 9342     		cmp	r3, r2
 861 0012 0ED0     		beq	.L67
 862              	.L61:
 309:Core/Src/tim.c ****   {
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 311:Core/Src/tim.c **** 
 312:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 313:Core/Src/tim.c ****     /* Peripheral clock disable */
 314:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 315:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 316:Core/Src/tim.c **** 
 317:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 318:Core/Src/tim.c ****   }
 319:Core/Src/tim.c **** }
 863              		.loc 1 319 1 view .LVU254
 864 0014 7047     		bx	lr
 865              	.L65:
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 866              		.loc 1 292 5 is_stmt 1 view .LVU255
 867 0016 02F50D32 		add	r2, r2, #144384
 868 001a 136C     		ldr	r3, [r2, #64]
 869 001c 23F00203 		bic	r3, r3, #2
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 25


 870 0020 1364     		str	r3, [r2, #64]
 871 0022 7047     		bx	lr
 872              	.L66:
 303:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 873              		.loc 1 303 5 view .LVU256
 874 0024 02F50C32 		add	r2, r2, #143360
 875 0028 136C     		ldr	r3, [r2, #64]
 876 002a 23F00403 		bic	r3, r3, #4
 877 002e 1364     		str	r3, [r2, #64]
 878 0030 7047     		bx	lr
 879              	.L67:
 314:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 880              		.loc 1 314 5 view .LVU257
 881 0032 02F50B32 		add	r2, r2, #142336
 882 0036 136C     		ldr	r3, [r2, #64]
 883 0038 23F00803 		bic	r3, r3, #8
 884 003c 1364     		str	r3, [r2, #64]
 885              		.loc 1 319 1 is_stmt 0 view .LVU258
 886 003e E9E7     		b	.L61
 887              	.L69:
 888              		.align	2
 889              	.L68:
 890 0040 00040040 		.word	1073742848
 891 0044 00080040 		.word	1073743872
 892 0048 000C0040 		.word	1073744896
 893              		.cfi_endproc
 894              	.LFE146:
 896              		.global	htim5
 897              		.global	htim4
 898              		.global	htim3
 899              		.section	.bss.htim3,"aw",%nobits
 900              		.align	2
 901              		.set	.LANCHOR1,. + 0
 904              	htim3:
 905 0000 00000000 		.space	76
 905      00000000 
 905      00000000 
 905      00000000 
 905      00000000 
 906              		.section	.bss.htim4,"aw",%nobits
 907              		.align	2
 908              		.set	.LANCHOR2,. + 0
 911              	htim4:
 912 0000 00000000 		.space	76
 912      00000000 
 912      00000000 
 912      00000000 
 912      00000000 
 913              		.section	.bss.htim5,"aw",%nobits
 914              		.align	2
 915              		.set	.LANCHOR0,. + 0
 918              	htim5:
 919 0000 00000000 		.space	76
 919      00000000 
 919      00000000 
 919      00000000 
 919      00000000 
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 26


 920              		.text
 921              	.Letext0:
 922              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 923              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 924              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 925              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 926              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 927              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 928              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 929              		.file 9 "Core/Inc/tim.h"
 930              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim_ex.h"
 931              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\julit\AppData\Local\Temp\cc6IxAor.s 			page 27


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:18     .text.MX_TIM5_Init:00000000 $t
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:26     .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:138    .text.MX_TIM5_Init:00000068 $d
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:144    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:151    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:248    .text.HAL_TIM_Base_MspInit:0000005c $d
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:256    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:263    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:436    .text.HAL_TIM_MspPostInit:000000a4 $d
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:445    .text.MX_TIM3_Init:00000000 $t
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:452    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:631    .text.MX_TIM3_Init:000000b8 $d
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:637    .text.MX_TIM4_Init:00000000 $t
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:644    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:824    .text.MX_TIM4_Init:000000bc $d
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:830    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:837    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:890    .text.HAL_TIM_Base_MspDeInit:00000040 $d
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:918    .bss.htim5:00000000 htim5
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:911    .bss.htim4:00000000 htim4
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:904    .bss.htim3:00000000 htim3
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:900    .bss.htim3:00000000 $d
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:907    .bss.htim4:00000000 $d
C:\Users\julit\AppData\Local\Temp\cc6IxAor.s:914    .bss.htim5:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
