\hypertarget{structSPARC__Minimum__stack__frame}{}\section{S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame Struct Reference}
\label{structSPARC__Minimum__stack__frame}\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}


{\ttfamily \#include $<$cpu.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a4ba3dca113cde4fa11e9ceaf417ba2a6}{l0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a53b008e7da369d1d8e9a02b0f74ace25}{l1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a8f9016d647c0352d51c43e1d97b9695e}{l2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a507ead3ccbbffd3e54b51dcb9598a912}{l3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_af960ce2066da5987dff1068f1bb4c127}{l4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_ae879ebc1985a0685092a7566caa366ef}{l5}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_ace8c3088fdfd42a00967ceace01ce9da}{l6}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a0832f1df9eb415879f7009a7a6f644c7}{l7}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a60aa3fb27daf17cce5f9bdbbd2c8b80e}{i0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_ae496e9b2f2d8ffebb140a6c4391d23b5}{i1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a497c1ea85490fe5047b74e4561adf8cd}{i2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a6fcc0100fee2c06c06e30094b698e35f}{i3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_aba7e35104f1aafe001a5357462503843}{i4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_af3ab12df0f7fc02c564e9e38f9b0e404}{i5}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a88430dcddd786a170f62684793864ecf}{i6\+\_\+fp}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a4518fde3b06e61337f19d892986b3c6a}{i7}}
\item 
void $\ast$ \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a9a5f2e132fd1d81c1b24c4da6f8ea9fa}{structure\+\_\+return\+\_\+address}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_aba7dbe474302f9557db76b519e8f6c98}{saved\+\_\+arg0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a3ad56e422513535e497aa195bb21c589}{saved\+\_\+arg1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a6fdbafbc5b7afcd346121e4894262785}{saved\+\_\+arg2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_ad2485ef420e2ba5c8125ef3f71b8e521}{saved\+\_\+arg3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a2d5001b7321753879b8124899b885d39}{saved\+\_\+arg4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a142e99defd2bd6cd3b7049afdaa2c1ad}{saved\+\_\+arg5}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structSPARC__Minimum__stack__frame_a412a9ccd3e6631f6671e0c567b47cd4b}{pad0}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This structure represents the organization of the minimum stack frame for the S\+P\+A\+RC. More framing information is required in certain situaions such as when there are a large number of out parameters or when the callee must save floating point registers. 

\subsection{Field Documentation}
\mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a60aa3fb27daf17cce5f9bdbbd2c8b80e}\label{structSPARC__Minimum__stack__frame_a60aa3fb27daf17cce5f9bdbbd2c8b80e}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!i0@{i0}}
\index{i0@{i0}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{i0}{i0}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::i0}

This is the offset of the l0 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_ae496e9b2f2d8ffebb140a6c4391d23b5}\label{structSPARC__Minimum__stack__frame_ae496e9b2f2d8ffebb140a6c4391d23b5}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!i1@{i1}}
\index{i1@{i1}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{i1}{i1}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::i1}

This is the offset of the i1 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a497c1ea85490fe5047b74e4561adf8cd}\label{structSPARC__Minimum__stack__frame_a497c1ea85490fe5047b74e4561adf8cd}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!i2@{i2}}
\index{i2@{i2}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{i2}{i2}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::i2}

This is the offset of the i2 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a6fcc0100fee2c06c06e30094b698e35f}\label{structSPARC__Minimum__stack__frame_a6fcc0100fee2c06c06e30094b698e35f}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!i3@{i3}}
\index{i3@{i3}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{i3}{i3}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::i3}

This is the offset of the i3 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_aba7e35104f1aafe001a5357462503843}\label{structSPARC__Minimum__stack__frame_aba7e35104f1aafe001a5357462503843}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!i4@{i4}}
\index{i4@{i4}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{i4}{i4}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::i4}

This is the offset of the i4 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_af3ab12df0f7fc02c564e9e38f9b0e404}\label{structSPARC__Minimum__stack__frame_af3ab12df0f7fc02c564e9e38f9b0e404}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!i5@{i5}}
\index{i5@{i5}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{i5}{i5}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::i5}

This is the offset of the i5 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a88430dcddd786a170f62684793864ecf}\label{structSPARC__Minimum__stack__frame_a88430dcddd786a170f62684793864ecf}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!i6\_fp@{i6\_fp}}
\index{i6\_fp@{i6\_fp}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{i6\_fp}{i6\_fp}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::i6\+\_\+fp}

This is the offset of the i6 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a4518fde3b06e61337f19d892986b3c6a}\label{structSPARC__Minimum__stack__frame_a4518fde3b06e61337f19d892986b3c6a}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!i7@{i7}}
\index{i7@{i7}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{i7}{i7}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::i7}

This is the offset of the i7 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a4ba3dca113cde4fa11e9ceaf417ba2a6}\label{structSPARC__Minimum__stack__frame_a4ba3dca113cde4fa11e9ceaf417ba2a6}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!l0@{l0}}
\index{l0@{l0}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{l0}{l0}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::l0}

This is the offset of the l0 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a53b008e7da369d1d8e9a02b0f74ace25}\label{structSPARC__Minimum__stack__frame_a53b008e7da369d1d8e9a02b0f74ace25}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!l1@{l1}}
\index{l1@{l1}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{l1}{l1}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::l1}

This is the offset of the l1 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a8f9016d647c0352d51c43e1d97b9695e}\label{structSPARC__Minimum__stack__frame_a8f9016d647c0352d51c43e1d97b9695e}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!l2@{l2}}
\index{l2@{l2}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{l2}{l2}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::l2}

This is the offset of the l2 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a507ead3ccbbffd3e54b51dcb9598a912}\label{structSPARC__Minimum__stack__frame_a507ead3ccbbffd3e54b51dcb9598a912}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!l3@{l3}}
\index{l3@{l3}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{l3}{l3}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::l3}

This is the offset of the l3 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_af960ce2066da5987dff1068f1bb4c127}\label{structSPARC__Minimum__stack__frame_af960ce2066da5987dff1068f1bb4c127}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!l4@{l4}}
\index{l4@{l4}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{l4}{l4}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::l4}

This is the offset of the l4 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_ae879ebc1985a0685092a7566caa366ef}\label{structSPARC__Minimum__stack__frame_ae879ebc1985a0685092a7566caa366ef}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!l5@{l5}}
\index{l5@{l5}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{l5}{l5}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::l5}

This is the offset of the l5 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_ace8c3088fdfd42a00967ceace01ce9da}\label{structSPARC__Minimum__stack__frame_ace8c3088fdfd42a00967ceace01ce9da}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!l6@{l6}}
\index{l6@{l6}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{l6}{l6}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::l6}

This is the offset of the l6 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a0832f1df9eb415879f7009a7a6f644c7}\label{structSPARC__Minimum__stack__frame_a0832f1df9eb415879f7009a7a6f644c7}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!l7@{l7}}
\index{l7@{l7}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{l7}{l7}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::l7}

This is the offset of the l7 register. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a412a9ccd3e6631f6671e0c567b47cd4b}\label{structSPARC__Minimum__stack__frame_a412a9ccd3e6631f6671e0c567b47cd4b}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!pad0@{pad0}}
\index{pad0@{pad0}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{pad0}{pad0}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::pad0}

This field pads the structure so ldd and std instructions can be used. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_aba7dbe474302f9557db76b519e8f6c98}\label{structSPARC__Minimum__stack__frame_aba7dbe474302f9557db76b519e8f6c98}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!saved\_arg0@{saved\_arg0}}
\index{saved\_arg0@{saved\_arg0}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{saved\_arg0}{saved\_arg0}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::saved\+\_\+arg0}

This is the offset of the register for saved argument 0. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a3ad56e422513535e497aa195bb21c589}\label{structSPARC__Minimum__stack__frame_a3ad56e422513535e497aa195bb21c589}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!saved\_arg1@{saved\_arg1}}
\index{saved\_arg1@{saved\_arg1}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{saved\_arg1}{saved\_arg1}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::saved\+\_\+arg1}

This is the offset of the register for saved argument 1. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a6fdbafbc5b7afcd346121e4894262785}\label{structSPARC__Minimum__stack__frame_a6fdbafbc5b7afcd346121e4894262785}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!saved\_arg2@{saved\_arg2}}
\index{saved\_arg2@{saved\_arg2}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{saved\_arg2}{saved\_arg2}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::saved\+\_\+arg2}

This is the offset of the register for saved argument 2. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_ad2485ef420e2ba5c8125ef3f71b8e521}\label{structSPARC__Minimum__stack__frame_ad2485ef420e2ba5c8125ef3f71b8e521}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!saved\_arg3@{saved\_arg3}}
\index{saved\_arg3@{saved\_arg3}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{saved\_arg3}{saved\_arg3}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::saved\+\_\+arg3}

This is the offset of the register for saved argument 3. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a2d5001b7321753879b8124899b885d39}\label{structSPARC__Minimum__stack__frame_a2d5001b7321753879b8124899b885d39}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!saved\_arg4@{saved\_arg4}}
\index{saved\_arg4@{saved\_arg4}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{saved\_arg4}{saved\_arg4}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::saved\+\_\+arg4}

This is the offset of the register for saved argument 4. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a142e99defd2bd6cd3b7049afdaa2c1ad}\label{structSPARC__Minimum__stack__frame_a142e99defd2bd6cd3b7049afdaa2c1ad}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!saved\_arg5@{saved\_arg5}}
\index{saved\_arg5@{saved\_arg5}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{saved\_arg5}{saved\_arg5}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::saved\+\_\+arg5}

This is the offset of the register for saved argument 5. \mbox{\Hypertarget{structSPARC__Minimum__stack__frame_a9a5f2e132fd1d81c1b24c4da6f8ea9fa}\label{structSPARC__Minimum__stack__frame_a9a5f2e132fd1d81c1b24c4da6f8ea9fa}} 
\index{SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}!structure\_return\_address@{structure\_return\_address}}
\index{structure\_return\_address@{structure\_return\_address}!SPARC\_Minimum\_stack\_frame@{SPARC\_Minimum\_stack\_frame}}
\subsubsection{\texorpdfstring{structure\_return\_address}{structure\_return\_address}}
{\footnotesize\ttfamily void$\ast$ S\+P\+A\+R\+C\+\_\+\+Minimum\+\_\+stack\+\_\+frame\+::structure\+\_\+return\+\_\+address}

This is the offset of the register used to return structures. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cpukit/score/cpu/sparc/include/rtems/score/\mbox{\hyperlink{sparc_2include_2rtems_2score_2cpu_8h}{cpu.\+h}}\end{DoxyCompactItemize}
