# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/kullervo:@/tmp/.ICE-unix/1999467,unix/kullervo:/tmp/.ICE-unix/1999467
QT_ACCESSIBILITY=1
COLORTERM=truecolor
XDG_CONFIG_DIRS=/etc/xdg/xdg-xfce:/etc/xdg:/etc/xdg
XDG_SESSION_PATH=/org/freedesktop/DisplayManager/Session1
no_proxy=lanl.gov
XDG_MENU_PREFIX=xfce-
GTK_IM_MODULE=ibus
RDI_APPROOT=/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/2
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin
XILINX_VIVADO=/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1
SSH_AUTH_SOCK=/tmp/ssh-XXXXXX27PKfS/agent.1999690
RDI_OPT_EXT=.o
RDI_INSTALLVER=2023.1
RDI_INSTALLROOT=/home/rasr/pkgs/vitis_2023.1
XMODIFIERS=@im=ibus
RDI_PATCHROOT=/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build:
DESKTOP_SESSION=xfce
SSH_AGENT_PID=1999695
XILINX_PATH=/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build
GTK_MODULES=gail:atk-bridge
XDG_SEAT=seat0
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o/Ubuntu:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o
PWD=/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build
LOGNAME=grodzki
XDG_SESSION_DESKTOP=xfce
XDG_SESSION_TYPE=x11
_RDI_DONT_SET_XILINX_AS_PATH=True
XAUTHORITY=/home/grodzki/.Xauthority
RDI_PREPEND_PATH=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin
XDG_GREETER_DATA_DIR=/var/lib/lightdm-data/grodzki
XILINX_DSP=
HOME=/home/grodzki
SYNTH_COMMON=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/scripts/rt/data
LANG=en_US.UTF-8
XDG_CURRENT_DESKTOP=XFCE
VTE_VERSION=6800
XILINX_HLS=/home/rasr/pkgs/vitis_2023.1/Vitis_HLS/2023.1
XDG_SEAT_PATH=/org/freedesktop/DisplayManager/Seat0
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/0b32790e_d89b_478d_b718_dac27ba9725c
https_proxy=http://proxyout.lanl.gov:8080
RDI_PROG=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/unwrapped/lnx64.o/v++
RDI_SESSION_INFO=/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build:kullervo_1731971697_336784
RT_TCL_PATH=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/scripts/rt/base_tcl/tcl
CLUTTER_IM_MODULE=ibus
MFLAGS=-s
XILINX_SDK=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1
RDI_SHARED_DATA=/home/rasr/pkgs/vitis_2023.1/SharedData/2023.1/data
MAKEFLAGS=s
XDG_SESSION_CLASS=user
TERM=xterm-256color
USER=grodzki
MAKE_TERMERR=/dev/pts/2
XILINX_PLANAHEAD=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1
GNOME_TERMINAL_SERVICE=:1.82
RDI_BASEROOT=/home/rasr/pkgs/vitis_2023.1/Vitis
RDI_TPS_ROOT=/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/tps/lnx64
RDI_JAVA_VERSION=17.0.3_7
RDI_DATADIR=/home/rasr/pkgs/vitis_2023.1/SharedData/2023.1/data:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/data
DISPLAY=:1.0
SHLVL=3
MAKELEVEL=4
QT_IM_MODULE=ibus
XDG_VTNR=8
XILINX_VIVADO_HLS=/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=c4
http_proxy=http://proxyout.lanl.gov:8080
LM_LICENSE_FILE=2110@tattooyou.lanl.gov:2110@tattooyou.lanl.gov:2110@tattooyou.lanl.gov
LD_LIBRARY_PATH=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o/Ubuntu:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/lnx64/jre17.0.3_7/lib/:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/lnx64/jre17.0.3_7/lib//server:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o/Ubuntu:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o/Ubuntu:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/44578
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
TCL_LIBRARY=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
XDG_DATA_DIRS=/usr/share/xfce4:/usr/share/xfce:/usr/share/gnome:/usr/local/share:/usr/share:/var/lib/snapd/desktop:/usr/share
PATH=/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/tps/lnx64/binutils-2.26/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/tps/lnx64/gcc-8.3.0/bin:/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/gnu/microblaze/lin/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/lnx64/jre17.0.3_7/bin:/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/bin:/home/rasr/pkgs/vitis_2023.1/Vitis_HLS/2023.1/bin:/home/rasr/pkgs/vitis_2023.1/Model_Composer/2023.1/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/microblaze/lin/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/arm/lin/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/aarch64/lin/aarch64-linux/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/aarch64/lin/aarch64-none/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/lnx64/cmake-3.3.2/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/aietools/bin:/home/rasr/pkgs/vitis_2023.1/DocNav:/usr/bin/:PATH
RT_LIBPATH=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/scripts/rt/data
GDMSESSION=xfce
HDI_APPROOT=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/44578/bus
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/isl
XILINX_VITIS=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1
OLDPWD=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin
_=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=37667
XILINX_CD_SESSION=77cf12e0-77c8-4271-9666-c0a6454cf76a


V++ command line:
------------------------------------------
/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/unwrapped/lnx64.o/v++ --compile --target sw_emu --kernel stencil_kernel_0_0 --advanced.prop kernel.stencil_kernel_0_0.kernel_flags=-std=c++14 -DDACE_SYNTHESIS -DDACE_XILINX -DDACE_XILINX_DEVICE_CODE -DHLSLIB_SYNTHESIS -DHLSLIB_XILINX -DVITIS_MAJOR_VERSION=2023 -DVITIS_MINOR_VERSION=1 -DVITIS_VERSION=2023.1 -D__VITIS_HLS__ -I/home/grodzki/.local/lib/python3.10/site-packages/dace/codegen/../external/hlslib/include -I/home/grodzki/.local/lib/python3.10/site-packages/dace/codegen/../runtime/include --hls.pre_tcl /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_0_0_config.tcl --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 --config /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/link.cfg -O3 /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp --output /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_0_0_sw_emu.xo 

FINAL PROGRAM OPTIONS
--advanced.prop kernel.stencil_kernel_0_0.kernel_flags=-std=c++14 -DDACE_SYNTHESIS -DDACE_XILINX -DDACE_XILINX_DEVICE_CODE -DHLSLIB_SYNTHESIS -DHLSLIB_XILINX -DVITIS_MAJOR_VERSION=2023 -DVITIS_MINOR_VERSION=1 -DVITIS_VERSION=2023.1 -D__VITIS_HLS__ -I/home/grodzki/.local/lib/python3.10/site-packages/dace/codegen/../external/hlslib/include -I/home/grodzki/.local/lib/python3.10/site-packages/dace/codegen/../runtime/include
--compile
--config /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/link.cfg
--connectivity.slr stencil_kernel_0_0_1:SLR0
--connectivity.sp stencil_kernel_0_0_1.m_axi_gmem0:DDR[0]
--connectivity.sp stencil_kernel_0_0_1.m_axi_gmem1:DDR[1]
--hls.pre_tcl /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_0_0_config.tcl
--input_files /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp
--kernel stencil_kernel_0_0
--optimize 3
--output /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_0_0_sw_emu.xo
--platform xilinx_u250_gen3x16_xdma_4_1_202210_1
--report_level 0
--target sw_emu

PARSED COMMAND LINE OPTIONS
--compile 
--target sw_emu 
--kernel stencil_kernel_0_0 
--advanced.prop kernel.stencil_kernel_0_0.kernel_flags=-std=c++14 -DDACE_SYNTHESIS -DDACE_XILINX -DDACE_XILINX_DEVICE_CODE -DHLSLIB_SYNTHESIS -DHLSLIB_XILINX -DVITIS_MAJOR_VERSION=2023 -DVITIS_MINOR_VERSION=1 -DVITIS_VERSION=2023.1 -D__VITIS_HLS__ -I/home/grodzki/.local/lib/python3.10/site-packages/dace/codegen/../external/hlslib/include -I/home/grodzki/.local/lib/python3.10/site-packages/dace/codegen/../runtime/include 
--hls.pre_tcl /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_0_0_config.tcl 
--platform xilinx_u250_gen3x16_xdma_4_1_202210_1 
--config /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/link.cfg 
-O3 
/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp 
--output /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_0_0_sw_emu.xo 

PARSED CONFIG FILE (1) OPTIONS
file: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/link.cfg
connectivity.sp stencil_kernel_0_0_1.m_axi_gmem0:DDR[0] 
connectivity.sp stencil_kernel_0_0_1.m_axi_gmem1:DDR[1] 
connectivity.slr stencil_kernel_0_0_1:SLR0 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --vivado.prop "run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 18 Nov 2024 16:15:14
------------------------------------------
step: performing high-level synthesis for kernel:stencil_kernel_0_0
timestamp: 18 Nov 2024 16:15:42
launch dir: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/stencil_kernel_0_0_sw_emu/stencil_kernel_0_0
cmd: vitis_hls -f /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/stencil_kernel_0_0_sw_emu/stencil_kernel_0_0/stencil_kernel_0_0.tcl -messageDb vitis_hls.pb
V++ internal step status: success
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 18 Nov 2024 16:15:42
output: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/reports/stencil_kernel_0_0_sw_emu/system_estimate_stencil_kernel_0_0_sw_emu.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 18 Nov 2024 16:15:42
