Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 11 19:38:39 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree        1           
TIMING-17  Critical Warning  Non-clocked sequential cell  12          
TIMING-16  Warning           Large setup violation        225         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (138)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: adjustable_clock/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (138)
---------------------------------
 There are 138 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -33.477    -2375.968                   1293                34475        0.064        0.000                      0                34475        0.264        0.000                       0                  4999  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
SYSCLK_P                       {0.000 2.500}        5.000           200.000         
USER_CLOCK                     {0.000 5.000}        10.000          100.000         
  CLK_OUT1_system_clk_creator  {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_creator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_CLOCK                                                                                                                                                                       3.000        0.000                       0                     1  
  CLK_OUT1_system_clk_creator      -33.477    -2375.968                   1293                34460        0.064        0.000                      0                34460        0.264        0.000                       0                  4995  
  clkfbout_system_clk_creator                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            CLK_OUT1_system_clk_creator  CLK_OUT1_system_clk_creator        3.897        0.000                      0                   15        0.319        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       CLK_OUT1_system_clk_creator                               
(none)                       clkfbout_system_clk_creator                               
(none)                                                    CLK_OUT1_system_clk_creator  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { USER_CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :         1293  Failing Endpoints,  Worst Slack      -33.477ns,  Total Violation    -2375.968ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -33.477ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.117ns  (logic 23.326ns (61.196%)  route 14.791ns (38.804%))
  Logic Levels:           198  (CARRY4=181 DSP48E1=1 LUT1=1 LUT2=13 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.519ns = ( 2.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.854ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.287    -2.854    clk
    SLICE_X65Y167        FDSE                                         r  r_dacActiveCore_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDSE (Prop_fdse_C_Q)         0.223    -2.631 r  r_dacActiveCore_reg[3]/Q
                         net (fo=1, routed)           0.233    -2.398    adjustable_clock/divisor[11]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[11]_P[1])
                                                      2.737     0.339 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.560     0.899    adjustable_clock/counter3_n_104
    SLICE_X67Y162        LUT1 (Prop_lut1_I0_O)        0.043     0.942 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     0.942    adjustable_clock/clk_out_i_577_n_0
    SLICE_X67Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.209 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.209    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.262 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.262    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.315 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.315    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.368 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.421 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.421    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.474 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.634     2.108    adjustable_clock/counter2[24]
    SLICE_X66Y160        LUT2 (Prop_lut2_I1_O)        0.043     2.151 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.151    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.407 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.407    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.461 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.461    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.515 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.515    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.569 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.569    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.623 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.623    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.677 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.677    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.810 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.481     3.291    adjustable_clock/counter2[23]
    SLICE_X65Y162        LUT2 (Prop_lut2_I1_O)        0.128     3.419 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.419    adjustable_clock/clk_out_i_698_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.686 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.686    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X65Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.739 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.739    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X65Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.792 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.792    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X65Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.845 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.845    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X65Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.898 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.898    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X65Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.951 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.090 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.327     4.417    adjustable_clock/counter2[22]
    SLICE_X64Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.802 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.802    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.856 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.856    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.910 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.910    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.964 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.964    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.018 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.018    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.072 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.072    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.205 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.443     5.648    adjustable_clock/counter2[21]
    SLICE_X65Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.020 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.020    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.073    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.126    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.179    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.007     6.239    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.292 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.292    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.431 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.579     7.010    adjustable_clock/counter2[20]
    SLICE_X63Y172        LUT2 (Prop_lut2_I1_O)        0.131     7.141 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.141    adjustable_clock/clk_out_i_702_n_0
    SLICE_X63Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.408 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.408    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X63Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X63Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.007     7.522    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X63Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.575 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.575    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X63Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.628 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.628    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.681 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.681    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.820 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.607     8.426    adjustable_clock/counter2[19]
    SLICE_X66Y172        LUT3 (Prop_lut3_I0_O)        0.131     8.557 r  adjustable_clock/clk_out_i_711/O
                         net (fo=1, routed)           0.000     8.557    adjustable_clock/clk_out_i_711_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.737 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.737    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.791 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.791    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.845 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.007     8.853    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.907 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.907    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.961 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.961    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.015 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.015    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.148 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.611     9.759    adjustable_clock/counter2[18]
    SLICE_X67Y171        LUT2 (Prop_lut2_I1_O)        0.128     9.887 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.887    adjustable_clock/clk_out_i_709_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.154 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.154    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.207 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.207    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.260 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.260    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.313 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.320    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.373 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.373    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X67Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.426 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.426    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.565 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.604    11.168    adjustable_clock/counter2[17]
    SLICE_X68Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.553 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.553    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X68Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.607 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.607    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.661 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.661    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.715 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.007    11.723    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.777 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.777    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.831 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.831    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.964 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.481    12.444    adjustable_clock/counter2[16]
    SLICE_X69Y174        LUT2 (Prop_lut2_I1_O)        0.128    12.572 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.572    adjustable_clock/clk_out_i_757_n_0
    SLICE_X69Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.839 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.007    12.847    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X69Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.900 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.900    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X69Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.953 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.953    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X69Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.006 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.006    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X69Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.059 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.059    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X69Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.112 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.112    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X69Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.251 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.405    13.655    adjustable_clock/counter2[15]
    SLICE_X68Y178        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    14.040 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.040    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.094 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.094    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X68Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.148 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.148    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X68Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.202 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.202    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X68Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.256 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.256    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X68Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.310 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.310    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X68Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.443 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.555    14.998    adjustable_clock/counter2[14]
    SLICE_X67Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.370 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.370    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.423 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.423    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.476 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.476    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.529 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.582 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.582    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.635 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.635    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.774 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.316    adjustable_clock/counter2[13]
    SLICE_X66Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.701 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.701    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.755 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.755    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.809 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.809    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.863 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.863    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.917 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    16.917    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.971 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.971    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.104 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.523    17.627    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.999 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.999    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.052 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.052    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.105 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.105    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.158 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.158    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.211 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.264 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.264    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.403 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.463    18.866    adjustable_clock/counter2[11]
    SLICE_X64Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.251 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.251    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.305 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.305    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.359 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.359    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.413 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.413    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.467 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.467    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.521 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.521    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.654 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.150    adjustable_clock/counter2[10]
    SLICE_X63Y182        LUT2 (Prop_lut2_I1_O)        0.128    20.278 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.278    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.545 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.545    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.598 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.598    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.651 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.651    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.704 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.704    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.757 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.949 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.414    21.363    adjustable_clock/counter2[9]
    SLICE_X62Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.748 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.748    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.802 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.802    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.856 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.856    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.910 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    21.910    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.964 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.964    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.018 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.018    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.151 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.472    22.622    adjustable_clock/counter2[8]
    SLICE_X63Y189        LUT2 (Prop_lut2_I1_O)        0.128    22.750 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.750    adjustable_clock/clk_out_i_785_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.017 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.017    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.070 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.070    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.123 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.123    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.176 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.229 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.229    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.282 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.282    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.421 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.600    24.022    adjustable_clock/counter2[7]
    SLICE_X61Y189        LUT2 (Prop_lut2_I1_O)        0.131    24.153 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.153    adjustable_clock/clk_out_i_796_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.420 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.420    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X61Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.473 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.473    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.526 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.824 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.622    25.446    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.577 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.577    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.833 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.833    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.887 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.887    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.941 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.941    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.995 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    25.995    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.049 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.049    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.103 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.103    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.236 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.500    26.735    adjustable_clock/counter2[5]
    SLICE_X69Y188        LUT2 (Prop_lut2_I1_O)        0.128    26.863 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.863    adjustable_clock/clk_out_i_804_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.130 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.130    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.183 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.183    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.236 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.236    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.289 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.289    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.395 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.395    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.534 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.494    28.028    adjustable_clock/counter2[4]
    SLICE_X67Y188        LUT2 (Prop_lut2_I1_O)        0.131    28.159 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.159    adjustable_clock/clk_out_i_800_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.426 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.426    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.479 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.479    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.532 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.532    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.585 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.585    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.638 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.638    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.691 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.691    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.830 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.589    29.420    adjustable_clock/counter2[3]
    SLICE_X64Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.805 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.805    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.859 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    29.859    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.913 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.967 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    29.967    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.021 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.021    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.075 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.075    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.208 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.579    30.787    adjustable_clock/counter2[2]
    SLICE_X65Y187        LUT2 (Prop_lut2_I1_O)        0.128    30.915 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    30.915    adjustable_clock/clk_out_i_808_n_0
    SLICE_X65Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.182 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.182    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X65Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.235 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.235    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.288 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.288    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.341 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.341    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.394 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.394    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.447 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.447    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.586 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.587    32.173    adjustable_clock/counter2[1]
    SLICE_X66Y188        LUT2 (Prop_lut2_I1_O)        0.131    32.304 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.304    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.550 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.550    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X66Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.604 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.604    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.658 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.658    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.712 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.712    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.766 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.766    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.820 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.444    33.264    adjustable_clock/counter2[0]
    SLICE_X66Y194        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.561 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.561    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.615 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.615    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X66Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.669 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.669    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X66Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.723 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.723    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X66Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.777 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.777    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.831 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.001    33.832    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X66Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.965 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.370    34.335    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X67Y198        LUT3 (Prop_lut3_I2_O)        0.128    34.463 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.463    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X67Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.730 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    35.264    adjustable_clock/clear
    SLICE_X67Y198        FDRE                                         r  adjustable_clock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.162     2.481    adjustable_clock/CLK_OUT1
    SLICE_X67Y198        FDRE                                         r  adjustable_clock/counter_reg[20]/C
                         clock pessimism             -0.374     2.107    
                         clock uncertainty           -0.067     2.040    
    SLICE_X67Y198        FDRE (Setup_fdre_C_R)       -0.253     1.787    adjustable_clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          1.787    
                         arrival time                         -35.264    
  -------------------------------------------------------------------
                         slack                                -33.477    

Slack (VIOLATED) :        -33.477ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.117ns  (logic 23.326ns (61.196%)  route 14.791ns (38.804%))
  Logic Levels:           198  (CARRY4=181 DSP48E1=1 LUT1=1 LUT2=13 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.519ns = ( 2.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.854ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.287    -2.854    clk
    SLICE_X65Y167        FDSE                                         r  r_dacActiveCore_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDSE (Prop_fdse_C_Q)         0.223    -2.631 r  r_dacActiveCore_reg[3]/Q
                         net (fo=1, routed)           0.233    -2.398    adjustable_clock/divisor[11]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[11]_P[1])
                                                      2.737     0.339 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.560     0.899    adjustable_clock/counter3_n_104
    SLICE_X67Y162        LUT1 (Prop_lut1_I0_O)        0.043     0.942 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     0.942    adjustable_clock/clk_out_i_577_n_0
    SLICE_X67Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.209 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.209    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.262 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.262    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.315 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.315    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.368 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.421 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.421    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.474 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.634     2.108    adjustable_clock/counter2[24]
    SLICE_X66Y160        LUT2 (Prop_lut2_I1_O)        0.043     2.151 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.151    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.407 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.407    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.461 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.461    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.515 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.515    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.569 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.569    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.623 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.623    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.677 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.677    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.810 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.481     3.291    adjustable_clock/counter2[23]
    SLICE_X65Y162        LUT2 (Prop_lut2_I1_O)        0.128     3.419 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.419    adjustable_clock/clk_out_i_698_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.686 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.686    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X65Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.739 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.739    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X65Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.792 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.792    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X65Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.845 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.845    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X65Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.898 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.898    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X65Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.951 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.090 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.327     4.417    adjustable_clock/counter2[22]
    SLICE_X64Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.802 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.802    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.856 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.856    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.910 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.910    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.964 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.964    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.018 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.018    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.072 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.072    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.205 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.443     5.648    adjustable_clock/counter2[21]
    SLICE_X65Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.020 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.020    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.073    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.126    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.179    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.007     6.239    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.292 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.292    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.431 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.579     7.010    adjustable_clock/counter2[20]
    SLICE_X63Y172        LUT2 (Prop_lut2_I1_O)        0.131     7.141 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.141    adjustable_clock/clk_out_i_702_n_0
    SLICE_X63Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.408 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.408    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X63Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X63Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.007     7.522    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X63Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.575 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.575    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X63Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.628 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.628    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.681 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.681    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.820 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.607     8.426    adjustable_clock/counter2[19]
    SLICE_X66Y172        LUT3 (Prop_lut3_I0_O)        0.131     8.557 r  adjustable_clock/clk_out_i_711/O
                         net (fo=1, routed)           0.000     8.557    adjustable_clock/clk_out_i_711_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.737 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.737    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.791 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.791    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.845 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.007     8.853    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.907 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.907    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.961 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.961    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.015 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.015    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.148 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.611     9.759    adjustable_clock/counter2[18]
    SLICE_X67Y171        LUT2 (Prop_lut2_I1_O)        0.128     9.887 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.887    adjustable_clock/clk_out_i_709_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.154 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.154    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.207 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.207    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.260 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.260    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.313 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.320    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.373 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.373    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X67Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.426 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.426    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.565 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.604    11.168    adjustable_clock/counter2[17]
    SLICE_X68Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.553 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.553    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X68Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.607 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.607    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.661 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.661    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.715 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.007    11.723    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.777 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.777    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.831 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.831    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.964 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.481    12.444    adjustable_clock/counter2[16]
    SLICE_X69Y174        LUT2 (Prop_lut2_I1_O)        0.128    12.572 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.572    adjustable_clock/clk_out_i_757_n_0
    SLICE_X69Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.839 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.007    12.847    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X69Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.900 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.900    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X69Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.953 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.953    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X69Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.006 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.006    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X69Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.059 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.059    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X69Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.112 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.112    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X69Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.251 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.405    13.655    adjustable_clock/counter2[15]
    SLICE_X68Y178        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    14.040 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.040    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.094 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.094    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X68Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.148 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.148    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X68Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.202 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.202    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X68Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.256 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.256    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X68Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.310 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.310    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X68Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.443 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.555    14.998    adjustable_clock/counter2[14]
    SLICE_X67Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.370 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.370    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.423 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.423    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.476 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.476    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.529 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.582 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.582    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.635 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.635    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.774 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.316    adjustable_clock/counter2[13]
    SLICE_X66Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.701 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.701    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.755 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.755    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.809 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.809    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.863 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.863    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.917 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    16.917    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.971 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.971    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.104 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.523    17.627    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.999 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.999    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.052 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.052    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.105 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.105    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.158 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.158    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.211 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.264 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.264    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.403 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.463    18.866    adjustable_clock/counter2[11]
    SLICE_X64Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.251 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.251    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.305 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.305    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.359 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.359    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.413 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.413    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.467 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.467    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.521 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.521    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.654 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.150    adjustable_clock/counter2[10]
    SLICE_X63Y182        LUT2 (Prop_lut2_I1_O)        0.128    20.278 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.278    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.545 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.545    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.598 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.598    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.651 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.651    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.704 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.704    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.757 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.949 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.414    21.363    adjustable_clock/counter2[9]
    SLICE_X62Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.748 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.748    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.802 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.802    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.856 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.856    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.910 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    21.910    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.964 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.964    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.018 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.018    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.151 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.472    22.622    adjustable_clock/counter2[8]
    SLICE_X63Y189        LUT2 (Prop_lut2_I1_O)        0.128    22.750 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.750    adjustable_clock/clk_out_i_785_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.017 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.017    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.070 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.070    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.123 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.123    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.176 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.229 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.229    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.282 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.282    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.421 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.600    24.022    adjustable_clock/counter2[7]
    SLICE_X61Y189        LUT2 (Prop_lut2_I1_O)        0.131    24.153 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.153    adjustable_clock/clk_out_i_796_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.420 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.420    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X61Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.473 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.473    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.526 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.824 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.622    25.446    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.577 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.577    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.833 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.833    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.887 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.887    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.941 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.941    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.995 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    25.995    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.049 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.049    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.103 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.103    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.236 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.500    26.735    adjustable_clock/counter2[5]
    SLICE_X69Y188        LUT2 (Prop_lut2_I1_O)        0.128    26.863 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.863    adjustable_clock/clk_out_i_804_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.130 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.130    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.183 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.183    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.236 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.236    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.289 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.289    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.395 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.395    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.534 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.494    28.028    adjustable_clock/counter2[4]
    SLICE_X67Y188        LUT2 (Prop_lut2_I1_O)        0.131    28.159 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.159    adjustable_clock/clk_out_i_800_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.426 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.426    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.479 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.479    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.532 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.532    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.585 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.585    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.638 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.638    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.691 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.691    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.830 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.589    29.420    adjustable_clock/counter2[3]
    SLICE_X64Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.805 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.805    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.859 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    29.859    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.913 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.967 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    29.967    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.021 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.021    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.075 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.075    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.208 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.579    30.787    adjustable_clock/counter2[2]
    SLICE_X65Y187        LUT2 (Prop_lut2_I1_O)        0.128    30.915 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    30.915    adjustable_clock/clk_out_i_808_n_0
    SLICE_X65Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.182 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.182    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X65Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.235 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.235    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.288 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.288    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.341 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.341    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.394 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.394    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.447 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.447    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.586 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.587    32.173    adjustable_clock/counter2[1]
    SLICE_X66Y188        LUT2 (Prop_lut2_I1_O)        0.131    32.304 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.304    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.550 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.550    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X66Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.604 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.604    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.658 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.658    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.712 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.712    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.766 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.766    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.820 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.444    33.264    adjustable_clock/counter2[0]
    SLICE_X66Y194        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.561 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.561    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.615 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.615    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X66Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.669 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.669    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X66Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.723 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.723    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X66Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.777 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.777    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.831 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.001    33.832    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X66Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.965 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.370    34.335    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X67Y198        LUT3 (Prop_lut3_I2_O)        0.128    34.463 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.463    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X67Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.730 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    35.264    adjustable_clock/clear
    SLICE_X67Y198        FDRE                                         r  adjustable_clock/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.162     2.481    adjustable_clock/CLK_OUT1
    SLICE_X67Y198        FDRE                                         r  adjustable_clock/counter_reg[21]/C
                         clock pessimism             -0.374     2.107    
                         clock uncertainty           -0.067     2.040    
    SLICE_X67Y198        FDRE (Setup_fdre_C_R)       -0.253     1.787    adjustable_clock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          1.787    
                         arrival time                         -35.264    
  -------------------------------------------------------------------
                         slack                                -33.477    

Slack (VIOLATED) :        -33.477ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.117ns  (logic 23.326ns (61.196%)  route 14.791ns (38.804%))
  Logic Levels:           198  (CARRY4=181 DSP48E1=1 LUT1=1 LUT2=13 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.519ns = ( 2.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.854ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.287    -2.854    clk
    SLICE_X65Y167        FDSE                                         r  r_dacActiveCore_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDSE (Prop_fdse_C_Q)         0.223    -2.631 r  r_dacActiveCore_reg[3]/Q
                         net (fo=1, routed)           0.233    -2.398    adjustable_clock/divisor[11]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[11]_P[1])
                                                      2.737     0.339 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.560     0.899    adjustable_clock/counter3_n_104
    SLICE_X67Y162        LUT1 (Prop_lut1_I0_O)        0.043     0.942 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     0.942    adjustable_clock/clk_out_i_577_n_0
    SLICE_X67Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.209 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.209    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.262 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.262    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.315 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.315    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.368 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.421 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.421    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.474 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.634     2.108    adjustable_clock/counter2[24]
    SLICE_X66Y160        LUT2 (Prop_lut2_I1_O)        0.043     2.151 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.151    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.407 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.407    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.461 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.461    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.515 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.515    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.569 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.569    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.623 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.623    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.677 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.677    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.810 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.481     3.291    adjustable_clock/counter2[23]
    SLICE_X65Y162        LUT2 (Prop_lut2_I1_O)        0.128     3.419 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.419    adjustable_clock/clk_out_i_698_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.686 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.686    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X65Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.739 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.739    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X65Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.792 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.792    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X65Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.845 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.845    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X65Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.898 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.898    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X65Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.951 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.090 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.327     4.417    adjustable_clock/counter2[22]
    SLICE_X64Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.802 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.802    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.856 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.856    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.910 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.910    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.964 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.964    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.018 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.018    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.072 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.072    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.205 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.443     5.648    adjustable_clock/counter2[21]
    SLICE_X65Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.020 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.020    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.073    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.126    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.179    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.007     6.239    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.292 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.292    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.431 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.579     7.010    adjustable_clock/counter2[20]
    SLICE_X63Y172        LUT2 (Prop_lut2_I1_O)        0.131     7.141 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.141    adjustable_clock/clk_out_i_702_n_0
    SLICE_X63Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.408 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.408    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X63Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X63Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.007     7.522    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X63Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.575 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.575    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X63Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.628 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.628    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.681 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.681    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.820 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.607     8.426    adjustable_clock/counter2[19]
    SLICE_X66Y172        LUT3 (Prop_lut3_I0_O)        0.131     8.557 r  adjustable_clock/clk_out_i_711/O
                         net (fo=1, routed)           0.000     8.557    adjustable_clock/clk_out_i_711_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.737 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.737    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.791 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.791    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.845 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.007     8.853    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.907 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.907    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.961 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.961    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.015 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.015    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.148 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.611     9.759    adjustable_clock/counter2[18]
    SLICE_X67Y171        LUT2 (Prop_lut2_I1_O)        0.128     9.887 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.887    adjustable_clock/clk_out_i_709_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.154 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.154    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.207 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.207    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.260 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.260    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.313 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.320    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.373 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.373    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X67Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.426 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.426    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.565 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.604    11.168    adjustable_clock/counter2[17]
    SLICE_X68Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.553 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.553    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X68Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.607 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.607    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.661 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.661    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.715 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.007    11.723    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.777 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.777    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.831 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.831    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.964 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.481    12.444    adjustable_clock/counter2[16]
    SLICE_X69Y174        LUT2 (Prop_lut2_I1_O)        0.128    12.572 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.572    adjustable_clock/clk_out_i_757_n_0
    SLICE_X69Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.839 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.007    12.847    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X69Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.900 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.900    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X69Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.953 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.953    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X69Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.006 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.006    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X69Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.059 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.059    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X69Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.112 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.112    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X69Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.251 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.405    13.655    adjustable_clock/counter2[15]
    SLICE_X68Y178        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    14.040 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.040    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.094 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.094    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X68Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.148 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.148    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X68Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.202 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.202    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X68Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.256 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.256    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X68Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.310 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.310    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X68Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.443 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.555    14.998    adjustable_clock/counter2[14]
    SLICE_X67Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.370 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.370    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.423 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.423    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.476 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.476    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.529 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.582 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.582    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.635 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.635    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.774 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.316    adjustable_clock/counter2[13]
    SLICE_X66Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.701 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.701    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.755 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.755    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.809 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.809    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.863 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.863    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.917 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    16.917    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.971 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.971    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.104 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.523    17.627    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.999 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.999    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.052 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.052    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.105 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.105    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.158 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.158    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.211 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.264 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.264    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.403 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.463    18.866    adjustable_clock/counter2[11]
    SLICE_X64Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.251 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.251    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.305 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.305    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.359 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.359    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.413 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.413    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.467 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.467    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.521 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.521    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.654 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.150    adjustable_clock/counter2[10]
    SLICE_X63Y182        LUT2 (Prop_lut2_I1_O)        0.128    20.278 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.278    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.545 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.545    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.598 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.598    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.651 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.651    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.704 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.704    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.757 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.949 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.414    21.363    adjustable_clock/counter2[9]
    SLICE_X62Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.748 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.748    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.802 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.802    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.856 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.856    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.910 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    21.910    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.964 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.964    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.018 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.018    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.151 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.472    22.622    adjustable_clock/counter2[8]
    SLICE_X63Y189        LUT2 (Prop_lut2_I1_O)        0.128    22.750 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.750    adjustable_clock/clk_out_i_785_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.017 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.017    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.070 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.070    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.123 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.123    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.176 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.229 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.229    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.282 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.282    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.421 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.600    24.022    adjustable_clock/counter2[7]
    SLICE_X61Y189        LUT2 (Prop_lut2_I1_O)        0.131    24.153 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.153    adjustable_clock/clk_out_i_796_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.420 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.420    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X61Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.473 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.473    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.526 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.824 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.622    25.446    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.577 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.577    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.833 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.833    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.887 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.887    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.941 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.941    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.995 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    25.995    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.049 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.049    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.103 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.103    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.236 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.500    26.735    adjustable_clock/counter2[5]
    SLICE_X69Y188        LUT2 (Prop_lut2_I1_O)        0.128    26.863 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.863    adjustable_clock/clk_out_i_804_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.130 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.130    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.183 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.183    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.236 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.236    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.289 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.289    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.395 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.395    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.534 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.494    28.028    adjustable_clock/counter2[4]
    SLICE_X67Y188        LUT2 (Prop_lut2_I1_O)        0.131    28.159 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.159    adjustable_clock/clk_out_i_800_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.426 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.426    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.479 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.479    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.532 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.532    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.585 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.585    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.638 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.638    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.691 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.691    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.830 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.589    29.420    adjustable_clock/counter2[3]
    SLICE_X64Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.805 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.805    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.859 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    29.859    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.913 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.967 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    29.967    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.021 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.021    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.075 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.075    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.208 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.579    30.787    adjustable_clock/counter2[2]
    SLICE_X65Y187        LUT2 (Prop_lut2_I1_O)        0.128    30.915 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    30.915    adjustable_clock/clk_out_i_808_n_0
    SLICE_X65Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.182 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.182    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X65Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.235 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.235    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.288 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.288    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.341 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.341    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.394 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.394    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.447 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.447    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.586 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.587    32.173    adjustable_clock/counter2[1]
    SLICE_X66Y188        LUT2 (Prop_lut2_I1_O)        0.131    32.304 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.304    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.550 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.550    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X66Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.604 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.604    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.658 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.658    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.712 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.712    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.766 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.766    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.820 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.444    33.264    adjustable_clock/counter2[0]
    SLICE_X66Y194        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.561 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.561    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.615 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.615    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X66Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.669 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.669    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X66Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.723 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.723    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X66Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.777 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.777    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.831 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.001    33.832    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X66Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.965 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.370    34.335    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X67Y198        LUT3 (Prop_lut3_I2_O)        0.128    34.463 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.463    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X67Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.730 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    35.264    adjustable_clock/clear
    SLICE_X67Y198        FDRE                                         r  adjustable_clock/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.162     2.481    adjustable_clock/CLK_OUT1
    SLICE_X67Y198        FDRE                                         r  adjustable_clock/counter_reg[22]/C
                         clock pessimism             -0.374     2.107    
                         clock uncertainty           -0.067     2.040    
    SLICE_X67Y198        FDRE (Setup_fdre_C_R)       -0.253     1.787    adjustable_clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          1.787    
                         arrival time                         -35.264    
  -------------------------------------------------------------------
                         slack                                -33.477    

Slack (VIOLATED) :        -33.477ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.117ns  (logic 23.326ns (61.196%)  route 14.791ns (38.804%))
  Logic Levels:           198  (CARRY4=181 DSP48E1=1 LUT1=1 LUT2=13 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.519ns = ( 2.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.854ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.287    -2.854    clk
    SLICE_X65Y167        FDSE                                         r  r_dacActiveCore_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDSE (Prop_fdse_C_Q)         0.223    -2.631 r  r_dacActiveCore_reg[3]/Q
                         net (fo=1, routed)           0.233    -2.398    adjustable_clock/divisor[11]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[11]_P[1])
                                                      2.737     0.339 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.560     0.899    adjustable_clock/counter3_n_104
    SLICE_X67Y162        LUT1 (Prop_lut1_I0_O)        0.043     0.942 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     0.942    adjustable_clock/clk_out_i_577_n_0
    SLICE_X67Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.209 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.209    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.262 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.262    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.315 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.315    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.368 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.421 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.421    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.474 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.634     2.108    adjustable_clock/counter2[24]
    SLICE_X66Y160        LUT2 (Prop_lut2_I1_O)        0.043     2.151 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.151    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.407 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.407    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.461 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.461    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.515 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.515    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.569 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.569    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.623 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.623    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.677 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.677    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.810 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.481     3.291    adjustable_clock/counter2[23]
    SLICE_X65Y162        LUT2 (Prop_lut2_I1_O)        0.128     3.419 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.419    adjustable_clock/clk_out_i_698_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.686 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.686    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X65Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.739 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.739    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X65Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.792 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.792    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X65Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.845 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.845    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X65Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.898 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.898    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X65Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.951 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.090 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.327     4.417    adjustable_clock/counter2[22]
    SLICE_X64Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.802 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.802    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.856 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.856    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.910 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.910    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.964 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.964    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.018 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.018    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.072 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.072    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.205 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.443     5.648    adjustable_clock/counter2[21]
    SLICE_X65Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.020 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.020    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.073    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.126    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.179    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.007     6.239    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.292 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.292    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.431 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.579     7.010    adjustable_clock/counter2[20]
    SLICE_X63Y172        LUT2 (Prop_lut2_I1_O)        0.131     7.141 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.141    adjustable_clock/clk_out_i_702_n_0
    SLICE_X63Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.408 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.408    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X63Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X63Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.007     7.522    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X63Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.575 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.575    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X63Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.628 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.628    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.681 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.681    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.820 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.607     8.426    adjustable_clock/counter2[19]
    SLICE_X66Y172        LUT3 (Prop_lut3_I0_O)        0.131     8.557 r  adjustable_clock/clk_out_i_711/O
                         net (fo=1, routed)           0.000     8.557    adjustable_clock/clk_out_i_711_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.737 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.737    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.791 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.791    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.845 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.007     8.853    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.907 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.907    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.961 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.961    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.015 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.015    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.148 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.611     9.759    adjustable_clock/counter2[18]
    SLICE_X67Y171        LUT2 (Prop_lut2_I1_O)        0.128     9.887 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.887    adjustable_clock/clk_out_i_709_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.154 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.154    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.207 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.207    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.260 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.260    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.313 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.320    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.373 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.373    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X67Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.426 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.426    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.565 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.604    11.168    adjustable_clock/counter2[17]
    SLICE_X68Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.553 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.553    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X68Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.607 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.607    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.661 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.661    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.715 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.007    11.723    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.777 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.777    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.831 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.831    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.964 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.481    12.444    adjustable_clock/counter2[16]
    SLICE_X69Y174        LUT2 (Prop_lut2_I1_O)        0.128    12.572 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.572    adjustable_clock/clk_out_i_757_n_0
    SLICE_X69Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.839 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.007    12.847    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X69Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.900 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.900    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X69Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.953 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.953    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X69Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.006 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.006    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X69Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.059 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.059    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X69Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.112 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.112    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X69Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.251 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.405    13.655    adjustable_clock/counter2[15]
    SLICE_X68Y178        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    14.040 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.040    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.094 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.094    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X68Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.148 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.148    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X68Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.202 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.202    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X68Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.256 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.256    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X68Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.310 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.310    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X68Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.443 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.555    14.998    adjustable_clock/counter2[14]
    SLICE_X67Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.370 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.370    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.423 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.423    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.476 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.476    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.529 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.582 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.582    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.635 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.635    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.774 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.316    adjustable_clock/counter2[13]
    SLICE_X66Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.701 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.701    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.755 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.755    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.809 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.809    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.863 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.863    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.917 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    16.917    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.971 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.971    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.104 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.523    17.627    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.999 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.999    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.052 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.052    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.105 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.105    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.158 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.158    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.211 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.264 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.264    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.403 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.463    18.866    adjustable_clock/counter2[11]
    SLICE_X64Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.251 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.251    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.305 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.305    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.359 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.359    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.413 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.413    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.467 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.467    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.521 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.521    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.654 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.150    adjustable_clock/counter2[10]
    SLICE_X63Y182        LUT2 (Prop_lut2_I1_O)        0.128    20.278 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.278    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.545 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.545    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.598 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.598    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.651 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.651    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.704 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.704    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.757 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.949 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.414    21.363    adjustable_clock/counter2[9]
    SLICE_X62Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.748 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.748    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.802 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.802    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.856 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.856    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.910 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    21.910    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.964 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.964    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.018 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.018    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.151 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.472    22.622    adjustable_clock/counter2[8]
    SLICE_X63Y189        LUT2 (Prop_lut2_I1_O)        0.128    22.750 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.750    adjustable_clock/clk_out_i_785_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.017 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.017    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.070 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.070    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.123 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.123    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.176 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.229 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.229    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.282 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.282    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.421 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.600    24.022    adjustable_clock/counter2[7]
    SLICE_X61Y189        LUT2 (Prop_lut2_I1_O)        0.131    24.153 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.153    adjustable_clock/clk_out_i_796_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.420 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.420    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X61Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.473 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.473    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.526 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.824 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.622    25.446    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.577 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.577    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.833 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.833    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.887 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.887    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.941 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.941    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.995 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    25.995    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.049 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.049    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.103 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.103    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.236 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.500    26.735    adjustable_clock/counter2[5]
    SLICE_X69Y188        LUT2 (Prop_lut2_I1_O)        0.128    26.863 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.863    adjustable_clock/clk_out_i_804_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.130 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.130    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.183 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.183    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.236 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.236    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.289 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.289    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.395 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.395    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.534 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.494    28.028    adjustable_clock/counter2[4]
    SLICE_X67Y188        LUT2 (Prop_lut2_I1_O)        0.131    28.159 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.159    adjustable_clock/clk_out_i_800_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.426 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.426    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.479 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.479    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.532 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.532    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.585 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.585    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.638 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.638    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.691 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.691    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.830 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.589    29.420    adjustable_clock/counter2[3]
    SLICE_X64Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.805 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.805    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.859 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    29.859    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.913 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.967 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    29.967    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.021 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.021    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.075 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.075    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.208 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.579    30.787    adjustable_clock/counter2[2]
    SLICE_X65Y187        LUT2 (Prop_lut2_I1_O)        0.128    30.915 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    30.915    adjustable_clock/clk_out_i_808_n_0
    SLICE_X65Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.182 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.182    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X65Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.235 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.235    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.288 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.288    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.341 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.341    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.394 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.394    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.447 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.447    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.586 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.587    32.173    adjustable_clock/counter2[1]
    SLICE_X66Y188        LUT2 (Prop_lut2_I1_O)        0.131    32.304 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.304    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.550 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.550    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X66Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.604 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.604    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.658 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.658    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.712 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.712    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.766 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.766    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.820 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.444    33.264    adjustable_clock/counter2[0]
    SLICE_X66Y194        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.561 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.561    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.615 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.615    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X66Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.669 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.669    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X66Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.723 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.723    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X66Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.777 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.777    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.831 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.001    33.832    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X66Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.965 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.370    34.335    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X67Y198        LUT3 (Prop_lut3_I2_O)        0.128    34.463 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.463    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X67Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.730 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    35.264    adjustable_clock/clear
    SLICE_X67Y198        FDRE                                         r  adjustable_clock/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.162     2.481    adjustable_clock/CLK_OUT1
    SLICE_X67Y198        FDRE                                         r  adjustable_clock/counter_reg[23]/C
                         clock pessimism             -0.374     2.107    
                         clock uncertainty           -0.067     2.040    
    SLICE_X67Y198        FDRE (Setup_fdre_C_R)       -0.253     1.787    adjustable_clock/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          1.787    
                         arrival time                         -35.264    
  -------------------------------------------------------------------
                         slack                                -33.477    

Slack (VIOLATED) :        -33.452ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.117ns  (logic 23.326ns (61.196%)  route 14.791ns (38.804%))
  Logic Levels:           198  (CARRY4=181 DSP48E1=1 LUT1=1 LUT2=13 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.519ns = ( 2.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.854ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.287    -2.854    clk
    SLICE_X65Y167        FDSE                                         r  r_dacActiveCore_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDSE (Prop_fdse_C_Q)         0.223    -2.631 r  r_dacActiveCore_reg[3]/Q
                         net (fo=1, routed)           0.233    -2.398    adjustable_clock/divisor[11]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[11]_P[1])
                                                      2.737     0.339 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.560     0.899    adjustable_clock/counter3_n_104
    SLICE_X67Y162        LUT1 (Prop_lut1_I0_O)        0.043     0.942 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     0.942    adjustable_clock/clk_out_i_577_n_0
    SLICE_X67Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.209 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.209    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.262 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.262    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.315 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.315    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.368 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.421 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.421    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.474 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.634     2.108    adjustable_clock/counter2[24]
    SLICE_X66Y160        LUT2 (Prop_lut2_I1_O)        0.043     2.151 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.151    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.407 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.407    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.461 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.461    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.515 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.515    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.569 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.569    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.623 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.623    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.677 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.677    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.810 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.481     3.291    adjustable_clock/counter2[23]
    SLICE_X65Y162        LUT2 (Prop_lut2_I1_O)        0.128     3.419 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.419    adjustable_clock/clk_out_i_698_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.686 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.686    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X65Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.739 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.739    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X65Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.792 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.792    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X65Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.845 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.845    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X65Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.898 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.898    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X65Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.951 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.090 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.327     4.417    adjustable_clock/counter2[22]
    SLICE_X64Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.802 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.802    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.856 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.856    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.910 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.910    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.964 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.964    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.018 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.018    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.072 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.072    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.205 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.443     5.648    adjustable_clock/counter2[21]
    SLICE_X65Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.020 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.020    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.073    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.126    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.179    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.007     6.239    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.292 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.292    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.431 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.579     7.010    adjustable_clock/counter2[20]
    SLICE_X63Y172        LUT2 (Prop_lut2_I1_O)        0.131     7.141 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.141    adjustable_clock/clk_out_i_702_n_0
    SLICE_X63Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.408 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.408    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X63Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X63Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.007     7.522    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X63Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.575 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.575    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X63Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.628 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.628    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.681 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.681    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.820 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.607     8.426    adjustable_clock/counter2[19]
    SLICE_X66Y172        LUT3 (Prop_lut3_I0_O)        0.131     8.557 r  adjustable_clock/clk_out_i_711/O
                         net (fo=1, routed)           0.000     8.557    adjustable_clock/clk_out_i_711_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.737 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.737    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.791 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.791    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.845 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.007     8.853    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.907 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.907    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.961 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.961    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.015 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.015    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.148 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.611     9.759    adjustable_clock/counter2[18]
    SLICE_X67Y171        LUT2 (Prop_lut2_I1_O)        0.128     9.887 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.887    adjustable_clock/clk_out_i_709_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.154 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.154    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.207 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.207    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.260 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.260    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.313 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.320    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.373 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.373    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X67Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.426 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.426    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.565 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.604    11.168    adjustable_clock/counter2[17]
    SLICE_X68Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.553 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.553    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X68Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.607 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.607    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.661 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.661    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.715 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.007    11.723    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.777 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.777    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.831 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.831    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.964 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.481    12.444    adjustable_clock/counter2[16]
    SLICE_X69Y174        LUT2 (Prop_lut2_I1_O)        0.128    12.572 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.572    adjustable_clock/clk_out_i_757_n_0
    SLICE_X69Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.839 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.007    12.847    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X69Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.900 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.900    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X69Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.953 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.953    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X69Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.006 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.006    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X69Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.059 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.059    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X69Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.112 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.112    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X69Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.251 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.405    13.655    adjustable_clock/counter2[15]
    SLICE_X68Y178        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    14.040 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.040    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.094 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.094    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X68Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.148 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.148    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X68Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.202 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.202    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X68Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.256 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.256    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X68Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.310 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.310    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X68Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.443 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.555    14.998    adjustable_clock/counter2[14]
    SLICE_X67Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.370 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.370    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.423 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.423    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.476 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.476    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.529 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.582 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.582    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.635 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.635    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.774 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.316    adjustable_clock/counter2[13]
    SLICE_X66Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.701 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.701    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.755 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.755    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.809 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.809    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.863 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.863    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.917 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    16.917    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.971 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.971    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.104 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.523    17.627    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.999 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.999    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.052 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.052    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.105 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.105    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.158 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.158    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.211 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.264 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.264    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.403 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.463    18.866    adjustable_clock/counter2[11]
    SLICE_X64Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.251 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.251    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.305 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.305    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.359 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.359    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.413 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.413    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.467 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.467    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.521 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.521    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.654 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.150    adjustable_clock/counter2[10]
    SLICE_X63Y182        LUT2 (Prop_lut2_I1_O)        0.128    20.278 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.278    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.545 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.545    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.598 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.598    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.651 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.651    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.704 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.704    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.757 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.949 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.414    21.363    adjustable_clock/counter2[9]
    SLICE_X62Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.748 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.748    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.802 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.802    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.856 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.856    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.910 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    21.910    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.964 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.964    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.018 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.018    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.151 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.472    22.622    adjustable_clock/counter2[8]
    SLICE_X63Y189        LUT2 (Prop_lut2_I1_O)        0.128    22.750 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.750    adjustable_clock/clk_out_i_785_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.017 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.017    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.070 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.070    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.123 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.123    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.176 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.229 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.229    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.282 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.282    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.421 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.600    24.022    adjustable_clock/counter2[7]
    SLICE_X61Y189        LUT2 (Prop_lut2_I1_O)        0.131    24.153 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.153    adjustable_clock/clk_out_i_796_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.420 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.420    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X61Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.473 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.473    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.526 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.824 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.622    25.446    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.577 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.577    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.833 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.833    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.887 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.887    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.941 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.941    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.995 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    25.995    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.049 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.049    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.103 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.103    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.236 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.500    26.735    adjustable_clock/counter2[5]
    SLICE_X69Y188        LUT2 (Prop_lut2_I1_O)        0.128    26.863 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.863    adjustable_clock/clk_out_i_804_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.130 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.130    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.183 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.183    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.236 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.236    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.289 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.289    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.395 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.395    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.534 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.494    28.028    adjustable_clock/counter2[4]
    SLICE_X67Y188        LUT2 (Prop_lut2_I1_O)        0.131    28.159 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.159    adjustable_clock/clk_out_i_800_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.426 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.426    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.479 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.479    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.532 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.532    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.585 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.585    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.638 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.638    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.691 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.691    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.830 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.589    29.420    adjustable_clock/counter2[3]
    SLICE_X64Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.805 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.805    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.859 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    29.859    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.913 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.967 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    29.967    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.021 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.021    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.075 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.075    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.208 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.579    30.787    adjustable_clock/counter2[2]
    SLICE_X65Y187        LUT2 (Prop_lut2_I1_O)        0.128    30.915 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    30.915    adjustable_clock/clk_out_i_808_n_0
    SLICE_X65Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.182 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.182    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X65Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.235 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.235    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.288 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.288    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.341 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.341    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.394 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.394    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.447 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.447    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.586 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.587    32.173    adjustable_clock/counter2[1]
    SLICE_X66Y188        LUT2 (Prop_lut2_I1_O)        0.131    32.304 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.304    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.550 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.550    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X66Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.604 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.604    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.658 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.658    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.712 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.712    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.766 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.766    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.820 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.444    33.264    adjustable_clock/counter2[0]
    SLICE_X66Y194        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.561 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.561    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.615 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.615    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X66Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.669 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.669    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X66Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.723 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.723    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X66Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.777 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.777    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.831 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.001    33.832    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X66Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.965 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.370    34.335    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X67Y198        LUT3 (Prop_lut3_I2_O)        0.128    34.463 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.463    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X67Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.730 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    35.264    adjustable_clock/clear
    SLICE_X66Y198        FDRE                                         r  adjustable_clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.162     2.481    adjustable_clock/CLK_OUT1
    SLICE_X66Y198        FDRE                                         r  adjustable_clock/counter_reg[4]/C
                         clock pessimism             -0.374     2.107    
                         clock uncertainty           -0.067     2.040    
    SLICE_X66Y198        FDRE (Setup_fdre_C_R)       -0.228     1.812    adjustable_clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          1.812    
                         arrival time                         -35.264    
  -------------------------------------------------------------------
                         slack                                -33.452    

Slack (VIOLATED) :        -33.452ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.117ns  (logic 23.326ns (61.196%)  route 14.791ns (38.804%))
  Logic Levels:           198  (CARRY4=181 DSP48E1=1 LUT1=1 LUT2=13 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.519ns = ( 2.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.854ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.287    -2.854    clk
    SLICE_X65Y167        FDSE                                         r  r_dacActiveCore_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDSE (Prop_fdse_C_Q)         0.223    -2.631 r  r_dacActiveCore_reg[3]/Q
                         net (fo=1, routed)           0.233    -2.398    adjustable_clock/divisor[11]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[11]_P[1])
                                                      2.737     0.339 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.560     0.899    adjustable_clock/counter3_n_104
    SLICE_X67Y162        LUT1 (Prop_lut1_I0_O)        0.043     0.942 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     0.942    adjustable_clock/clk_out_i_577_n_0
    SLICE_X67Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.209 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.209    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.262 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.262    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.315 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.315    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.368 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.421 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.421    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.474 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.634     2.108    adjustable_clock/counter2[24]
    SLICE_X66Y160        LUT2 (Prop_lut2_I1_O)        0.043     2.151 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.151    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.407 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.407    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.461 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.461    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.515 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.515    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.569 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.569    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.623 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.623    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.677 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.677    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.810 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.481     3.291    adjustable_clock/counter2[23]
    SLICE_X65Y162        LUT2 (Prop_lut2_I1_O)        0.128     3.419 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.419    adjustable_clock/clk_out_i_698_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.686 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.686    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X65Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.739 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.739    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X65Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.792 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.792    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X65Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.845 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.845    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X65Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.898 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.898    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X65Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.951 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.090 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.327     4.417    adjustable_clock/counter2[22]
    SLICE_X64Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.802 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.802    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.856 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.856    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.910 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.910    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.964 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.964    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.018 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.018    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.072 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.072    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.205 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.443     5.648    adjustable_clock/counter2[21]
    SLICE_X65Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.020 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.020    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.073    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.126    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.179    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.007     6.239    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.292 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.292    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.431 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.579     7.010    adjustable_clock/counter2[20]
    SLICE_X63Y172        LUT2 (Prop_lut2_I1_O)        0.131     7.141 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.141    adjustable_clock/clk_out_i_702_n_0
    SLICE_X63Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.408 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.408    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X63Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X63Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.007     7.522    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X63Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.575 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.575    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X63Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.628 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.628    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.681 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.681    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.820 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.607     8.426    adjustable_clock/counter2[19]
    SLICE_X66Y172        LUT3 (Prop_lut3_I0_O)        0.131     8.557 r  adjustable_clock/clk_out_i_711/O
                         net (fo=1, routed)           0.000     8.557    adjustable_clock/clk_out_i_711_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.737 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.737    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.791 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.791    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.845 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.007     8.853    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.907 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.907    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.961 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.961    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.015 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.015    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.148 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.611     9.759    adjustable_clock/counter2[18]
    SLICE_X67Y171        LUT2 (Prop_lut2_I1_O)        0.128     9.887 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.887    adjustable_clock/clk_out_i_709_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.154 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.154    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.207 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.207    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.260 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.260    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.313 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.320    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.373 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.373    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X67Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.426 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.426    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.565 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.604    11.168    adjustable_clock/counter2[17]
    SLICE_X68Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.553 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.553    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X68Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.607 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.607    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.661 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.661    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.715 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.007    11.723    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.777 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.777    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.831 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.831    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.964 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.481    12.444    adjustable_clock/counter2[16]
    SLICE_X69Y174        LUT2 (Prop_lut2_I1_O)        0.128    12.572 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.572    adjustable_clock/clk_out_i_757_n_0
    SLICE_X69Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.839 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.007    12.847    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X69Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.900 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.900    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X69Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.953 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.953    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X69Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.006 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.006    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X69Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.059 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.059    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X69Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.112 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.112    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X69Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.251 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.405    13.655    adjustable_clock/counter2[15]
    SLICE_X68Y178        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    14.040 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.040    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.094 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.094    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X68Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.148 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.148    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X68Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.202 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.202    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X68Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.256 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.256    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X68Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.310 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.310    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X68Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.443 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.555    14.998    adjustable_clock/counter2[14]
    SLICE_X67Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.370 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.370    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.423 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.423    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.476 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.476    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.529 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.582 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.582    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.635 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.635    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.774 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.316    adjustable_clock/counter2[13]
    SLICE_X66Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.701 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.701    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.755 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.755    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.809 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.809    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.863 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.863    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.917 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    16.917    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.971 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.971    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.104 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.523    17.627    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.999 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.999    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.052 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.052    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.105 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.105    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.158 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.158    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.211 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.264 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.264    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.403 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.463    18.866    adjustable_clock/counter2[11]
    SLICE_X64Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.251 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.251    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.305 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.305    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.359 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.359    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.413 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.413    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.467 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.467    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.521 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.521    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.654 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.150    adjustable_clock/counter2[10]
    SLICE_X63Y182        LUT2 (Prop_lut2_I1_O)        0.128    20.278 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.278    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.545 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.545    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.598 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.598    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.651 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.651    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.704 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.704    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.757 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.949 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.414    21.363    adjustable_clock/counter2[9]
    SLICE_X62Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.748 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.748    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.802 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.802    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.856 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.856    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.910 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    21.910    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.964 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.964    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.018 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.018    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.151 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.472    22.622    adjustable_clock/counter2[8]
    SLICE_X63Y189        LUT2 (Prop_lut2_I1_O)        0.128    22.750 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.750    adjustable_clock/clk_out_i_785_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.017 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.017    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.070 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.070    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.123 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.123    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.176 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.229 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.229    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.282 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.282    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.421 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.600    24.022    adjustable_clock/counter2[7]
    SLICE_X61Y189        LUT2 (Prop_lut2_I1_O)        0.131    24.153 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.153    adjustable_clock/clk_out_i_796_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.420 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.420    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X61Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.473 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.473    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.526 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.824 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.622    25.446    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.577 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.577    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.833 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.833    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.887 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.887    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.941 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.941    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.995 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    25.995    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.049 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.049    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.103 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.103    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.236 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.500    26.735    adjustable_clock/counter2[5]
    SLICE_X69Y188        LUT2 (Prop_lut2_I1_O)        0.128    26.863 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.863    adjustable_clock/clk_out_i_804_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.130 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.130    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.183 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.183    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.236 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.236    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.289 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.289    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.395 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.395    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.534 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.494    28.028    adjustable_clock/counter2[4]
    SLICE_X67Y188        LUT2 (Prop_lut2_I1_O)        0.131    28.159 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.159    adjustable_clock/clk_out_i_800_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.426 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.426    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.479 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.479    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.532 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.532    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.585 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.585    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.638 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.638    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.691 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.691    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.830 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.589    29.420    adjustable_clock/counter2[3]
    SLICE_X64Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.805 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.805    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.859 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    29.859    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.913 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.967 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    29.967    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.021 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.021    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.075 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.075    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.208 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.579    30.787    adjustable_clock/counter2[2]
    SLICE_X65Y187        LUT2 (Prop_lut2_I1_O)        0.128    30.915 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    30.915    adjustable_clock/clk_out_i_808_n_0
    SLICE_X65Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.182 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.182    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X65Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.235 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.235    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.288 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.288    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.341 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.341    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.394 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.394    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.447 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.447    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.586 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.587    32.173    adjustable_clock/counter2[1]
    SLICE_X66Y188        LUT2 (Prop_lut2_I1_O)        0.131    32.304 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.304    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.550 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.550    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X66Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.604 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.604    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.658 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.658    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.712 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.712    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.766 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.766    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.820 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.444    33.264    adjustable_clock/counter2[0]
    SLICE_X66Y194        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.561 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.561    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.615 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.615    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X66Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.669 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.669    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X66Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.723 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.723    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X66Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.777 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.777    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.831 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.001    33.832    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X66Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.965 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.370    34.335    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X67Y198        LUT3 (Prop_lut3_I2_O)        0.128    34.463 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.463    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X67Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.730 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    35.264    adjustable_clock/clear
    SLICE_X66Y198        FDRE                                         r  adjustable_clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.162     2.481    adjustable_clock/CLK_OUT1
    SLICE_X66Y198        FDRE                                         r  adjustable_clock/counter_reg[5]/C
                         clock pessimism             -0.374     2.107    
                         clock uncertainty           -0.067     2.040    
    SLICE_X66Y198        FDRE (Setup_fdre_C_R)       -0.228     1.812    adjustable_clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          1.812    
                         arrival time                         -35.264    
  -------------------------------------------------------------------
                         slack                                -33.452    

Slack (VIOLATED) :        -33.452ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.117ns  (logic 23.326ns (61.196%)  route 14.791ns (38.804%))
  Logic Levels:           198  (CARRY4=181 DSP48E1=1 LUT1=1 LUT2=13 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.519ns = ( 2.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.854ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.287    -2.854    clk
    SLICE_X65Y167        FDSE                                         r  r_dacActiveCore_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDSE (Prop_fdse_C_Q)         0.223    -2.631 r  r_dacActiveCore_reg[3]/Q
                         net (fo=1, routed)           0.233    -2.398    adjustable_clock/divisor[11]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[11]_P[1])
                                                      2.737     0.339 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.560     0.899    adjustable_clock/counter3_n_104
    SLICE_X67Y162        LUT1 (Prop_lut1_I0_O)        0.043     0.942 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     0.942    adjustable_clock/clk_out_i_577_n_0
    SLICE_X67Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.209 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.209    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.262 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.262    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.315 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.315    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.368 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.421 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.421    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.474 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.634     2.108    adjustable_clock/counter2[24]
    SLICE_X66Y160        LUT2 (Prop_lut2_I1_O)        0.043     2.151 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.151    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.407 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.407    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.461 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.461    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.515 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.515    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.569 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.569    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.623 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.623    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.677 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.677    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.810 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.481     3.291    adjustable_clock/counter2[23]
    SLICE_X65Y162        LUT2 (Prop_lut2_I1_O)        0.128     3.419 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.419    adjustable_clock/clk_out_i_698_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.686 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.686    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X65Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.739 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.739    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X65Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.792 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.792    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X65Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.845 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.845    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X65Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.898 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.898    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X65Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.951 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.090 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.327     4.417    adjustable_clock/counter2[22]
    SLICE_X64Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.802 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.802    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.856 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.856    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.910 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.910    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.964 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.964    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.018 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.018    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.072 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.072    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.205 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.443     5.648    adjustable_clock/counter2[21]
    SLICE_X65Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.020 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.020    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.073    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.126    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.179    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.007     6.239    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.292 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.292    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.431 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.579     7.010    adjustable_clock/counter2[20]
    SLICE_X63Y172        LUT2 (Prop_lut2_I1_O)        0.131     7.141 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.141    adjustable_clock/clk_out_i_702_n_0
    SLICE_X63Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.408 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.408    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X63Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X63Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.007     7.522    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X63Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.575 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.575    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X63Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.628 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.628    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.681 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.681    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.820 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.607     8.426    adjustable_clock/counter2[19]
    SLICE_X66Y172        LUT3 (Prop_lut3_I0_O)        0.131     8.557 r  adjustable_clock/clk_out_i_711/O
                         net (fo=1, routed)           0.000     8.557    adjustable_clock/clk_out_i_711_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.737 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.737    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.791 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.791    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.845 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.007     8.853    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.907 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.907    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.961 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.961    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.015 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.015    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.148 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.611     9.759    adjustable_clock/counter2[18]
    SLICE_X67Y171        LUT2 (Prop_lut2_I1_O)        0.128     9.887 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.887    adjustable_clock/clk_out_i_709_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.154 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.154    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.207 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.207    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.260 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.260    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.313 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.320    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.373 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.373    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X67Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.426 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.426    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.565 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.604    11.168    adjustable_clock/counter2[17]
    SLICE_X68Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.553 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.553    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X68Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.607 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.607    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.661 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.661    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.715 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.007    11.723    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.777 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.777    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.831 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.831    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.964 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.481    12.444    adjustable_clock/counter2[16]
    SLICE_X69Y174        LUT2 (Prop_lut2_I1_O)        0.128    12.572 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.572    adjustable_clock/clk_out_i_757_n_0
    SLICE_X69Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.839 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.007    12.847    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X69Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.900 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.900    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X69Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.953 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.953    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X69Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.006 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.006    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X69Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.059 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.059    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X69Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.112 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.112    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X69Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.251 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.405    13.655    adjustable_clock/counter2[15]
    SLICE_X68Y178        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    14.040 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.040    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.094 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.094    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X68Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.148 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.148    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X68Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.202 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.202    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X68Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.256 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.256    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X68Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.310 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.310    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X68Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.443 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.555    14.998    adjustable_clock/counter2[14]
    SLICE_X67Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.370 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.370    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.423 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.423    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.476 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.476    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.529 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.582 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.582    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.635 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.635    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.774 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.316    adjustable_clock/counter2[13]
    SLICE_X66Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.701 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.701    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.755 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.755    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.809 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.809    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.863 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.863    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.917 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    16.917    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.971 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.971    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.104 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.523    17.627    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.999 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.999    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.052 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.052    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.105 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.105    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.158 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.158    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.211 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.264 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.264    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.403 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.463    18.866    adjustable_clock/counter2[11]
    SLICE_X64Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.251 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.251    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.305 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.305    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.359 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.359    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.413 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.413    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.467 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.467    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.521 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.521    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.654 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.150    adjustable_clock/counter2[10]
    SLICE_X63Y182        LUT2 (Prop_lut2_I1_O)        0.128    20.278 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.278    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.545 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.545    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.598 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.598    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.651 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.651    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.704 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.704    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.757 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.949 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.414    21.363    adjustable_clock/counter2[9]
    SLICE_X62Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.748 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.748    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.802 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.802    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.856 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.856    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.910 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    21.910    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.964 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.964    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.018 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.018    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.151 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.472    22.622    adjustable_clock/counter2[8]
    SLICE_X63Y189        LUT2 (Prop_lut2_I1_O)        0.128    22.750 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.750    adjustable_clock/clk_out_i_785_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.017 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.017    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.070 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.070    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.123 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.123    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.176 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.229 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.229    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.282 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.282    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.421 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.600    24.022    adjustable_clock/counter2[7]
    SLICE_X61Y189        LUT2 (Prop_lut2_I1_O)        0.131    24.153 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.153    adjustable_clock/clk_out_i_796_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.420 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.420    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X61Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.473 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.473    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.526 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.824 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.622    25.446    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.577 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.577    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.833 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.833    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.887 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.887    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.941 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.941    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.995 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    25.995    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.049 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.049    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.103 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.103    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.236 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.500    26.735    adjustable_clock/counter2[5]
    SLICE_X69Y188        LUT2 (Prop_lut2_I1_O)        0.128    26.863 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.863    adjustable_clock/clk_out_i_804_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.130 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.130    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.183 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.183    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.236 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.236    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.289 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.289    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.395 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.395    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.534 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.494    28.028    adjustable_clock/counter2[4]
    SLICE_X67Y188        LUT2 (Prop_lut2_I1_O)        0.131    28.159 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.159    adjustable_clock/clk_out_i_800_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.426 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.426    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.479 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.479    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.532 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.532    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.585 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.585    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.638 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.638    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.691 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.691    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.830 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.589    29.420    adjustable_clock/counter2[3]
    SLICE_X64Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.805 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.805    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.859 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    29.859    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.913 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.967 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    29.967    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.021 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.021    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.075 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.075    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.208 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.579    30.787    adjustable_clock/counter2[2]
    SLICE_X65Y187        LUT2 (Prop_lut2_I1_O)        0.128    30.915 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    30.915    adjustable_clock/clk_out_i_808_n_0
    SLICE_X65Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.182 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.182    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X65Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.235 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.235    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.288 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.288    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.341 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.341    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.394 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.394    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.447 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.447    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.586 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.587    32.173    adjustable_clock/counter2[1]
    SLICE_X66Y188        LUT2 (Prop_lut2_I1_O)        0.131    32.304 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.304    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.550 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.550    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X66Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.604 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.604    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.658 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.658    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.712 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.712    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.766 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.766    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.820 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.444    33.264    adjustable_clock/counter2[0]
    SLICE_X66Y194        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.561 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.561    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.615 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.615    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X66Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.669 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.669    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X66Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.723 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.723    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X66Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.777 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.777    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.831 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.001    33.832    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X66Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.965 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.370    34.335    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X67Y198        LUT3 (Prop_lut3_I2_O)        0.128    34.463 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.463    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X67Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.730 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    35.264    adjustable_clock/clear
    SLICE_X66Y198        FDRE                                         r  adjustable_clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.162     2.481    adjustable_clock/CLK_OUT1
    SLICE_X66Y198        FDRE                                         r  adjustable_clock/counter_reg[6]/C
                         clock pessimism             -0.374     2.107    
                         clock uncertainty           -0.067     2.040    
    SLICE_X66Y198        FDRE (Setup_fdre_C_R)       -0.228     1.812    adjustable_clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          1.812    
                         arrival time                         -35.264    
  -------------------------------------------------------------------
                         slack                                -33.452    

Slack (VIOLATED) :        -33.452ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.117ns  (logic 23.326ns (61.196%)  route 14.791ns (38.804%))
  Logic Levels:           198  (CARRY4=181 DSP48E1=1 LUT1=1 LUT2=13 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.519ns = ( 2.481 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.854ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.287    -2.854    clk
    SLICE_X65Y167        FDSE                                         r  r_dacActiveCore_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDSE (Prop_fdse_C_Q)         0.223    -2.631 r  r_dacActiveCore_reg[3]/Q
                         net (fo=1, routed)           0.233    -2.398    adjustable_clock/divisor[11]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[11]_P[1])
                                                      2.737     0.339 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.560     0.899    adjustable_clock/counter3_n_104
    SLICE_X67Y162        LUT1 (Prop_lut1_I0_O)        0.043     0.942 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     0.942    adjustable_clock/clk_out_i_577_n_0
    SLICE_X67Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.209 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.209    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.262 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.262    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.315 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.315    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.368 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.421 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.421    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.474 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.634     2.108    adjustable_clock/counter2[24]
    SLICE_X66Y160        LUT2 (Prop_lut2_I1_O)        0.043     2.151 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.151    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.407 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.407    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.461 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.461    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.515 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.515    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.569 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.569    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.623 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.623    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.677 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.677    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.810 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.481     3.291    adjustable_clock/counter2[23]
    SLICE_X65Y162        LUT2 (Prop_lut2_I1_O)        0.128     3.419 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.419    adjustable_clock/clk_out_i_698_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.686 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.686    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X65Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.739 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.739    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X65Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.792 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.792    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X65Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.845 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.845    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X65Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.898 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.898    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X65Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.951 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.090 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.327     4.417    adjustable_clock/counter2[22]
    SLICE_X64Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.802 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.802    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.856 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.856    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.910 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.910    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.964 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.964    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.018 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.018    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.072 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.072    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.205 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.443     5.648    adjustable_clock/counter2[21]
    SLICE_X65Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.020 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.020    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.073    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.126    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.179    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.007     6.239    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.292 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.292    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.431 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.579     7.010    adjustable_clock/counter2[20]
    SLICE_X63Y172        LUT2 (Prop_lut2_I1_O)        0.131     7.141 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.141    adjustable_clock/clk_out_i_702_n_0
    SLICE_X63Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.408 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.408    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X63Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X63Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.007     7.522    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X63Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.575 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.575    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X63Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.628 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.628    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.681 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.681    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.820 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.607     8.426    adjustable_clock/counter2[19]
    SLICE_X66Y172        LUT3 (Prop_lut3_I0_O)        0.131     8.557 r  adjustable_clock/clk_out_i_711/O
                         net (fo=1, routed)           0.000     8.557    adjustable_clock/clk_out_i_711_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.737 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.737    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.791 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.791    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.845 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.007     8.853    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.907 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.907    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.961 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.961    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.015 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.015    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.148 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.611     9.759    adjustable_clock/counter2[18]
    SLICE_X67Y171        LUT2 (Prop_lut2_I1_O)        0.128     9.887 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.887    adjustable_clock/clk_out_i_709_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.154 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.154    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.207 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.207    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.260 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.260    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.313 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.320    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.373 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.373    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X67Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.426 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.426    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.565 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.604    11.168    adjustable_clock/counter2[17]
    SLICE_X68Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.553 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.553    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X68Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.607 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.607    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.661 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.661    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.715 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.007    11.723    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.777 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.777    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.831 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.831    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.964 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.481    12.444    adjustable_clock/counter2[16]
    SLICE_X69Y174        LUT2 (Prop_lut2_I1_O)        0.128    12.572 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.572    adjustable_clock/clk_out_i_757_n_0
    SLICE_X69Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.839 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.007    12.847    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X69Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.900 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.900    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X69Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.953 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.953    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X69Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.006 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.006    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X69Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.059 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.059    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X69Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.112 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.112    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X69Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.251 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.405    13.655    adjustable_clock/counter2[15]
    SLICE_X68Y178        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    14.040 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.040    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.094 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.094    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X68Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.148 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.148    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X68Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.202 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.202    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X68Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.256 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.256    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X68Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.310 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.310    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X68Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.443 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.555    14.998    adjustable_clock/counter2[14]
    SLICE_X67Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.370 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.370    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.423 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.423    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.476 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.476    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.529 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.582 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.582    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.635 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.635    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.774 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.316    adjustable_clock/counter2[13]
    SLICE_X66Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.701 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.701    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.755 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.755    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.809 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.809    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.863 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.863    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.917 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    16.917    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.971 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.971    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.104 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.523    17.627    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.999 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.999    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.052 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.052    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.105 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.105    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.158 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.158    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.211 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.264 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.264    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.403 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.463    18.866    adjustable_clock/counter2[11]
    SLICE_X64Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.251 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.251    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.305 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.305    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.359 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.359    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.413 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.413    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.467 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.467    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.521 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.521    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.654 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.150    adjustable_clock/counter2[10]
    SLICE_X63Y182        LUT2 (Prop_lut2_I1_O)        0.128    20.278 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.278    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.545 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.545    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.598 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.598    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.651 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.651    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.704 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.704    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.757 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.949 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.414    21.363    adjustable_clock/counter2[9]
    SLICE_X62Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.748 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.748    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.802 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.802    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.856 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.856    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.910 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    21.910    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.964 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.964    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.018 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.018    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.151 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.472    22.622    adjustable_clock/counter2[8]
    SLICE_X63Y189        LUT2 (Prop_lut2_I1_O)        0.128    22.750 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.750    adjustable_clock/clk_out_i_785_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.017 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.017    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.070 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.070    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.123 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.123    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.176 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.229 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.229    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.282 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.282    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.421 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.600    24.022    adjustable_clock/counter2[7]
    SLICE_X61Y189        LUT2 (Prop_lut2_I1_O)        0.131    24.153 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.153    adjustable_clock/clk_out_i_796_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.420 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.420    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X61Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.473 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.473    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.526 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.824 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.622    25.446    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.577 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.577    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.833 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.833    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.887 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.887    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.941 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.941    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.995 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    25.995    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.049 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.049    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.103 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.103    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.236 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.500    26.735    adjustable_clock/counter2[5]
    SLICE_X69Y188        LUT2 (Prop_lut2_I1_O)        0.128    26.863 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.863    adjustable_clock/clk_out_i_804_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.130 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.130    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.183 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.183    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.236 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.236    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.289 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.289    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.395 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.395    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.534 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.494    28.028    adjustable_clock/counter2[4]
    SLICE_X67Y188        LUT2 (Prop_lut2_I1_O)        0.131    28.159 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.159    adjustable_clock/clk_out_i_800_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.426 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.426    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.479 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.479    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.532 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.532    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.585 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.585    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.638 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.638    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.691 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.691    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.830 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.589    29.420    adjustable_clock/counter2[3]
    SLICE_X64Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.805 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.805    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.859 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    29.859    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.913 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.967 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    29.967    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.021 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.021    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.075 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.075    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.208 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.579    30.787    adjustable_clock/counter2[2]
    SLICE_X65Y187        LUT2 (Prop_lut2_I1_O)        0.128    30.915 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    30.915    adjustable_clock/clk_out_i_808_n_0
    SLICE_X65Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.182 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.182    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X65Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.235 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.235    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.288 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.288    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.341 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.341    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.394 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.394    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.447 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.447    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.586 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.587    32.173    adjustable_clock/counter2[1]
    SLICE_X66Y188        LUT2 (Prop_lut2_I1_O)        0.131    32.304 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.304    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.550 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.550    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X66Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.604 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.604    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.658 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.658    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.712 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.712    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.766 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.766    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.820 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.444    33.264    adjustable_clock/counter2[0]
    SLICE_X66Y194        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.561 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.561    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.615 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.615    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X66Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.669 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.669    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X66Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.723 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.723    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X66Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.777 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.777    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.831 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.001    33.832    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X66Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.965 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.370    34.335    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X67Y198        LUT3 (Prop_lut3_I2_O)        0.128    34.463 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.463    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X67Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.730 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.534    35.264    adjustable_clock/clear
    SLICE_X66Y198        FDRE                                         r  adjustable_clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.162     2.481    adjustable_clock/CLK_OUT1
    SLICE_X66Y198        FDRE                                         r  adjustable_clock/counter_reg[7]/C
                         clock pessimism             -0.374     2.107    
                         clock uncertainty           -0.067     2.040    
    SLICE_X66Y198        FDRE (Setup_fdre_C_R)       -0.228     1.812    adjustable_clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          1.812    
                         arrival time                         -35.264    
  -------------------------------------------------------------------
                         slack                                -33.452    

Slack (VIOLATED) :        -33.314ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        37.956ns  (logic 23.326ns (61.456%)  route 14.630ns (38.544%))
  Logic Levels:           198  (CARRY4=181 DSP48E1=1 LUT1=1 LUT2=13 LUT3=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.518ns = ( 2.482 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.854ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.287    -2.854    clk
    SLICE_X65Y167        FDSE                                         r  r_dacActiveCore_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDSE (Prop_fdse_C_Q)         0.223    -2.631 r  r_dacActiveCore_reg[3]/Q
                         net (fo=1, routed)           0.233    -2.398    adjustable_clock/divisor[11]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[11]_P[1])
                                                      2.737     0.339 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.560     0.899    adjustable_clock/counter3_n_104
    SLICE_X67Y162        LUT1 (Prop_lut1_I0_O)        0.043     0.942 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     0.942    adjustable_clock/clk_out_i_577_n_0
    SLICE_X67Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.209 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.209    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.262 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.262    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.315 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.315    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.368 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.421 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.421    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.474 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.634     2.108    adjustable_clock/counter2[24]
    SLICE_X66Y160        LUT2 (Prop_lut2_I1_O)        0.043     2.151 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.151    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.407 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.407    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.461 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.461    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.515 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.515    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.569 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.569    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.623 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.623    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.677 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.677    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.810 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.481     3.291    adjustable_clock/counter2[23]
    SLICE_X65Y162        LUT2 (Prop_lut2_I1_O)        0.128     3.419 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.419    adjustable_clock/clk_out_i_698_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.686 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.686    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X65Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.739 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.739    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X65Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.792 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.792    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X65Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.845 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.845    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X65Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.898 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.898    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X65Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.951 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.090 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.327     4.417    adjustable_clock/counter2[22]
    SLICE_X64Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.802 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.802    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.856 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.856    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.910 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.910    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.964 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.964    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.018 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.018    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.072 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.072    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.205 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.443     5.648    adjustable_clock/counter2[21]
    SLICE_X65Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.020 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.020    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.073    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.126    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.179    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.007     6.239    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.292 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.292    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.431 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.579     7.010    adjustable_clock/counter2[20]
    SLICE_X63Y172        LUT2 (Prop_lut2_I1_O)        0.131     7.141 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.141    adjustable_clock/clk_out_i_702_n_0
    SLICE_X63Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.408 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.408    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X63Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X63Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.007     7.522    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X63Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.575 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.575    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X63Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.628 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.628    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.681 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.681    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.820 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.607     8.426    adjustable_clock/counter2[19]
    SLICE_X66Y172        LUT3 (Prop_lut3_I0_O)        0.131     8.557 r  adjustable_clock/clk_out_i_711/O
                         net (fo=1, routed)           0.000     8.557    adjustable_clock/clk_out_i_711_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.737 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.737    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.791 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.791    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.845 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.007     8.853    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.907 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.907    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.961 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.961    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.015 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.015    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.148 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.611     9.759    adjustable_clock/counter2[18]
    SLICE_X67Y171        LUT2 (Prop_lut2_I1_O)        0.128     9.887 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.887    adjustable_clock/clk_out_i_709_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.154 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.154    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.207 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.207    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.260 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.260    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.313 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.320    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.373 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.373    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X67Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.426 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.426    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.565 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.604    11.168    adjustable_clock/counter2[17]
    SLICE_X68Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.553 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.553    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X68Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.607 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.607    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.661 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.661    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.715 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.007    11.723    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.777 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.777    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.831 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.831    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.964 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.481    12.444    adjustable_clock/counter2[16]
    SLICE_X69Y174        LUT2 (Prop_lut2_I1_O)        0.128    12.572 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.572    adjustable_clock/clk_out_i_757_n_0
    SLICE_X69Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.839 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.007    12.847    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X69Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.900 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.900    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X69Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.953 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.953    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X69Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.006 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.006    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X69Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.059 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.059    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X69Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.112 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.112    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X69Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.251 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.405    13.655    adjustable_clock/counter2[15]
    SLICE_X68Y178        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    14.040 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.040    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.094 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.094    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X68Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.148 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.148    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X68Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.202 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.202    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X68Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.256 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.256    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X68Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.310 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.310    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X68Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.443 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.555    14.998    adjustable_clock/counter2[14]
    SLICE_X67Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.370 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.370    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.423 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.423    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.476 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.476    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.529 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.582 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.582    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.635 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.635    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.774 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.316    adjustable_clock/counter2[13]
    SLICE_X66Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.701 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.701    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.755 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.755    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.809 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.809    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.863 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.863    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.917 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    16.917    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.971 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.971    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.104 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.523    17.627    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.999 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.999    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.052 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.052    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.105 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.105    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.158 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.158    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.211 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.264 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.264    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.403 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.463    18.866    adjustable_clock/counter2[11]
    SLICE_X64Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.251 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.251    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.305 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.305    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.359 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.359    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.413 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.413    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.467 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.467    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.521 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.521    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.654 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.150    adjustable_clock/counter2[10]
    SLICE_X63Y182        LUT2 (Prop_lut2_I1_O)        0.128    20.278 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.278    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.545 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.545    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.598 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.598    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.651 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.651    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.704 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.704    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.757 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.949 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.414    21.363    adjustable_clock/counter2[9]
    SLICE_X62Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.748 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.748    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.802 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.802    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.856 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.856    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.910 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    21.910    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.964 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.964    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.018 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.018    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.151 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.472    22.622    adjustable_clock/counter2[8]
    SLICE_X63Y189        LUT2 (Prop_lut2_I1_O)        0.128    22.750 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.750    adjustable_clock/clk_out_i_785_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.017 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.017    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.070 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.070    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.123 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.123    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.176 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.229 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.229    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.282 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.282    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.421 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.600    24.022    adjustable_clock/counter2[7]
    SLICE_X61Y189        LUT2 (Prop_lut2_I1_O)        0.131    24.153 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.153    adjustable_clock/clk_out_i_796_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.420 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.420    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X61Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.473 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.473    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.526 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.824 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.622    25.446    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.577 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.577    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.833 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.833    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.887 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.887    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.941 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.941    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.995 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    25.995    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.049 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.049    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.103 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.103    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.236 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.500    26.735    adjustable_clock/counter2[5]
    SLICE_X69Y188        LUT2 (Prop_lut2_I1_O)        0.128    26.863 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.863    adjustable_clock/clk_out_i_804_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.130 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.130    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.183 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.183    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.236 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.236    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.289 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.289    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.395 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.395    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.534 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.494    28.028    adjustable_clock/counter2[4]
    SLICE_X67Y188        LUT2 (Prop_lut2_I1_O)        0.131    28.159 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.159    adjustable_clock/clk_out_i_800_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.426 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.426    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.479 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.479    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.532 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.532    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.585 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.585    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.638 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.638    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.691 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.691    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.830 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.589    29.420    adjustable_clock/counter2[3]
    SLICE_X64Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.805 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.805    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.859 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    29.859    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.913 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.967 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    29.967    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.021 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.021    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.075 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.075    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.208 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.579    30.787    adjustable_clock/counter2[2]
    SLICE_X65Y187        LUT2 (Prop_lut2_I1_O)        0.128    30.915 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    30.915    adjustable_clock/clk_out_i_808_n_0
    SLICE_X65Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.182 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.182    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X65Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.235 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.235    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.288 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.288    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.341 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.341    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.394 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.394    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.447 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.447    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.586 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.587    32.173    adjustable_clock/counter2[1]
    SLICE_X66Y188        LUT2 (Prop_lut2_I1_O)        0.131    32.304 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.304    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.550 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.550    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X66Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.604 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.604    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.658 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.658    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.712 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.712    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.766 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.766    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.820 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.444    33.264    adjustable_clock/counter2[0]
    SLICE_X66Y194        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.561 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.561    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.615 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.615    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X66Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.669 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.669    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X66Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.723 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.723    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X66Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.777 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.777    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.831 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.001    33.832    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X66Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.965 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.370    34.335    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X67Y198        LUT3 (Prop_lut3_I2_O)        0.128    34.463 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.463    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X67Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.730 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.372    35.102    adjustable_clock/clear
    SLICE_X65Y198        FDRE                                         r  adjustable_clock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.163     2.482    adjustable_clock/CLK_OUT1
    SLICE_X65Y198        FDRE                                         r  adjustable_clock/counter_reg[12]/C
                         clock pessimism             -0.374     2.108    
                         clock uncertainty           -0.067     2.041    
    SLICE_X65Y198        FDRE (Setup_fdre_C_R)       -0.253     1.788    adjustable_clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          1.788    
                         arrival time                         -35.102    
  -------------------------------------------------------------------
                         slack                                -33.314    

Slack (VIOLATED) :        -33.314ns  (required time - arrival time)
  Source:                 r_dacActiveCore_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        37.956ns  (logic 23.326ns (61.456%)  route 14.630ns (38.544%))
  Logic Levels:           198  (CARRY4=181 DSP48E1=1 LUT1=1 LUT2=13 LUT3=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.518ns = ( 2.482 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.854ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.287    -2.854    clk
    SLICE_X65Y167        FDSE                                         r  r_dacActiveCore_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDSE (Prop_fdse_C_Q)         0.223    -2.631 r  r_dacActiveCore_reg[3]/Q
                         net (fo=1, routed)           0.233    -2.398    adjustable_clock/divisor[11]
    DSP48_X5Y66          DSP48E1 (Prop_dsp48e1_A[11]_P[1])
                                                      2.737     0.339 f  adjustable_clock/counter3/P[1]
                         net (fo=26, routed)          0.560     0.899    adjustable_clock/counter3_n_104
    SLICE_X67Y162        LUT1 (Prop_lut1_I0_O)        0.043     0.942 r  adjustable_clock/clk_out_i_577/O
                         net (fo=1, routed)           0.000     0.942    adjustable_clock/clk_out_i_577_n_0
    SLICE_X67Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.209 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.209    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X67Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.262 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.262    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X67Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.315 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.315    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X67Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.368 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.368    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X67Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.421 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.421    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X67Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.474 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.634     2.108    adjustable_clock/counter2[24]
    SLICE_X66Y160        LUT2 (Prop_lut2_I1_O)        0.043     2.151 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.151    adjustable_clock/clk_out_i_691_n_0
    SLICE_X66Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.407 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.407    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X66Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.461 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.461    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X66Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.515 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.515    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X66Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.569 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.569    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X66Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.623 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.623    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X66Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.677 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     2.677    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X66Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.810 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.481     3.291    adjustable_clock/counter2[23]
    SLICE_X65Y162        LUT2 (Prop_lut2_I1_O)        0.128     3.419 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.419    adjustable_clock/clk_out_i_698_n_0
    SLICE_X65Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.686 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.686    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X65Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.739 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.739    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X65Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.792 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     3.792    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X65Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.845 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     3.845    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X65Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.898 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     3.898    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X65Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.951 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.951    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X65Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     4.090 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.327     4.417    adjustable_clock/counter2[22]
    SLICE_X64Y167        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385     4.802 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000     4.802    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X64Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.856 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     4.856    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X64Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.910 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     4.910    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X64Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.964 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     4.964    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X64Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.018 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.018    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X64Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.072 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.072    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X64Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     5.205 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.443     5.648    adjustable_clock/counter2[21]
    SLICE_X65Y170        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372     6.020 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.020    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X65Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.073 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.073    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X65Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.126 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.126    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X65Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.179 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.179    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X65Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.232 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.007     6.239    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.292 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.292    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X65Y176        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.431 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.579     7.010    adjustable_clock/counter2[20]
    SLICE_X63Y172        LUT2 (Prop_lut2_I1_O)        0.131     7.141 r  adjustable_clock/clk_out_i_702/O
                         net (fo=1, routed)           0.000     7.141    adjustable_clock/clk_out_i_702_n_0
    SLICE_X63Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.408 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.408    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X63Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.461 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.461    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X63Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.514 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.007     7.522    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X63Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.575 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000     7.575    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X63Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.628 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     7.628    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X63Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.681 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.681    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X63Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.820 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.607     8.426    adjustable_clock/counter2[19]
    SLICE_X66Y172        LUT3 (Prop_lut3_I0_O)        0.131     8.557 r  adjustable_clock/clk_out_i_711/O
                         net (fo=1, routed)           0.000     8.557    adjustable_clock/clk_out_i_711_n_0
    SLICE_X66Y172        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.737 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000     8.737    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X66Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.791 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     8.791    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X66Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.845 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.007     8.853    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X66Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.907 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     8.907    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X66Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.961 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     8.961    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X66Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.015 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.015    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X66Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.148 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.611     9.759    adjustable_clock/counter2[18]
    SLICE_X67Y171        LUT2 (Prop_lut2_I1_O)        0.128     9.887 r  adjustable_clock/clk_out_i_709/O
                         net (fo=1, routed)           0.000     9.887    adjustable_clock/clk_out_i_709_n_0
    SLICE_X67Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.154 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.154    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X67Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.207 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.207    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X67Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.260 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.260    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X67Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.313 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.007    10.320    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X67Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.373 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.373    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X67Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.426 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.426    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X67Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.565 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.604    11.168    adjustable_clock/counter2[17]
    SLICE_X68Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.553 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.553    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X68Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.607 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.607    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X68Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.661 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.661    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X68Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.715 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.007    11.723    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X68Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.777 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    11.777    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X68Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.831 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.831    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X68Y177        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    11.964 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.481    12.444    adjustable_clock/counter2[16]
    SLICE_X69Y174        LUT2 (Prop_lut2_I1_O)        0.128    12.572 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.572    adjustable_clock/clk_out_i_757_n_0
    SLICE_X69Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.839 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.007    12.847    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X69Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.900 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    12.900    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X69Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.953 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    12.953    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X69Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.006 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.006    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X69Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.059 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.059    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X69Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.112 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.112    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X69Y180        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.251 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.405    13.655    adjustable_clock/counter2[15]
    SLICE_X68Y178        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    14.040 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.040    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X68Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.094 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.094    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X68Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.148 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.148    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X68Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.202 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.202    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X68Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.256 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.256    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X68Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.310 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.310    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X68Y184        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.443 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.555    14.998    adjustable_clock/counter2[14]
    SLICE_X67Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    15.370 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.370    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X67Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.423 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.423    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X67Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.476 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.476    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X67Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.529 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.529    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X67Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.582 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.582    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X67Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.635 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.635    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X67Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.774 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.542    16.316    adjustable_clock/counter2[13]
    SLICE_X66Y181        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    16.701 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.701    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X66Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.755 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.755    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X66Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.809 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    16.809    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X66Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.863 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    16.863    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X66Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.917 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    16.917    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X66Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.971 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.971    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X66Y187        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.104 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.523    17.627    adjustable_clock/counter2[12]
    SLICE_X65Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.999 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    17.999    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X65Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.052 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.052    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X65Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.105 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.105    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X65Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.158 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.158    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X65Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.211 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.211    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X65Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.264 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.264    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X65Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.403 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.463    18.866    adjustable_clock/counter2[11]
    SLICE_X64Y179        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.251 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.251    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X64Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.305 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.305    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X64Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.359 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.359    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X64Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.413 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.413    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X64Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.467 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.467    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X64Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.521 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.521    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X64Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.654 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    20.150    adjustable_clock/counter2[10]
    SLICE_X63Y182        LUT2 (Prop_lut2_I1_O)        0.128    20.278 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.278    adjustable_clock/clk_out_i_778_n_0
    SLICE_X63Y182        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    20.545 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.545    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X63Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.598 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.598    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X63Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.651 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.651    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X63Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.704 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.704    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X63Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.757 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.757    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X63Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.810 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    20.810    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X63Y188        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.949 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.414    21.363    adjustable_clock/counter2[9]
    SLICE_X62Y186        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    21.748 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    21.748    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X62Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.802 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    21.802    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X62Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.856 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    21.856    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X62Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.910 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    21.910    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X62Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.964 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    21.964    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X62Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.018 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.018    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X62Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    22.151 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.472    22.622    adjustable_clock/counter2[8]
    SLICE_X63Y189        LUT2 (Prop_lut2_I1_O)        0.128    22.750 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    22.750    adjustable_clock/clk_out_i_785_n_0
    SLICE_X63Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.017 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.017    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X63Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.070 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.070    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X63Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.123 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.123    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X63Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.176 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.176    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X63Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.229 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.229    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X63Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.282 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.282    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X63Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    23.421 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.600    24.022    adjustable_clock/counter2[7]
    SLICE_X61Y189        LUT2 (Prop_lut2_I1_O)        0.131    24.153 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.153    adjustable_clock/clk_out_i_796_n_0
    SLICE_X61Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.420 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.420    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X61Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.473 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.473    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X61Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.526 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.526    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X61Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.579 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.579    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X61Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.632 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.632    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X61Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.685 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.685    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X61Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.824 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.622    25.446    adjustable_clock/counter2[6]
    SLICE_X68Y189        LUT2 (Prop_lut2_I1_O)        0.131    25.577 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.577    adjustable_clock/clk_out_i_792_n_0
    SLICE_X68Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.833 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    25.833    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X68Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.887 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    25.887    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X68Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.941 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    25.941    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X68Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.995 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    25.995    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X68Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.049 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.049    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X68Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.103 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.103    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X68Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    26.236 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.500    26.735    adjustable_clock/counter2[5]
    SLICE_X69Y188        LUT2 (Prop_lut2_I1_O)        0.128    26.863 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    26.863    adjustable_clock/clk_out_i_804_n_0
    SLICE_X69Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    27.130 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.130    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X69Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.183 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.183    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X69Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.236 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.236    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X69Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.289 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.289    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X69Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.342 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.342    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X69Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.395 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.395    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X69Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.534 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.494    28.028    adjustable_clock/counter2[4]
    SLICE_X67Y188        LUT2 (Prop_lut2_I1_O)        0.131    28.159 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    28.159    adjustable_clock/clk_out_i_800_n_0
    SLICE_X67Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.426 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.426    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X67Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.479 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.479    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X67Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.532 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.532    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X67Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.585 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.585    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X67Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.638 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.638    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X67Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.691 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.691    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X67Y194        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    28.830 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.589    29.420    adjustable_clock/counter2[3]
    SLICE_X64Y187        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    29.805 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    29.805    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X64Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.859 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    29.859    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X64Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.913 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    29.913    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X64Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    29.967 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    29.967    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X64Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.021 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    30.021    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X64Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.075 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.075    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X64Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    30.208 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.579    30.787    adjustable_clock/counter2[2]
    SLICE_X65Y187        LUT2 (Prop_lut2_I1_O)        0.128    30.915 r  adjustable_clock/clk_out_i_808/O
                         net (fo=1, routed)           0.000    30.915    adjustable_clock/clk_out_i_808_n_0
    SLICE_X65Y187        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    31.182 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.182    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X65Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.235 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.235    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X65Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.288 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.288    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X65Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.341 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.341    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X65Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.394 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    31.394    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X65Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    31.447 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.447    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X65Y193        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.586 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.587    32.173    adjustable_clock/counter2[1]
    SLICE_X66Y188        LUT2 (Prop_lut2_I1_O)        0.131    32.304 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    32.304    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X66Y188        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    32.550 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.550    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X66Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.604 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.604    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X66Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.658 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.658    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X66Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.712 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    32.712    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X66Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.766 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.766    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X66Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.820 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.444    33.264    adjustable_clock/counter2[0]
    SLICE_X66Y194        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.561 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.561    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X66Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.615 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.615    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X66Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.669 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.669    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X66Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.723 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.723    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X66Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.777 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.777    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X66Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.831 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.001    33.832    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X66Y200        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    33.965 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.370    34.335    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X67Y198        LUT3 (Prop_lut3_I2_O)        0.128    34.463 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.463    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X67Y198        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.730 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.372    35.102    adjustable_clock/clear
    SLICE_X65Y198        FDRE                                         r  adjustable_clock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.163     2.482    adjustable_clock/CLK_OUT1
    SLICE_X65Y198        FDRE                                         r  adjustable_clock/counter_reg[13]/C
                         clock pessimism             -0.374     2.108    
                         clock uncertainty           -0.067     2.041    
    SLICE_X65Y198        FDRE (Setup_fdre_C_R)       -0.253     1.788    adjustable_clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          1.788    
                         arrival time                         -35.102    
  -------------------------------------------------------------------
                         slack                                -33.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_1920_1983_6_8/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.100ns (44.392%)  route 0.125ns (55.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.552    -0.759    clk
    SLICE_X77Y166        FDRE                                         r  r_dac_I_lsb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.659 r  r_dac_I_lsb_reg[6]/Q
                         net (fo=131, routed)         0.125    -0.533    signalgen/r_memory_I_reg_1920_1983_6_8/DIA
    SLICE_X74Y167        RAMD64E                                      r  signalgen/r_memory_I_reg_1920_1983_6_8/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.750    -0.888    signalgen/r_memory_I_reg_1920_1983_6_8/WCLK
    SLICE_X74Y167        RAMD64E                                      r  signalgen/r_memory_I_reg_1920_1983_6_8/RAMA/CLK
                         clock pessimism              0.159    -0.729    
    SLICE_X74Y167        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131    -0.598    signalgen/r_memory_I_reg_1920_1983_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_1472_1535_6_8/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.898%)  route 0.109ns (52.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.552    -0.759    clk
    SLICE_X77Y166        FDRE                                         r  r_dac_I_lsb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.659 r  r_dac_I_lsb_reg[6]/Q
                         net (fo=131, routed)         0.109    -0.550    signalgen/r_memory_I_reg_1472_1535_6_8/DIA
    SLICE_X76Y165        RAMD64E                                      r  signalgen/r_memory_I_reg_1472_1535_6_8/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.751    -0.887    signalgen/r_memory_I_reg_1472_1535_6_8/WCLK
    SLICE_X76Y165        RAMD64E                                      r  signalgen/r_memory_I_reg_1472_1535_6_8/RAMA/CLK
                         clock pessimism              0.141    -0.746    
    SLICE_X76Y165        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131    -0.615    signalgen/r_memory_I_reg_1472_1535_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_4928_4991_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.502%)  route 0.109ns (54.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y177       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y177       FDRE (Prop_fdre_C_Q)         0.091    -0.683 r  signalgen/uart_data_count_reg[5]_rep__7/Q
                         net (fo=565, routed)         0.109    -0.574    signalgen/r_memory_I_reg_4928_4991_3_5/ADDRD5
    SLICE_X118Y176       RAMD64E                                      r  signalgen/r_memory_I_reg_4928_4991_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.733    -0.905    signalgen/r_memory_I_reg_4928_4991_3_5/WCLK
    SLICE_X118Y176       RAMD64E                                      r  signalgen/r_memory_I_reg_4928_4991_3_5/RAMA/CLK
                         clock pessimism              0.141    -0.764    
    SLICE_X118Y176       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.644    signalgen/r_memory_I_reg_4928_4991_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_4928_4991_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.502%)  route 0.109ns (54.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y177       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y177       FDRE (Prop_fdre_C_Q)         0.091    -0.683 r  signalgen/uart_data_count_reg[5]_rep__7/Q
                         net (fo=565, routed)         0.109    -0.574    signalgen/r_memory_I_reg_4928_4991_3_5/ADDRD5
    SLICE_X118Y176       RAMD64E                                      r  signalgen/r_memory_I_reg_4928_4991_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.733    -0.905    signalgen/r_memory_I_reg_4928_4991_3_5/WCLK
    SLICE_X118Y176       RAMD64E                                      r  signalgen/r_memory_I_reg_4928_4991_3_5/RAMB/CLK
                         clock pessimism              0.141    -0.764    
    SLICE_X118Y176       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.644    signalgen/r_memory_I_reg_4928_4991_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_4928_4991_3_5/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.502%)  route 0.109ns (54.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y177       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y177       FDRE (Prop_fdre_C_Q)         0.091    -0.683 r  signalgen/uart_data_count_reg[5]_rep__7/Q
                         net (fo=565, routed)         0.109    -0.574    signalgen/r_memory_I_reg_4928_4991_3_5/ADDRD5
    SLICE_X118Y176       RAMD64E                                      r  signalgen/r_memory_I_reg_4928_4991_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.733    -0.905    signalgen/r_memory_I_reg_4928_4991_3_5/WCLK
    SLICE_X118Y176       RAMD64E                                      r  signalgen/r_memory_I_reg_4928_4991_3_5/RAMC/CLK
                         clock pessimism              0.141    -0.764    
    SLICE_X118Y176       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.644    signalgen/r_memory_I_reg_4928_4991_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_4928_4991_3_5/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.502%)  route 0.109ns (54.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y177       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y177       FDRE (Prop_fdre_C_Q)         0.091    -0.683 r  signalgen/uart_data_count_reg[5]_rep__7/Q
                         net (fo=565, routed)         0.109    -0.574    signalgen/r_memory_I_reg_4928_4991_3_5/ADDRD5
    SLICE_X118Y176       RAMD64E                                      r  signalgen/r_memory_I_reg_4928_4991_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.733    -0.905    signalgen/r_memory_I_reg_4928_4991_3_5/WCLK
    SLICE_X118Y176       RAMD64E                                      r  signalgen/r_memory_I_reg_4928_4991_3_5/RAMD/CLK
                         clock pessimism              0.141    -0.764    
    SLICE_X118Y176       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.644    signalgen/r_memory_I_reg_4928_4991_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_5632_5695_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.091ns (44.154%)  route 0.115ns (55.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y177       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y177       FDRE (Prop_fdre_C_Q)         0.091    -0.683 r  signalgen/uart_data_count_reg[5]_rep__7/Q
                         net (fo=565, routed)         0.115    -0.568    signalgen/r_memory_I_reg_5632_5695_3_5/ADDRD5
    SLICE_X120Y177       RAMD64E                                      r  signalgen/r_memory_I_reg_5632_5695_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.735    -0.903    signalgen/r_memory_I_reg_5632_5695_3_5/WCLK
    SLICE_X120Y177       RAMD64E                                      r  signalgen/r_memory_I_reg_5632_5695_3_5/RAMA/CLK
                         clock pessimism              0.141    -0.762    
    SLICE_X120Y177       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.642    signalgen/r_memory_I_reg_5632_5695_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_5632_5695_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.091ns (44.154%)  route 0.115ns (55.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y177       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y177       FDRE (Prop_fdre_C_Q)         0.091    -0.683 r  signalgen/uart_data_count_reg[5]_rep__7/Q
                         net (fo=565, routed)         0.115    -0.568    signalgen/r_memory_I_reg_5632_5695_3_5/ADDRD5
    SLICE_X120Y177       RAMD64E                                      r  signalgen/r_memory_I_reg_5632_5695_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.735    -0.903    signalgen/r_memory_I_reg_5632_5695_3_5/WCLK
    SLICE_X120Y177       RAMD64E                                      r  signalgen/r_memory_I_reg_5632_5695_3_5/RAMB/CLK
                         clock pessimism              0.141    -0.762    
    SLICE_X120Y177       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.642    signalgen/r_memory_I_reg_5632_5695_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_5632_5695_3_5/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.091ns (44.154%)  route 0.115ns (55.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y177       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y177       FDRE (Prop_fdre_C_Q)         0.091    -0.683 r  signalgen/uart_data_count_reg[5]_rep__7/Q
                         net (fo=565, routed)         0.115    -0.568    signalgen/r_memory_I_reg_5632_5695_3_5/ADDRD5
    SLICE_X120Y177       RAMD64E                                      r  signalgen/r_memory_I_reg_5632_5695_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.735    -0.903    signalgen/r_memory_I_reg_5632_5695_3_5/WCLK
    SLICE_X120Y177       RAMD64E                                      r  signalgen/r_memory_I_reg_5632_5695_3_5/RAMC/CLK
                         clock pessimism              0.141    -0.762    
    SLICE_X120Y177       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.642    signalgen/r_memory_I_reg_5632_5695_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 signalgen/uart_data_count_reg[5]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_reg_5632_5695_3_5/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.091ns (44.154%)  route 0.115ns (55.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.537    -0.774    signalgen/CLK_OUT1
    SLICE_X119Y177       FDRE                                         r  signalgen/uart_data_count_reg[5]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y177       FDRE (Prop_fdre_C_Q)         0.091    -0.683 r  signalgen/uart_data_count_reg[5]_rep__7/Q
                         net (fo=565, routed)         0.115    -0.568    signalgen/r_memory_I_reg_5632_5695_3_5/ADDRD5
    SLICE_X120Y177       RAMD64E                                      r  signalgen/r_memory_I_reg_5632_5695_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.735    -0.903    signalgen/r_memory_I_reg_5632_5695_3_5/WCLK
    SLICE_X120Y177       RAMD64E                                      r  signalgen/r_memory_I_reg_5632_5695_3_5/RAMD/CLK
                         clock pessimism              0.141    -0.762    
    SLICE_X120Y177       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120    -0.642    signalgen/r_memory_I_reg_5632_5695_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_system_clk_creator
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  IDELAYCTRL_instance/REFCLK
Min Period        n/a     ODELAYE2/C         n/a            2.000         5.000       3.000      ODELAY_X0Y222    ODELAY2_DATACLK2/C
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y1    adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y0    clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y1   clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y218    ODDR_DACData2[0]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y204    ODDR_DACData2[10]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y226    ODDR_DACData2[11]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y232    ODDR_DACData2[1]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y196    ODDR_DACData2[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  IDELAYCTRL_instance/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X108Y201   signalgen/r_memory_I_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X108Y201   signalgen/r_memory_I_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X112Y200   signalgen/r_memory_I_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X108Y201   signalgen/r_memory_I_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X108Y201   signalgen/r_memory_I_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_creator
  To Clock:  clkfbout_system_clk_creator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_creator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :            0  Failing Endpoints,  Worst Slack        3.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.204ns (29.483%)  route 0.488ns (70.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.586ns = ( 2.414 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.904ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.237    -2.904    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.204    -2.700 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.488    -2.212    trx/div/AR[0]
    SLICE_X82Y208        FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.095     2.414    trx/div/CLK_OUT1
    SLICE_X82Y208        FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.367     2.047    
                         clock uncertainty           -0.067     1.980    
    SLICE_X82Y208        FDCE (Recov_fdce_C_CLR)     -0.295     1.685    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          1.685    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.204ns (29.483%)  route 0.488ns (70.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.586ns = ( 2.414 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.904ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.237    -2.904    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.204    -2.700 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.488    -2.212    trx/div/AR[0]
    SLICE_X82Y208        FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.095     2.414    trx/div/CLK_OUT1
    SLICE_X82Y208        FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.367     2.047    
                         clock uncertainty           -0.067     1.980    
    SLICE_X82Y208        FDCE (Recov_fdce_C_CLR)     -0.295     1.685    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          1.685    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.204ns (29.483%)  route 0.488ns (70.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.586ns = ( 2.414 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.904ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.237    -2.904    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.204    -2.700 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.488    -2.212    trx/div/AR[0]
    SLICE_X82Y208        FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.095     2.414    trx/div/CLK_OUT1
    SLICE_X82Y208        FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism             -0.367     2.047    
                         clock uncertainty           -0.067     1.980    
    SLICE_X82Y208        FDCE (Recov_fdce_C_CLR)     -0.295     1.685    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          1.685    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.204ns (29.483%)  route 0.488ns (70.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.586ns = ( 2.414 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.904ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.237    -2.904    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.204    -2.700 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.488    -2.212    trx/div/AR[0]
    SLICE_X82Y208        FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.095     2.414    trx/div/CLK_OUT1
    SLICE_X82Y208        FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism             -0.367     2.047    
                         clock uncertainty           -0.067     1.980    
    SLICE_X82Y208        FDCE (Recov_fdce_C_CLR)     -0.295     1.685    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                          1.685    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.635%)  route 0.403ns (66.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.585ns = ( 2.415 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.904ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.237    -2.904    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.204    -2.700 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.403    -2.297    trx/div/AR[0]
    SLICE_X82Y207        FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.096     2.415    trx/div/CLK_OUT1
    SLICE_X82Y207        FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.367     2.048    
                         clock uncertainty           -0.067     1.981    
    SLICE_X82Y207        FDCE (Recov_fdce_C_CLR)     -0.295     1.686    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          1.686    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.635%)  route 0.403ns (66.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.585ns = ( 2.415 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.904ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.237    -2.904    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.204    -2.700 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.403    -2.297    trx/div/AR[0]
    SLICE_X82Y207        FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.096     2.415    trx/div/CLK_OUT1
    SLICE_X82Y207        FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism             -0.367     2.048    
                         clock uncertainty           -0.067     1.981    
    SLICE_X82Y207        FDCE (Recov_fdce_C_CLR)     -0.295     1.686    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          1.686    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.635%)  route 0.403ns (66.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.585ns = ( 2.415 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.904ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.237    -2.904    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.204    -2.700 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.403    -2.297    trx/div/AR[0]
    SLICE_X82Y207        FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.096     2.415    trx/div/CLK_OUT1
    SLICE_X82Y207        FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism             -0.367     2.048    
                         clock uncertainty           -0.067     1.981    
    SLICE_X82Y207        FDCE (Recov_fdce_C_CLR)     -0.295     1.686    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          1.686    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.635%)  route 0.403ns (66.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.585ns = ( 2.415 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.904ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.237    -2.904    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.204    -2.700 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.403    -2.297    trx/div/AR[0]
    SLICE_X82Y207        FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.096     2.415    trx/div/CLK_OUT1
    SLICE_X82Y207        FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism             -0.367     2.048    
                         clock uncertainty           -0.067     1.981    
    SLICE_X82Y207        FDCE (Recov_fdce_C_CLR)     -0.295     1.686    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          1.686    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.635%)  route 0.403ns (66.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.585ns = ( 2.415 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.904ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.237    -2.904    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.204    -2.700 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.403    -2.297    trx/div/AR[0]
    SLICE_X82Y207        FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.096     2.415    trx/div/CLK_OUT1
    SLICE_X82Y207        FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism             -0.367     2.048    
                         clock uncertainty           -0.067     1.981    
    SLICE_X82Y207        FDCE (Recov_fdce_C_CLR)     -0.295     1.686    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          1.686    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.635%)  route 0.403ns (66.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.585ns = ( 2.415 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.904ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.237    -2.904    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.204    -2.700 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.403    -2.297    trx/div/AR[0]
    SLICE_X82Y207        FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.096     2.415    trx/div/CLK_OUT1
    SLICE_X82Y207        FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism             -0.367     2.048    
                         clock uncertainty           -0.067     1.981    
    SLICE_X82Y207        FDCE (Recov_fdce_C_CLR)     -0.295     1.686    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          1.686    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  3.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.287%)  route 0.153ns (62.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.543    -0.768    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.091    -0.677 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.153    -0.524    trx/div/AR[0]
    SLICE_X82Y206        FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.748    -0.890    trx/div/CLK_OUT1
    SLICE_X82Y206        FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism              0.154    -0.736    
    SLICE_X82Y206        FDCE (Remov_fdce_C_CLR)     -0.107    -0.843    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.843    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.287%)  route 0.153ns (62.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.543    -0.768    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.091    -0.677 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.153    -0.524    trx/div/AR[0]
    SLICE_X82Y206        FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.748    -0.890    trx/div/CLK_OUT1
    SLICE_X82Y206        FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism              0.154    -0.736    
    SLICE_X82Y206        FDCE (Remov_fdce_C_CLR)     -0.107    -0.843    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.843    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.287%)  route 0.153ns (62.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.543    -0.768    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.091    -0.677 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.153    -0.524    trx/div/AR[0]
    SLICE_X82Y206        FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.748    -0.890    trx/div/CLK_OUT1
    SLICE_X82Y206        FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism              0.154    -0.736    
    SLICE_X82Y206        FDCE (Remov_fdce_C_CLR)     -0.107    -0.843    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.843    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.287%)  route 0.153ns (62.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.543    -0.768    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.091    -0.677 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.153    -0.524    trx/div/AR[0]
    SLICE_X82Y206        FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.748    -0.890    trx/div/CLK_OUT1
    SLICE_X82Y206        FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism              0.154    -0.736    
    SLICE_X82Y206        FDCE (Remov_fdce_C_CLR)     -0.107    -0.843    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.843    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.091ns (31.216%)  route 0.201ns (68.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.543    -0.768    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.091    -0.677 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.201    -0.476    trx/div/AR[0]
    SLICE_X82Y207        FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.747    -0.891    trx/div/CLK_OUT1
    SLICE_X82Y207        FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.154    -0.737    
    SLICE_X82Y207        FDCE (Remov_fdce_C_CLR)     -0.107    -0.844    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.091ns (31.216%)  route 0.201ns (68.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.543    -0.768    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.091    -0.677 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.201    -0.476    trx/div/AR[0]
    SLICE_X82Y207        FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.747    -0.891    trx/div/CLK_OUT1
    SLICE_X82Y207        FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.154    -0.737    
    SLICE_X82Y207        FDCE (Remov_fdce_C_CLR)     -0.107    -0.844    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.091ns (31.216%)  route 0.201ns (68.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.543    -0.768    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.091    -0.677 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.201    -0.476    trx/div/AR[0]
    SLICE_X82Y207        FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.747    -0.891    trx/div/CLK_OUT1
    SLICE_X82Y207        FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.154    -0.737    
    SLICE_X82Y207        FDCE (Remov_fdce_C_CLR)     -0.107    -0.844    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.091ns (31.216%)  route 0.201ns (68.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.543    -0.768    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.091    -0.677 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.201    -0.476    trx/div/AR[0]
    SLICE_X82Y207        FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.747    -0.891    trx/div/CLK_OUT1
    SLICE_X82Y207        FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.154    -0.737    
    SLICE_X82Y207        FDCE (Remov_fdce_C_CLR)     -0.107    -0.844    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.091ns (31.216%)  route 0.201ns (68.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.543    -0.768    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.091    -0.677 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.201    -0.476    trx/div/AR[0]
    SLICE_X82Y207        FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.747    -0.891    trx/div/CLK_OUT1
    SLICE_X82Y207        FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.154    -0.737    
    SLICE_X82Y207        FDCE (Remov_fdce_C_CLR)     -0.107    -0.844    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.091ns (31.216%)  route 0.201ns (68.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.543    -0.768    trx/CLK_OUT1
    SLICE_X79Y206        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y206        FDRE (Prop_fdre_C_Q)         0.091    -0.677 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.201    -0.476    trx/div/AR[0]
    SLICE_X82Y207        FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.747    -0.891    trx/div/CLK_OUT1
    SLICE_X82Y207        FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism              0.154    -0.737    
    SLICE_X82Y207        FDCE (Remov_fdce_C_CLR)     -0.107    -0.844    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.368    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[11]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y214        ODDR                         0.000     0.000 f  ODDR_DACData1[11]/C
    OLOGIC_X0Y214        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[11]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[11]
    AJ38                 OBUFDS (Prop_obufds_I_OB)    1.370     1.736 r  OBUFDS_DACData1[11]/OB
                         net (fo=0)                   0.000     1.736    DACData1_N[11]
    AK38                                                              r  DACData1_N[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[11]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y214        ODDR                         0.000     0.000 f  ODDR_DACData1[11]/C
    OLOGIC_X0Y214        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[11]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[11]
    AJ38                 OBUFDS (Prop_obufds_I_O)     1.370     1.736 r  OBUFDS_DACData1[11]/O
                         net (fo=0)                   0.000     1.736    DACData1_P[11]
    AJ38                                                              r  DACData1_P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[4]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y248        ODDR                         0.000     0.000 f  ODDR_DACData1[4]/C
    OLOGIC_X0Y248        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[4]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[4]
    AB41                 OBUFDS (Prop_obufds_I_OB)    1.340     1.706 r  OBUFDS_DACData1[4]/OB
                         net (fo=0)                   0.000     1.706    DACData1_N[4]
    AB42                                                              r  DACData1_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[4]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.706ns  (logic 1.706ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y248        ODDR                         0.000     0.000 f  ODDR_DACData1[4]/C
    OLOGIC_X0Y248        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[4]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[4]
    AB41                 OBUFDS (Prop_obufds_I_O)     1.340     1.706 r  OBUFDS_DACData1[4]/O
                         net (fo=0)                   0.000     1.706    DACData1_P[4]
    AB41                                                              r  DACData1_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[10]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y246        ODDR                         0.000     0.000 f  ODDR_DACData1[10]/C
    OLOGIC_X0Y246        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[10]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[10]
    W40                  OBUFDS (Prop_obufds_I_OB)    1.330     1.696 r  OBUFDS_DACData1[10]/OB
                         net (fo=0)                   0.000     1.696    DACData1_N[10]
    Y40                                                               r  DACData1_N[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[10]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y246        ODDR                         0.000     0.000 f  ODDR_DACData1[10]/C
    OLOGIC_X0Y246        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[10]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[10]
    W40                  OBUFDS (Prop_obufds_I_O)     1.330     1.696 r  OBUFDS_DACData1[10]/O
                         net (fo=0)                   0.000     1.696    DACData1_P[10]
    W40                                                               r  DACData1_P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[7]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR                         0.000     0.000 f  ODDR_DACData1[7]/C
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[7]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[7]
    AG36                 OBUFDS (Prop_obufds_I_OB)    1.330     1.696 r  OBUFDS_DACData1[7]/OB
                         net (fo=0)                   0.000     1.696    DACData1_N[7]
    AH36                                                              r  DACData1_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[7]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.696ns  (logic 1.696ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        ODDR                         0.000     0.000 f  ODDR_DACData1[7]/C
    OLOGIC_X0Y188        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[7]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[7]
    AG36                 OBUFDS (Prop_obufds_I_O)     1.330     1.696 r  OBUFDS_DACData1[7]/O
                         net (fo=0)                   0.000     1.696    DACData1_P[7]
    AG36                                                              r  DACData1_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[9]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 1.690ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y270        ODDR                         0.000     0.000 f  ODDR_DACData1[9]/C
    OLOGIC_X0Y270        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[9]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[9]
    V33                  OBUFDS (Prop_obufds_I_OB)    1.324     1.690 r  OBUFDS_DACData1[9]/OB
                         net (fo=0)                   0.000     1.690    DACData1_N[9]
    V34                                                               r  DACData1_N[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[9]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.690ns  (logic 1.690ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y270        ODDR                         0.000     0.000 f  ODDR_DACData1[9]/C
    OLOGIC_X0Y270        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  ODDR_DACData1[9]/Q
                         net (fo=1, routed)           0.000     0.366    w_DACData1_toDIFF[9]
    V33                  OBUFDS (Prop_obufds_I_O)     1.324     1.690 r  OBUFDS_DACData1[9]/O
                         net (fo=0)                   0.000     1.690    DACData1_P[9]
    V33                                                               r  DACData1_P[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_OB)    0.594     0.786 r  OBUFDS_DACData1[0]/OB
                         net (fo=0)                   0.000     0.786    DACData1_N[0]
    P33                                                               r  DACData1_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_O)     0.594     0.786 r  OBUFDS_DACData1[0]/O
                         net (fo=0)                   0.000     0.786    DACData1_P[0]
    P32                                                               r  DACData1_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_OB)    0.621     0.813 r  OBUFDS_DACData1[1]/OB
                         net (fo=0)                   0.000     0.813    DACData1_N[1]
    T37                                                               r  DACData1_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_O)     0.621     0.813 r  OBUFDS_DACData1[1]/O
                         net (fo=0)                   0.000     0.813    DACData1_P[1]
    U36                                                               r  DACData1_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_OB)    0.627     0.819 r  OBUFDS_DACData1[6]/OB
                         net (fo=0)                   0.000     0.819    DACData1_N[6]
    AC36                                                              r  DACData1_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_O)     0.627     0.819 r  OBUFDS_DACData1[6]/O
                         net (fo=0)                   0.000     0.819    DACData1_P[6]
    AC35                                                              r  DACData1_P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_OB)    0.634     0.826 r  OBUFDS_DACData1[5]/OB
                         net (fo=0)                   0.000     0.826    DACData1_N[5]
    U38                                                               r  DACData1_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_O)     0.634     0.826 r  OBUFDS_DACData1[5]/O
                         net (fo=0)                   0.000     0.826    DACData1_P[5]
    U37                                                               r  DACData1_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_OB)    0.637     0.829 r  OBUFDS_DACData1[8]/OB
                         net (fo=0)                   0.000     0.829    DACData1_N[8]
    R39                                                               r  DACData1_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_O)     0.637     0.829 r  OBUFDS_DACData1[8]/O
                         net (fo=0)                   0.000     0.829    DACData1_P[8]
    R38                                                               r  DACData1_P[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  

Max Delay           260 Endpoints
Min Delay           260 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 1.778ns (24.398%)  route 5.511ns (75.602%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.295    -2.846    adjustable_clock/CLK_OUT1
    SLICE_X68Y198        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y198        FDRE (Prop_fdre_C_Q)         0.236    -2.610 r  adjustable_clock/clk_out_reg_lopt_replica_3/Q
                         net (fo=1, routed)           5.511     2.901    lopt_38
    H38                  OBUFDS (Prop_obufds_I_OB)    1.542     4.444 r  OBUFDS_DACData6[11]/OB
                         net (fo=0)                   0.000     4.444    DACData6_N[11]
    G38                                                               r  DACData6_N[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.289ns  (logic 1.778ns (24.398%)  route 5.511ns (75.602%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.295    -2.846    adjustable_clock/CLK_OUT1
    SLICE_X68Y198        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y198        FDRE (Prop_fdre_C_Q)         0.236    -2.610 r  adjustable_clock/clk_out_reg_lopt_replica_3/Q
                         net (fo=1, routed)           5.511     2.901    lopt_38
    H38                  OBUFDS (Prop_obufds_I_O)     1.542     4.444 r  OBUFDS_DACData6[11]/O
                         net (fo=0)                   0.000     4.444    DACData6_P[11]
    H38                                                               r  DACData6_P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[8]/D1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.220ns  (logic 0.223ns (3.089%)  route 6.997ns (96.911%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.233    -2.908    signalgen/CLK_OUT1
    SLICE_X85Y169        FDRE                                         r  signalgen/O_DAC_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.685 r  signalgen/O_DAC_I_reg[8]/Q
                         net (fo=3, routed)           6.997     4.312    w_DACData_I[8]
    OLOGIC_X0Y280        ODDR                                         r  ODDR_DACData1[8]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_31/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData5_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 1.716ns (24.852%)  route 5.189ns (75.148%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.546    -2.595    tenhz_mod/CLK_OUT1
    SLICE_X47Y143        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y143        FDRE (Prop_fdre_C_Q)         0.223    -2.372 r  tenhz_mod/ten_hertz_reg_lopt_replica_31/Q
                         net (fo=1, routed)           5.189     2.817    lopt_30
    B39                  OBUFDS (Prop_obufds_I_OB)    1.493     4.310 r  OBUFDS_DACData5[4]/OB
                         net (fo=0)                   0.000     4.310    DACData5_N[4]
    A39                                                               r  DACData5_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_31/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData5_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 1.716ns (24.852%)  route 5.189ns (75.148%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.546    -2.595    tenhz_mod/CLK_OUT1
    SLICE_X47Y143        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y143        FDRE (Prop_fdre_C_Q)         0.223    -2.372 r  tenhz_mod/ten_hertz_reg_lopt_replica_31/Q
                         net (fo=1, routed)           5.189     2.817    lopt_30
    B39                  OBUFDS (Prop_obufds_I_O)     1.493     4.310 r  OBUFDS_DACData5[4]/O
                         net (fo=0)                   0.000     4.310    DACData5_P[4]
    B39                                                               r  DACData5_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[9]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_N[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 1.122ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     2.778 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     3.332    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -0.198 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     0.832    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.862 f  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.894     1.756    adjustable_clock/CLK_OUT1
    SLICE_X109Y196       LUT3 (Prop_lut3_I0_O)        0.035     1.791 f  adjustable_clock/ODDR_DACData2[11]_i_1/O
                         net (fo=1, routed)           0.267     2.058    adjustable_clock/r_oddrsettings_reg[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.088 f  adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/O
                         net (fo=36, routed)          0.996     3.084    adjustable_clock_n_2
    OLOGIC_X1Y80         ODDR                                         f  ODDR_DACData8[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.221     3.305 r  ODDR_DACData8[9]/Q
                         net (fo=1, routed)           0.000     3.305    w_DACData8_toDIFF[9]
    J31                  OBUFDS (Prop_obufds_I_OB)    0.901     4.206 r  OBUFDS_DACData8[9]/OB
                         net (fo=0)                   0.000     4.206    DACData8_N[9]
    H31                                                               r  DACData8_N[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[9]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 1.122ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     2.778 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     3.332    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -0.198 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     0.832    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.862 f  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.894     1.756    adjustable_clock/CLK_OUT1
    SLICE_X109Y196       LUT3 (Prop_lut3_I0_O)        0.035     1.791 f  adjustable_clock/ODDR_DACData2[11]_i_1/O
                         net (fo=1, routed)           0.267     2.058    adjustable_clock/r_oddrsettings_reg[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.088 f  adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/O
                         net (fo=36, routed)          0.996     3.084    adjustable_clock_n_2
    OLOGIC_X1Y80         ODDR                                         f  ODDR_DACData8[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         ODDR (Prop_oddr_C_Q)         0.221     3.305 r  ODDR_DACData8[9]/Q
                         net (fo=1, routed)           0.000     3.305    w_DACData8_toDIFF[9]
    J31                  OBUFDS (Prop_obufds_I_O)     0.901     4.206 r  OBUFDS_DACData8[9]/O
                         net (fo=0)                   0.000     4.206    DACData8_P[9]
    J31                                                               r  DACData8_P[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[8]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.116ns  (logic 1.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     2.778 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     3.332    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -0.198 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     0.832    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.862 f  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.894     1.756    adjustable_clock/CLK_OUT1
    SLICE_X109Y196       LUT3 (Prop_lut3_I0_O)        0.035     1.791 f  adjustable_clock/ODDR_DACData2[11]_i_1/O
                         net (fo=1, routed)           0.267     2.058    adjustable_clock/r_oddrsettings_reg[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.088 f  adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/O
                         net (fo=36, routed)          1.000     3.088    adjustable_clock_n_2
    OLOGIC_X1Y84         ODDR                                         f  ODDR_DACData8[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.221     3.309 r  ODDR_DACData8[8]/Q
                         net (fo=1, routed)           0.000     3.309    w_DACData8_toDIFF[8]
    J30                  OBUFDS (Prop_obufds_I_OB)    0.895     4.204 r  OBUFDS_DACData8[8]/OB
                         net (fo=0)                   0.000     4.204    DACData8_N[8]
    H30                                                               r  DACData8_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[8]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.116ns  (logic 1.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     2.778 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     3.332    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -0.198 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     0.832    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.862 f  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.894     1.756    adjustable_clock/CLK_OUT1
    SLICE_X109Y196       LUT3 (Prop_lut3_I0_O)        0.035     1.791 f  adjustable_clock/ODDR_DACData2[11]_i_1/O
                         net (fo=1, routed)           0.267     2.058    adjustable_clock/r_oddrsettings_reg[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.088 f  adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/O
                         net (fo=36, routed)          1.000     3.088    adjustable_clock_n_2
    OLOGIC_X1Y84         ODDR                                         f  ODDR_DACData8[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.221     3.309 r  ODDR_DACData8[8]/Q
                         net (fo=1, routed)           0.000     3.309    w_DACData8_toDIFF[8]
    J30                  OBUFDS (Prop_obufds_I_O)     0.895     4.204 r  OBUFDS_DACData8[8]/O
                         net (fo=0)                   0.000     4.204    DACData8_P[8]
    J30                                                               r  DACData8_P[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[10]/C
                            (falling edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.115ns  (logic 1.115ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator fall edge)
                                                      2.500     2.500 f  
    AJ32                                              0.000     2.500 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     2.500    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     2.778 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     3.332    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -0.198 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030     0.832    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.862 f  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.894     1.756    adjustable_clock/CLK_OUT1
    SLICE_X109Y196       LUT3 (Prop_lut3_I0_O)        0.035     1.791 f  adjustable_clock/ODDR_DACData2[11]_i_1/O
                         net (fo=1, routed)           0.267     2.058    adjustable_clock/r_oddrsettings_reg[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.088 f  adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/O
                         net (fo=36, routed)          0.995     3.083    adjustable_clock_n_2
    OLOGIC_X1Y72         ODDR                                         f  ODDR_DACData8[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         ODDR (Prop_oddr_C_Q)         0.221     3.304 r  ODDR_DACData8[10]/Q
                         net (fo=1, routed)           0.000     3.304    w_DACData8_toDIFF[10]
    P30                  OBUFDS (Prop_obufds_I_OB)    0.894     4.198 r  OBUFDS_DACData8[10]/OB
                         net (fo=0)                   0.000     4.198    DACData8_N[10]
    N31                                                               r  DACData8_N[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_instance/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.083ns  (logic 0.083ns (2.692%)  route 3.000ns (97.308%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.991    -2.690    clk
    IDELAYCTRL_X0Y4      IDELAYCTRL                                   r  IDELAYCTRL_instance/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[6]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.520ns  (logic 0.178ns (11.710%)  route 1.342ns (88.290%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.103    -2.578    signalgen/CLK_OUT1
    SLICE_X85Y169        FDRE                                         r  signalgen/O_DAC_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y169        FDRE (Prop_fdre_C_Q)         0.178    -2.400 r  signalgen/O_DAC_I_reg[6]/Q
                         net (fo=3, routed)           1.342    -1.058    w_DACData_I[6]
    OLOGIC_X0Y190        ODDR                                         r  ODDR_DACData1[6]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[11]/D2
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.651ns  (logic 0.178ns (10.780%)  route 1.473ns (89.220%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.106    -2.575    signalgen/CLK_OUT1
    SLICE_X84Y184        FDRE                                         r  signalgen/O_DAC_Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y184        FDRE (Prop_fdre_C_Q)         0.178    -2.397 r  signalgen/O_DAC_Q_reg[11]/Q
                         net (fo=3, routed)           1.473    -0.923    w_DACData_Q[11]
    OLOGIC_X0Y214        ODDR                                         r  ODDR_DACData1[11]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[3]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.730ns  (logic 0.178ns (10.287%)  route 1.552ns (89.713%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.091    -2.590    signalgen/CLK_OUT1
    SLICE_X109Y185       FDRE                                         r  signalgen/O_DAC_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y185       FDRE (Prop_fdre_C_Q)         0.178    -2.412 r  signalgen/O_DAC_I_reg[3]/Q
                         net (fo=3, routed)           1.552    -0.859    w_DACData_I[3]
    OLOGIC_X0Y192        ODDR                                         r  ODDR_DACData1[3]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/O_DAC_I_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[11]/D1
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.761ns  (logic 0.178ns (10.105%)  route 1.583ns (89.895%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.099    -2.582    signalgen/CLK_OUT1
    SLICE_X84Y177        FDRE                                         r  signalgen/O_DAC_I_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y177        FDRE (Prop_fdre_C_Q)         0.178    -2.404 r  signalgen/O_DAC_I_reg[11]/Q
                         net (fo=3, routed)           1.583    -0.820    w_DACData_I[11]
    OLOGIC_X0Y214        ODDR                                         r  ODDR_DACData1[11]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.325ns  (logic 1.274ns (23.919%)  route 4.052ns (76.081%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        2.043    -1.638    clk
    AA29                 OBUFDS (Prop_obufds_I_OB)    1.191    -0.447 r  OBUFDS_DACCLK[1]/OB
                         net (fo=0)                   0.000    -0.447    DACCLK_N[1]
    AA30                                                              r  DACCLK_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.325ns  (logic 1.274ns (23.919%)  route 4.052ns (76.081%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        2.043    -1.638    clk
    AA29                 OBUFDS (Prop_obufds_I_O)     1.191    -0.447 r  OBUFDS_DACCLK[1]/O
                         net (fo=0)                   0.000    -0.447    DACCLK_P[1]
    AA29                                                              r  DACCLK_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.328ns  (logic 1.285ns (24.124%)  route 4.043ns (75.876%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        2.034    -1.647    clk
    AA34                 OBUFDS (Prop_obufds_I_OB)    1.202    -0.445 r  OBUFDS_DACCLK[2]/OB
                         net (fo=0)                   0.000    -0.445    DACCLK_N[2]
    AA35                                                              r  DACCLK_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.328ns  (logic 1.285ns (24.124%)  route 4.043ns (75.876%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        2.034    -1.647    clk
    AA34                 OBUFDS (Prop_obufds_I_O)     1.202    -0.445 r  OBUFDS_DACCLK[2]/O
                         net (fo=0)                   0.000    -0.445    DACCLK_P[2]
    AA34                                                              r  DACCLK_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACCLK_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        5.349ns  (logic 1.307ns (24.437%)  route 4.042ns (75.563%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        2.033    -1.648    clk
    AE32                 OBUFDS (Prop_obufds_I_OB)    1.224    -0.424 r  OBUFDS_DACCLK[0]/OB
                         net (fo=0)                   0.000    -0.424    DACCLK_N[0]
    AE33                                                              r  DACCLK_N[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_creator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.030ns (1.479%)  route 1.998ns (98.521%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator fall edge)
                                                      5.000     5.000 f  
    AJ32                                              0.000     5.000 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     5.278 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     5.832    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.530     2.302 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.030     3.332    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.362 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.968     4.330    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.724ns  (logic 0.083ns (2.229%)  route 3.641ns (97.771%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.632    -2.049    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_OUT1_system_clk_creator

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.047ns  (logic 0.636ns (15.717%)  route 3.411ns (84.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.398ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           3.411     4.047    rcv/dataRcv
    SLICE_X76Y149        FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        1.283    -2.398    rcv/CLK_OUT1
    SLICE_X76Y149        FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.043ns  (logic 0.143ns (6.977%)  route 1.901ns (93.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           1.901     2.043    rcv/dataRcv
    SLICE_X76Y149        FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=4965, routed)        0.830    -0.808    rcv/CLK_OUT1
    SLICE_X76Y149        FDRE                                         r  rcv/r_DataR_reg/C





