# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
do runrtl_State_Machine.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:44 on Jun 09,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 13:13:44 on Jun 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  StateMachine_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug StateMachine_tb 
# Start time: 13:13:44 on Jun 09,2020
# Loading sv_std.std
# Loading work.StateMachine_tb
# Loading work.StateMachine
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do State_Machine_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /StateMachine_tb/data
# add wave -noupdate /StateMachine_tb/PC_clr
# add wave -noupdate /StateMachine_tb/PC_up
# add wave -noupdate /StateMachine_tb/IR_ld
# add wave -noupdate /StateMachine_tb/RF_s
# add wave -noupdate /StateMachine_tb/RF_W_en
# add wave -noupdate /StateMachine_tb/reset
# add wave -noupdate /StateMachine_tb/D_wr
# add wave -noupdate /StateMachine_tb/clk
# add wave -noupdate /StateMachine_tb/RF_W_addr
# add wave -noupdate /StateMachine_tb/RF_Ra_addr
# add wave -noupdate /StateMachine_tb/RF_Rb_addr
# add wave -noupdate /StateMachine_tb/ALU_s0
# add wave -noupdate /StateMachine_tb/D_addr
# add wave -noupdate /StateMachine_tb/CurrentStateOut
# add wave -noupdate /StateMachine_tb/NextStateOut
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {68 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Time =  42 PC_up =01 IR_ld =01
# Time =  72 RF_Ra_addr=     15 D_Wr=1 D_addr=  41
# Time = 152 D_Addr=     10 RF_s=01 RF_W_addr =   7 RF_W_en = 1
# Time = 212 RF_Ra_addr=      1 RF_Rb_addr=      2 RF_s=00 ALU_s0 =1 RF_W_addr =   3 RF_W_en =01
# Time = 272 RF_Ra_addr=      1 RF_Rb_addr=      2 RF_s=00 ALU_s0 =10 RF_W_addr =   3 RF_W_en =01
# Time = 362 RF_Ra_addr=      0 RF_Rb_addr=      0 RF_s=00 ALU_s0 =0 RF_W_addr =   0 RF_W_en =00
# ** Note: $stop    : ./StateMachine.sv(148)
#    Time: 384 ps  Iteration: 0  Instance: /StateMachine_tb
# Break in Module StateMachine_tb at ./StateMachine.sv line 148
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 403 ps
# 
# End
do runrtl.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:40 on Jun 09,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 13:17:40 on Jun 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:40 on Jun 09,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 13:17:40 on Jun 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:40 on Jun 09,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 13:17:40 on Jun 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:40 on Jun 09,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 13:17:40 on Jun 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:40 on Jun 09,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# 
# Top level modules:
# 	ControlUnit_tb
# End time: 13:17:40 on Jun 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:40 on Jun 09,2020
# vlog -reportprogress 300 -work work "+acc" ./DataMem.v 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 13:17:40 on Jun 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16_2.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:40 on Jun 09,2020
# vlog -reportprogress 300 -work work "+acc" ./Mux_16_2.sv 
# -- Compiling module Mux_16_2
# -- Compiling module Mux_16_2_tb
# 
# Top level modules:
# 	Mux_16_2_tb
# End time: 13:17:41 on Jun 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:41 on Jun 09,2020
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 13:17:41 on Jun 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:41 on Jun 09,2020
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 13:17:41 on Jun 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataPath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:41 on Jun 09,2020
# vlog -reportprogress 300 -work work "+acc" ./DataPath.sv 
# -- Compiling module DataPath
# -- Compiling module DataPath_tb
# 
# Top level modules:
# 	DataPath_tb
# End time: 13:17:41 on Jun 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Processor.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:41 on Jun 09,2020
# vlog -reportprogress 300 -work work "+acc" ./Processor.sv 
# -- Compiling module Processor
# -- Compiling module Processor_tb
# 
# Top level modules:
# 	Processor_tb
# End time: 13:17:41 on Jun 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./testProcessor.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:41 on Jun 09,2020
# vlog -reportprogress 300 -work work "+acc" ./testProcessor.sv 
# -- Compiling module testProcessor
# 
# Top level modules:
# 	testProcessor
# End time: 13:17:41 on Jun 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  testProcessor
# End time: 13:17:44 on Jun 09,2020, Elapsed time: 0:04:00
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug testProcessor 
# Start time: 13:17:44 on Jun 09,2020
# Loading sv_std.std
# Loading work.testProcessor
# Loading work.Processor
# Loading work.ControlUnit
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.StateMachine
# Loading work.PC_Counter
# Loading work.DataPath
# Loading work.DataMem
# Loading work.Mux_16_2
# Loading work.RegisterFile
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /testProcessor/Clk
# add wave -noupdate /testProcessor/Reset
# add wave -noupdate /testProcessor/IR_Out
# add wave -noupdate /testProcessor/PC_Out
# add wave -noupdate /testProcessor/State
# add wave -noupdate /testProcessor/NextState
# add wave -noupdate /testProcessor/ALU_A
# add wave -noupdate /testProcessor/ALU_B
# add wave -noupdate /testProcessor/ALU_Out
# 
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {554 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {1507 ps}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# 
# Begin Simulation.
# Time is 0 : Reset = 0  State = x  ALU A = xxxx  ALU B = xxxx ALU Out = 0000
# Time is 10 : Reset = 0  State = 0  ALU A = xxxx  ALU B = xxxx ALU Out = 0000
# Time is 32 : Reset = 1  State = 0  ALU A = xxxx  ALU B = xxxx ALU Out = 0000
# Time is 50 : Reset = 1  State = 1  ALU A = xxxx  ALU B = xxxx ALU Out = 0000
# Time is 70 : Reset = 1  State = 2  ALU A = xxxx  ALU B = xxxx ALU Out = 0000
# Time is 90 : Reset = 1  State = 4  ALU A = xxxx  ALU B = xxxx ALU Out = 0000
# Time is 110 : Reset = 1  State = 5  ALU A = xxxx  ALU B = xxxx ALU Out = 0000
# Time is 130 : Reset = 1  State = 1  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 150 : Reset = 1  State = 2  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 170 : Reset = 1  State = 4  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 190 : Reset = 1  State = 5  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 210 : Reset = 1  State = 1  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 230 : Reset = 1  State = 2  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 250 : Reset = 1  State = 4  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 270 : Reset = 1  State = 5  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 290 : Reset = 1  State = 1  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 310 : Reset = 1  State = 2  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 330 : Reset = 1  State = 4  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 350 : Reset = 1  State = 5  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 370 : Reset = 1  State = 1  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 390 : Reset = 1  State = 2  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 410 : Reset = 1  State = 8  ALU A = 01b5  ALU B = a040 ALU Out = 6175
# Time is 430 : Reset = 1  State = 1  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 450 : Reset = 1  State = 2  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 470 : Reset = 1  State = 8  ALU A = a040  ALU B = 10ac ALU Out = 8f94
# Time is 490 : Reset = 1  State = 1  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 510 : Reset = 1  State = 2  ALU A = cc05  ALU B = cc05 ALU Out = 0000
# Time is 530 : Reset = 1  State = 7  ALU A = 6175  ALU B = 8f94 ALU Out = f109
# Time is 550 : Reset = 1  State = 1  ALU A = f109  ALU B = f109 ALU Out = 0000
# Time is 570 : Reset = 1  State = 2  ALU A = f109  ALU B = f109 ALU Out = 0000
# Time is 590 : Reset = 1  State = 6  ALU A = f109  ALU B = f109 ALU Out = 0000
# Time is 610 : Reset = 1  State = 1  ALU A = f109  ALU B = f109 ALU Out = 0000
# 
# End of Simulation.
# 
# ** Note: $stop    : ./testProcessor.sv(33)
#    Time: 630 ps  Iteration: 2  Instance: /testProcessor
# Break in Module testProcessor at ./testProcessor.sv line 33
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 662 ps
# 
# End
