Project Information                       d:\maxplus2\max2lib\lab4\out56_4.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/26/2010 21:52:13

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

out56_4   EP1K100FC484-1   228    56     0    0         0  %    169      3  %

User Pins:                 228    56     0  



Project Information                       d:\maxplus2\max2lib\lab4\out56_4.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Ignored unnecessary INPUT pin 'O3_56'
Warning: Ignored unnecessary INPUT pin 'O2_56'
Warning: Ignored unnecessary INPUT pin 'O1_56'
Warning: Ignored unnecessary INPUT pin 'O0_56'


** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EP1K100FC484-1 are preliminary


Project Information                       d:\maxplus2\max2lib\lab4\out56_4.rpt

** FILE HIERARCHY **



|out8_4:1|
|out8_4:1|out:1|
|out8_4:1|out:22|
|out8_4:1|out:21|
|out8_4:1|out:20|
|out8_4:1|out:19|
|out8_4:1|out:18|
|out8_4:1|out:17|
|out8_4:1|out:16|
|out8_4:12|
|out8_4:12|out:1|
|out8_4:12|out:22|
|out8_4:12|out:21|
|out8_4:12|out:20|
|out8_4:12|out:19|
|out8_4:12|out:18|
|out8_4:12|out:17|
|out8_4:12|out:16|
|out8_4:11|
|out8_4:11|out:1|
|out8_4:11|out:22|
|out8_4:11|out:21|
|out8_4:11|out:20|
|out8_4:11|out:19|
|out8_4:11|out:18|
|out8_4:11|out:17|
|out8_4:11|out:16|
|out8_4:10|
|out8_4:10|out:1|
|out8_4:10|out:22|
|out8_4:10|out:21|
|out8_4:10|out:20|
|out8_4:10|out:19|
|out8_4:10|out:18|
|out8_4:10|out:17|
|out8_4:10|out:16|
|out8_4:9|
|out8_4:9|out:1|
|out8_4:9|out:22|
|out8_4:9|out:21|
|out8_4:9|out:20|
|out8_4:9|out:19|
|out8_4:9|out:18|
|out8_4:9|out:17|
|out8_4:9|out:16|
|out8_4:8|
|out8_4:8|out:1|
|out8_4:8|out:22|
|out8_4:8|out:21|
|out8_4:8|out:20|
|out8_4:8|out:19|
|out8_4:8|out:18|
|out8_4:8|out:17|
|out8_4:8|out:16|
|out8_4:7|
|out8_4:7|out:1|
|out8_4:7|out:22|
|out8_4:7|out:21|
|out8_4:7|out:20|
|out8_4:7|out:19|
|out8_4:7|out:18|
|out8_4:7|out:17|
|out8_4:7|out:16|


Device-Specific Information:              d:\maxplus2\max2lib\lab4\out56_4.rpt
out56_4

***** Logic for device 'out56_4' compiled without errors.




Device: EP1K100FC484-1

ACEX 1K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF
    Enable Lock Output                         = OFF



Device-Specific Information:              d:\maxplus2\max2lib\lab4\out56_4.rpt
out56_4

** ERROR SUMMARY **

Info: Chip 'out56_4' in device 'EP1K100FC484-1' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device



     ----------------------------------------------------------------------     
    |   1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22   |    
    |AB o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o AB|    
    |AA o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o AA|    
    |Y  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  Y|    
    |W  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  W|    
    |V  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  V|    
    |U  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  U|    
    |T  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  T|    
    |R  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  R|    
    |P  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  P|    
    |N  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  N|    
    |M  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  M|    
    |L  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  L|    
    |K  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  K|    
    |J  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  J|    
    |H  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  H|    
    |G  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  G|    
    |F  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  F|    
    |E  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  E|    
    |D  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  D|    
    |C  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  C|    
    |B  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  B|    
    |A  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  o  A|    
    |   1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22   |    
     ----------------------------------------------------------------------     

                                 EP1K100FC484-1                                 
                                  Bottom View                                   



Device-Specific Information:              d:\maxplus2\max2lib\lab4\out56_4.rpt
out56_4



    A1 GND        E10 RESERVED   J19 Q37         P6 O3_33      V15 O3_41        
    A2 N.C.       E11 O0_47      J20 GND         P7 O3_25      V16 O0_30        
    A3 N.C.       E12 A1         J21 Q22         P8 VCCINT     V17 O2_21        
    A4 N.C.       E13 O1_32      J22 Q21         P9 GND        V18 O3_23        
    A5 N.C.       E14 O2_14       K1 Q12        P10 VCCINT     V19 #TRST        
    A6 VCCIO      E15 O1_41       K2 N.C.       P11 O3_0       V20 O0_29        
    A7 RESERVED   E16 RESERVED    K3 GND        P12 VCC_CKLK   V21 Q30          
    A8 GND        E17 O2_33       K4 O0_35      P13 VCCIO      V22 VCCIO        
    A9 RESERVED   E18 #TCK        K5 O2_12      P14 GND         W1 Q0           
   A10 RESERVED   E19 ^nCEO       K6 Q13        P15 VCCINT      W2 O1_1         
   A11 O2_28      E20 Q4          K7 O3_22      P16 Q18         W3 RESERVED     
   A12 O0_26      E21 GND         K8 O3_21      P17 O0_14       W4 RESERVED     
   A13 VCCIO      E22 O3_5        K9 VCCIO      P18 Q23         W5 O1_8         
   A14 O2_5        F1 O1_5       K10 GND        P19 O0_6        W6 O1_27        
   A15 RESERVED    F2 N.C.       K11 VCCIO      P20 N.C.        W7 Q10          
   A16 O0_50       F3 O0_20      K12 GND        P21 Q33         W8 RESERVED     
   A17 O2_43       F4 O1_36      K13 GND        P22 N.C.        W9 RESERVED     
   A18 O2_25       F5 #TDI       K14 VCCIO       R1 VCCIO      W10 RESERVED     
   A19 O2_23       F6 RESERVED   K15 Q53         R2 O1_14      W11 GND_CKLK     
   A20 RESERVED    F7 O0_46      K16 O3_42       R3 N.C.       W12 O0_49        
   A21 O2_39       F8 O2_46      K17 O1_22       R4 O2_40      W13 O3_24        
   A22 GND         F9 O2_47      K18 O3_13       R5 Q40        W14 O1_44        
    B1 GND        F10 GND        K19 Q49         R6 O0_18      W15 RESERVED     
    B2 GND        F11 RESERVED   K20 VCCIO       R7 O3_7       W16 O2_37        
    B3 N.C.       F12 O3_6       K21 O3_12       R8 GND        W17 RESERVED     
    B4 N.C.       F13 O1_15      K22 O1_35       R9 VCCIO      W18 O2_30        
    B5 VCCIO      F14 O3_14       L1 O2_42      R10 O1_16      W19 ^nSTATUS     
    B6 O3_40      F15 Q15         L2 N.C.       R11 O1_54      W20 GND          
    B7 O0_40      F16 Q36         L3 Q9         R12 RD         W21 VCCINT       
    B8 RESERVED   F17 O2_24       L4 O2_44      R13 RESERVED   W22 N.C.         
    B9 O0_1       F18 ^CONF_DONE  L5 Q16        R14 VCCINT      Y1 GND          
   B10 N.C.       F19 #TDO        L6 O1_43      R15 GND         Y2 GND          
   B11 O3_9       F20 O1_4        L7 O1_13      R16 O1_29       Y3 GND          
   B12 RESERVED   F21 O3_19       L8 Q35        R17 O3_34       Y4 RESERVED     
   B13 Q26        F22 Q19         L9 VCCINT     R18 O0_27       Y5 O1_55        
   B14 O2_22       G1 VCCIO      L10 VCCINT     R19 Q14         Y6 O0_8         
   B15 O0_38       G2 O1_3       L11 GND        R20 O2_17       Y7 RESERVED     
   B16 O2_18       G3 GND        L12 GND        R21 Q38         Y8 VCCINT       
   B17 GND         G4 O1_20      L13 VCCINT     R22 GND         Y9 O1_46        
   B18 O2_7        G5 O0_36      L14 VCCIO       T1 GND        Y10 O0_10        
   B19 O1_19       G6 O3_36      L15 O1_26       T2 O2_27      Y11 O3_16        
   B20 O0_19       G7 RESERVED   L16 Q51         T3 VCCIO      Y12 O1_50        
   B21 GND         G8 O2_31      L17 Q42         T4 O0_34      Y13 O0_5         
   B22 GND         G9 RESERVED   L18 Q44         T5 O3_11      Y14 O0_44        
    C1 Q45        G10 O1_40      L19 O1_42       T6 O0_11      Y15 O3_26        
    C2 GND        G11 O0_16      L20 Q43         T7 ^nCONFIG   Y16 N.C.         
    C3 O2_0       G12 O1_37      L21 O0_9        T8 Q28        Y17 RESERVED     
    C4 O0_13      G13 O2_11      L22 O3_8        T9 Q27        Y18 O0_21        
    C5 O3_45      G14 Q25         M1 O0_51      T10 RESERVED   Y19 O2_4         
    C6 O3_1       G15 VCCIO       M2 O2_52      T11 RESERVED   Y20 Q41          
    C7 O2_1       G16 Q2          M3 O0_53      T12 O3_27      Y21 GND          
    C8 O1_47      G17 Q20         M4 O3_52      T13 RESERVED   Y22 GND          
    C9 O3_31      G18 O3_4        M5 O3_53      T14 O0_17      AA1 GND          
   C10 O0_31      G19 O2_19       M6 O0_52      T15 VCCIO      AA2 O2_54        
   C11 VCCINT     G20 O3_20       M7 Q8         T16 O0_25      AA3 O3_46        
   C12 O1_52      G21 GND         M8 O2_9       T17 O3_29      AA4 RESERVED     
   C13 O0_42      G22 Q3          M9 VCCIO      T18 O3_30      AA5 O2_45        
   C14 O1_23       H1 O2_3       M10 VCCINT     T19 O3_10      AA6 GND          
   C15 VCCINT      H2 GND        M11 GND        T20 N.C.       AA7 O2_16        
   C16 O2_48       H3 O0_3       M12 GND        T21 N.C.       AA8 RESERVED     
   C17 N.C.        H4 O2_15      M13 VCCINT     T22 VCCIO      AA9 RESERVED     
   C18 O0_37       H5 O3_2       M14 VCCINT      U1 N.C.      AA10 RESERVED     
   C19 O2_38       H6 O2_2       M15 Q7          U2 Q34       AA11 RESERVED     
   C20 O1_6        H7 O2_36      M16 O1_38       U3 O2_41     AA12 VCCINT       
   C21 GND         H8 GND        M17 O1_51       U4 ^MSEL0    AA13 O0_23        
   C22 Q32         H9 VCCIO      M18 Q52         U5 O1_34     AA14 O0_43        
    D1 Q46        H10 RESERVED   M19 O2_51       U6 Q11       AA15 N.C.         
    D2 O0_45      H11 A0         M20 GND         U7 RESERVED  AA16 Q6           
    D3 O0_4       H12 O3_44      M21 O2_53       U8 RESERVED  AA17 O3_38        
    D4 ^DATA0     H13 Q29        M22 O3_51       U9 O0_0      AA18 O0_22        
    D5 RESERVED   H14 VCCINT      N1 N.C.       U10 RESERVED  AA19 O1_17        
    D6 GND        H15 GND         N2 O1_39      U11 RESERVED  AA20 O2_29        
    D7 RESERVED   H16 O2_35       N3 VCCIO      U12 RESERVED  AA21 O1_25        
    D8 O1_45      H17 O1_2        N4 O0_54      U13 O3_17     AA22 GND          
    D9 O1_28      H18 O0_2        N5 Q54        U14 O2_6       AB1 O3_47        
   D10 Q31        H19 O3_15       N6 Q55        U15 O2_32      AB2 O2_34        
   D11 RESERVED   H20 VCCIO       N7 O3_54      U16 RESERVED   AB3 N.C.         
   D12 O1_0       H21 O3_3        N8 GND        U17 O1_33      AB4 N.C.         
   D13 RESERVED   H22 Q48         N9 VCCIO      U18 #TMS       AB5 N.C.         
   D14 O2_20       J1 O1_21      N10 GND        U19 O1_30      AB6 RESERVED     
   D15 O1_53       J2 N.C.       N11 VCCIO      U20 O2_10      AB7 N.C.         
   D16 O3_49       J3 O3_48      N12 VCCINT     U21 O1_11      AB8 O0_55        
   D17 GND         J4 O1_49      N13 GND        U22 O1_10      AB9 O0_28        
   D18 O1_48       J5 O3_50      N14 VCCIO       V1 Q1        AB10 O0_12        
   D19 O2_26       J6 O2_49      N15 Q17         V2 O1_31     AB11 GND          
   D20 O1_24       J7 O0_15      N16 O3_28       V3 GND       AB12 O2_50        
   D21 Q5          J8 VCCINT     N17 Q24         V4 ^MSEL1    AB13 VCCIO        
   D22 O0_32       J9 GND        N18 O0_39       V5 VCCINT    AB14 O1_18        
    E1 VCCIO      J10 VCCINT     N19 Q39         V6 O0_41     AB15 N.C.         
    E2 O3_32      J11 VCCIO      N20 VCCIO       V7 RESERVED  AB16 GND          
    E3 Q47        J12 VCCINT     N21 O2_55       V8 RESERVED  AB17 N.C.         
    E4 ^nCE       J13 VCCIO      N22 O3_39       V9 O3_35     AB18 N.C.         
    E5 ^DCLK      J14 GND         P1 O0_7       V10 RESERVED  AB19 N.C.         
    E6 RESERVED   J15 VCCINT      P2 O0_24      V11 AB        AB20 N.C.         
    E7 O1_9       J16 O2_13       P3 O1_7       V12 O2_8      AB21 O3_37        
    E8 RESERVED   J17 O1_12       P4 GND        V13 O3_43     AB22 O3_18        
    E9 O3_55      J18 Q50         P5 O0_33      V14 O0_48                       


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:              d:\maxplus2\max2lib\lab4\out56_4.rpt
out56_4

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A21      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      13/26( 50%)   
A25      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
A35      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
A45      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      13/26( 50%)   
B32      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
B45      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      13/26( 50%)   
C39      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      13/26( 50%)   
C51      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
D28      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
D39      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
D46      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      13/26( 50%)   
D48      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      13/26( 50%)   
E22      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      13/26( 50%)   
E23      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
F2       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      13/26( 50%)   
F4       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
F47      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
F52      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      13/26( 50%)   
G7       1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       2/26(  7%)   
G30      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
G36      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      13/26( 50%)   
H19      6/ 8( 75%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      10/26( 38%)   
H31      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2      13/26( 50%)   
H32      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
I34      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
I42      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2      13/26( 50%)   
I46      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
I52      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      13/26( 50%)   
J1       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
J16      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      13/26( 50%)   
J39      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    0/2    0/2      13/26( 50%)   
J44      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
K10      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2      13/26( 50%)   
K17      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
L3       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
L22      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2      13/26( 50%)   
L45      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/26( 11%)   
L52      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2      13/26( 50%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                           278/327    ( 85%)
Total logic cells used:                        169/4992   (  3%)
Total embedded cells used:                       0/192    (  0%)
Total EABs used:                                 0/12     (  0%)
Average fan-in:                                 2.99/4    ( 74%)
Total fan-in:                                 506/19968   (  2%)

Total input pins required:                     228
Total input I/O cell registers required:         0
Total output pins required:                     56
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    169
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                       112/4992   (  2%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   1   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0     18/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0      9/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   1   0      9/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   8   0   8   0   0   0   0     18/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      9/0  
 F:      0   8   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   8     18/0  
 G:      0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     10/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   6   0   0   0   0   0   0   0   0   0   0   0   0   8   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     15/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   8   0   0   0   1   0   0   0   0   0   8     18/0  
 J:      1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   1   0   0   0   0   0   0   0   0     18/0  
 K:      0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      9/0  
 L:      0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   8     18/0  

Total:   1   8   1   1   0   0   1   0   0   8   0   0   0   0   0   8   1   0   6   0   8  16   1   0   1   0   0   0   1   0   1   8   2   0   1   1   8   0   0  17   0   0   8   0   1  17   9   1   8   0   0   1  24    169/0  



Device-Specific Information:              d:\maxplus2\max2lib\lab4\out56_4.rpt
out56_4

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 V11      -     -    -    --      INPUT             ^    0    0    0    1  AB
 H11      -     -    -    --      INPUT             ^    0    0    0   56  A0
 E12      -     -    -    --      INPUT             ^    0    0    0  112  A1
  U9      -     -    -    14      INPUT             ^    0    0    0    1  O0_0
  B9      -     -    -    19      INPUT             ^    0    0    0    1  O0_1
 H18      -     -    C    --      INPUT             ^    0    0    0    1  O0_2
  H3      -     -    C    --      INPUT             ^    0    0    0    1  O0_3
  D3      -     -    A    --      INPUT             ^    0    0    0    1  O0_4
 Y13      -     -    -    31      INPUT             ^    0    0    0    1  O0_5
 P19      -     -    I    --      INPUT             ^    0    0    0    1  O0_6
  P1      -     -    I    --      INPUT             ^    0    0    0    1  O0_7
  Y6      -     -    -    08      INPUT             ^    0    0    0    1  O0_8
 L21      -     -    F    --      INPUT             ^    0    0    0    1  O0_9
 Y10      -     -    -    21      INPUT             ^    0    0    0    1  O0_10
  T6      -     -    K    --      INPUT             ^    0    0    0    1  O0_11
AB10      -     -    -    23      INPUT             ^    0    0    0    1  O0_12
  C4      -     -    -    07      INPUT             ^    0    0    0    1  O0_13
 P17      -     -    J    --      INPUT             ^    0    0    0    1  O0_14
  J7      -     -    C    --      INPUT             ^    0    0    0    1  O0_15
 G11      -     -    -    26      INPUT             ^    0    0    0    1  O0_16
 T14      -     -    -    32      INPUT             ^    0    0    0    1  O0_17
  R6      -     -    J    --      INPUT             ^    0    0    0    1  O0_18
 B20      -     -    -    51      INPUT             ^    0    0    0    1  O0_19
  F3      -     -    B    --      INPUT             ^    0    0    0    1  O0_20
 Y18      -     -    -    49      INPUT             ^    0    0    0    1  O0_21
AA18      -     -    -    48      INPUT             ^    0    0    0    1  O0_22
AA13      -     -    -    31      INPUT             ^    0    0    0    1  O0_23
  P2      -     -    I    --      INPUT             ^    0    0    0    1  O0_24
 T16      -     -    -    39      INPUT             ^    0    0    0    1  O0_25
 A12      -     -    -    28      INPUT             ^    0    0    0    1  O0_26
 R18      -     -    J    --      INPUT             ^    0    0    0    1  O0_27
 AB9      -     -    -    19      INPUT             ^    0    0    0    1  O0_28
 V20      -     -    L    --      INPUT             ^    0    0    0    1  O0_29
 V16      -     -    -    40      INPUT             ^    0    0    0    1  O0_30
 C10      -     -    -    21      INPUT             ^    0    0    0    1  O0_31
 D22      -     -    A    --      INPUT             ^    0    0    0    1  O0_32
  P5      -     -    I    --      INPUT             ^    0    0    0    1  O0_33
  T4      -     -    K    --      INPUT             ^    0    0    0    1  O0_34
  K4      -     -    E    --      INPUT             ^    0    0    0    1  O0_35
  G5      -     -    B    --      INPUT             ^    0    0    0    1  O0_36
 C18      -     -    -    48      INPUT             ^    0    0    0    1  O0_37
 B15      -     -    -    37      INPUT             ^    0    0    0    1  O0_38
 N18      -     -    H    --      INPUT             ^    0    0    0    1  O0_39
  B7      -     -    -    13      INPUT             ^    0    0    0    1  O0_40
  V6      -     -    L    --      INPUT             ^    0    0    0    1  O0_41
 C13      -     -    -    31      INPUT             ^    0    0    0    1  O0_42
AA14      -     -    -    34      INPUT             ^    0    0    0    1  O0_43
 Y14      -     -    -    35      INPUT             ^    0    0    0    1  O0_44
  D2      -     -    A    --      INPUT             ^    0    0    0    1  O0_45
  F7      -     -    -    05      INPUT             ^    0    0    0    1  O0_46
 E11      -     -    -    24      INPUT             ^    0    0    0    1  O0_47
 V14      -     -    -    32      INPUT             ^    0    0    0    1  O0_48
 W12      -     -    -    27      INPUT             ^    0    0    0    1  O0_49
 A16      -     -    -    43      INPUT             ^    0    0    0    1  O0_50
  M1      -     -    G    --      INPUT             ^    0    0    0    1  O0_51
  M6      -     -    G    --      INPUT             ^    0    0    0    1  O0_52
  M3      -     -    G    --      INPUT             ^    0    0    0    1  O0_53
  N4      -     -    H    --      INPUT             ^    0    0    0    1  O0_54
 AB8      -     -    -    15      INPUT             ^    0    0    0    1  O0_55
 D12      -     -    -    --      INPUT             ^    0    0    0    1  O1_0
  W2      -     -    L    --      INPUT             ^    0    0    0    1  O1_1
 H17      -     -    C    --      INPUT             ^    0    0    0    1  O1_2
  G2      -     -    C    --      INPUT             ^    0    0    0    1  O1_3
 F20      -     -    A    --      INPUT             ^    0    0    0    1  O1_4
  F1      -     -    A    --      INPUT             ^    0    0    0    1  O1_5
 C20      -     -    -    46      INPUT             ^    0    0    0    1  O1_6
  P3      -     -    I    --      INPUT             ^    0    0    0    1  O1_7
  W5      -     -    -    02      INPUT             ^    0    0    0    1  O1_8
  E7      -     -    -    12      INPUT             ^    0    0    0    1  O1_9
 U22      -     -    K    --      INPUT             ^    0    0    0    1  O1_10
 U21      -     -    K    --      INPUT             ^    0    0    0    1  O1_11
 J17      -     -    E    --      INPUT             ^    0    0    0    1  O1_12
  L7      -     -    E    --      INPUT             ^    0    0    0    1  O1_13
  R2      -     -    J    --      INPUT             ^    0    0    0    1  O1_14
 F13      -     -    -    34      INPUT             ^    0    0    0    1  O1_15
 R10      -     -    -    16      INPUT             ^    0    0    0    1  O1_16
AA19      -     -    -    49      INPUT             ^    0    0    0    1  O1_17
AB14      -     -    -    33      INPUT             ^    0    0    0    1  O1_18
 B19      -     -    -    49      INPUT             ^    0    0    0    1  O1_19
  G4      -     -    B    --      INPUT             ^    0    0    0    1  O1_20
  J1      -     -    D    --      INPUT             ^    0    0    0    1  O1_21
 K17      -     -    D    --      INPUT             ^    0    0    0    1  O1_22
 C14      -     -    -    35      INPUT             ^    0    0    0    1  O1_23
 D20      -     -    -    45      INPUT             ^    0    0    0    1  O1_24
AA21      -     -    -    51      INPUT             ^    0    0    0    1  O1_25
 L15      -     -    H    --      INPUT             ^    0    0    0    1  O1_26
  W6      -     -    -    06      INPUT             ^    0    0    0    1  O1_27
  D9      -     -    -    18      INPUT             ^    0    0    0    1  O1_28
 R16      -     -    L    --      INPUT             ^    0    0    0    1  O1_29
 U19      -     -    L    --      INPUT             ^    0    0    0    1  O1_30
  V2      -     -    L    --      INPUT             ^    0    0    0    1  O1_31
 E13      -     -    -    34      INPUT             ^    0    0    0    1  O1_32
 U17      -     -    -    46      INPUT             ^    0    0    0    1  O1_33
  U5      -     -    K    --      INPUT             ^    0    0    0    1  O1_34
 K22      -     -    E    --      INPUT             ^    0    0    0    1  O1_35
  F4      -     -    B    --      INPUT             ^    0    0    0    1  O1_36
 G12      -     -    -    29      INPUT             ^    0    0    0    1  O1_37
 M16      -     -    I    --      INPUT             ^    0    0    0    1  O1_38
  N2      -     -    H    --      INPUT             ^    0    0    0    1  O1_39
 G10      -     -    -    24      INPUT             ^    0    0    0    1  O1_40
 E15      -     -    -    40      INPUT             ^    0    0    0    1  O1_41
 L19      -     -    F    --      INPUT             ^    0    0    0    1  O1_42
  L6      -     -    F    --      INPUT             ^    0    0    0    1  O1_43
 W14      -     -    -    33      INPUT             ^    0    0    0    1  O1_44
  D8      -     -    -    14      INPUT             ^    0    0    0    1  O1_45
  Y9      -     -    -    17      INPUT             ^    0    0    0    1  O1_46
  C8      -     -    -    15      INPUT             ^    0    0    0    1  O1_47
 D18      -     -    -    51      INPUT             ^    0    0    0    1  O1_48
  J4      -     -    D    --      INPUT             ^    0    0    0    1  O1_49
 Y12      -     -    -    28      INPUT             ^    0    0    0    1  O1_50
 M17      -     -    G    --      INPUT             ^    0    0    0    1  O1_51
 C12      -     -    -    27      INPUT             ^    0    0    0    1  O1_52
 D15      -     -    -    39      INPUT             ^    0    0    0    1  O1_53
 R11      -     -    -    17      INPUT             ^    0    0    0    1  O1_54
  Y5      -     -    -    03      INPUT             ^    0    0    0    1  O1_55
  C3      -     -    -    08      INPUT             ^    0    0    0    1  O2_0
  C7      -     -    -    10      INPUT             ^    0    0    0    1  O2_1
  H6      -     -    C    --      INPUT             ^    0    0    0    1  O2_2
  H1      -     -    C    --      INPUT             ^    0    0    0    1  O2_3
 Y19      -     -    -    50      INPUT             ^    0    0    0    1  O2_4
 A14      -     -    -    36      INPUT             ^    0    0    0    1  O2_5
 U14      -     -    -    35      INPUT             ^    0    0    0    1  O2_6
 B18      -     -    -    46      INPUT             ^    0    0    0    1  O2_7
 V12      -     -    -    25      INPUT             ^    0    0    0    1  O2_8
  M8      -     -    F    --      INPUT             ^    0    0    0    1  O2_9
 U20      -     -    K    --      INPUT             ^    0    0    0    1  O2_10
 G13      -     -    K    --      INPUT             ^    0    0    0    1  O2_11
  K5      -     -    E    --      INPUT             ^    0    0    0    1  O2_12
 J16      -     -    E    --      INPUT             ^    0    0    0    1  O2_13
 E14      -     -    -    37      INPUT             ^    0    0    0    1  O2_14
  H4      -     -    C    --      INPUT             ^    0    0    0    1  O2_15
 AA7      -     -    -    12      INPUT             ^    0    0    0    1  O2_16
 R20      -     -    J    --      INPUT             ^    0    0    0    1  O2_17
 B16      -     -    -    41      INPUT             ^    0    0    0    1  O2_18
 G19      -     -    B    --      INPUT             ^    0    0    0    1  O2_19
 D14      -     -    -    35      INPUT             ^    0    0    0    1  O2_20
 V17      -     -    -    42      INPUT             ^    0    0    0    1  O2_21
 B14      -     -    -    36      INPUT             ^    0    0    0    1  O2_22
 A19      -     -    -    45      INPUT             ^    0    0    0    1  O2_23
 F17      -     -    -    49      INPUT             ^    0    0    0    1  O2_24
 A18      -     -    -    44      INPUT             ^    0    0    0    1  O2_25
 D19      -     -    -    52      INPUT             ^    0    0    0    1  O2_26
  T2      -     -    J    --      INPUT             ^    0    0    0    1  O2_27
 A11      -     -    -    26      INPUT             ^    0    0    0    1  O2_28
AA20      -     -    -    51      INPUT             ^    0    0    0    1  O2_29
 W18      -     -    -    47      INPUT             ^    0    0    0    1  O2_30
  G8      -     -    -    17      INPUT             ^    0    0    0    1  O2_31
 U15      -     -    -    36      INPUT             ^    0    0    0    1  O2_32
 E17      -     -    -    50      INPUT             ^    0    0    0    1  O2_33
 AB2      -     -    -    05      INPUT             ^    0    0    0    1  O2_34
 H16      -     -    E    --      INPUT             ^    0    0    0    1  O2_35
  H7      -     -    B    --      INPUT             ^    0    0    0    1  O2_36
 W16      -     -    -    41      INPUT             ^    0    0    0    1  O2_37
 C19      -     -    -    52      INPUT             ^    0    0    0    1  O2_38
 A21      -     -    -    50      INPUT             ^    0    0    0    1  O2_39
  R4      -     -    J    --      INPUT             ^    0    0    0    1  O2_40
  U3      -     -    L    --      INPUT             ^    0    0    0    1  O2_41
  L1      -     -    F    --      INPUT             ^    0    0    0    1  O2_42
 A17      -     -    -    43      INPUT             ^    0    0    0    1  O2_43
  L4      -     -    F    --      INPUT             ^    0    0    0    1  O2_44
 AA5      -     -    -    07      INPUT             ^    0    0    0    1  O2_45
  F8      -     -    -    09      INPUT             ^    0    0    0    1  O2_46
  F9      -     -    -    17      INPUT             ^    0    0    0    1  O2_47
 C16      -     -    -    42      INPUT             ^    0    0    0    1  O2_48
  J6      -     -    D    --      INPUT             ^    0    0    0    1  O2_49
AB12      -     -    -    27      INPUT             ^    0    0    0    1  O2_50
 M19      -     -    G    --      INPUT             ^    0    0    0    1  O2_51
  M2      -     -    G    --      INPUT             ^    0    0    0    1  O2_52
 M21      -     -    G    --      INPUT             ^    0    0    0    1  O2_53
 AA2      -     -    -    01      INPUT             ^    0    0    0    1  O2_54
 N21      -     -    H    --      INPUT             ^    0    0    0    1  O2_55
 P11      -     -    -    --      INPUT             ^    0    0    0    1  O3_0
  C6      -     -    -    07      INPUT             ^    0    0    0    1  O3_1
  H5      -     -    C    --      INPUT             ^    0    0    0    1  O3_2
 H21      -     -    C    --      INPUT             ^    0    0    0    1  O3_3
 G18      -     -    A    --      INPUT             ^    0    0    0    1  O3_4
 E22      -     -    A    --      INPUT             ^    0    0    0    1  O3_5
 F12      -     -    -    27      INPUT             ^    0    0    0    1  O3_6
  R7      -     -    I    --      INPUT             ^    0    0    0    1  O3_7
 L22      -     -    F    --      INPUT             ^    0    0    0    1  O3_8
 B11      -     -    -    25      INPUT             ^    0    0    0    1  O3_9
 T19      -     -    K    --      INPUT             ^    0    0    0    1  O3_10
  T5      -     -    K    --      INPUT             ^    0    0    0    1  O3_11
 K21      -     -    E    --      INPUT             ^    0    0    0    1  O3_12
 K18      -     -    E    --      INPUT             ^    0    0    0    1  O3_13
 F14      -     -    -    38      INPUT             ^    0    0    0    1  O3_14
 H19      -     -    C    --      INPUT             ^    0    0    0    1  O3_15
 Y11      -     -    -    25      INPUT             ^    0    0    0    1  O3_16
 U13      -     -    -    29      INPUT             ^    0    0    0    1  O3_17
AB22      -     -    -    52      INPUT             ^    0    0    0    1  O3_18
 F21      -     -    B    --      INPUT             ^    0    0    0    1  O3_19
 G20      -     -    B    --      INPUT             ^    0    0    0    1  O3_20
  K8      -     -    D    --      INPUT             ^    0    0    0    1  O3_21
  K7      -     -    D    --      INPUT             ^    0    0    0    1  O3_22
 V18      -     -    -    45      INPUT             ^    0    0    0    1  O3_23
 W13      -     -    -    30      INPUT             ^    0    0    0    1  O3_24
  P7      -     -    H    --      INPUT             ^    0    0    0    1  O3_25
 Y15      -     -    -    38      INPUT             ^    0    0    0    1  O3_26
 T12      -     -    -    23      INPUT             ^    0    0    0    1  O3_27
 N16      -     -    J    --      INPUT             ^    0    0    0    1  O3_28
 T17      -     -    L    --      INPUT             ^    0    0    0    1  O3_29
 T18      -     -    L    --      INPUT             ^    0    0    0    1  O3_30
  C9      -     -    -    18      INPUT             ^    0    0    0    1  O3_31
  E2      -     -    A    --      INPUT             ^    0    0    0    1  O3_32
  P6      -     -    I    --      INPUT             ^    0    0    0    1  O3_33
 R17      -     -    K    --      INPUT             ^    0    0    0    1  O3_34
  V9      -     -    -    14      INPUT             ^    0    0    0    1  O3_35
  G6      -     -    B    --      INPUT             ^    0    0    0    1  O3_36
AB21      -     -    -    50      INPUT             ^    0    0    0    1  O3_37
AA17      -     -    -    45      INPUT             ^    0    0    0    1  O3_38
 N22      -     -    H    --      INPUT             ^    0    0    0    1  O3_39
  B6      -     -    -    08      INPUT             ^    0    0    0    1  O3_40
 V15      -     -    -    37      INPUT             ^    0    0    0    1  O3_41
 K16      -     -    F    --      INPUT             ^    0    0    0    1  O3_42
 V13      -     -    -    29      INPUT             ^    0    0    0    1  O3_43
 H12      -     -    -    30      INPUT             ^    0    0    0    1  O3_44
  C5      -     -    -    06      INPUT             ^    0    0    0    1  O3_45
 AA3      -     -    -    04      INPUT             ^    0    0    0    1  O3_46
 AB1      -     -    -    05      INPUT             ^    0    0    0    1  O3_47
  J3      -     -    D    --      INPUT             ^    0    0    0    1  O3_48
 D16      -     -    -    42      INPUT             ^    0    0    0    1  O3_49
  J5      -     -    D    --      INPUT             ^    0    0    0    1  O3_50
 M22      -     -    G    --      INPUT             ^    0    0    0    1  O3_51
  M4      -     -    G    --      INPUT             ^    0    0    0    1  O3_52
  M5      -     -    G    --      INPUT             ^    0    0    0    1  O3_53
  N7      -     -    H    --      INPUT             ^    0    0    0    1  O3_54
  E9      -     -    -    20      INPUT             ^    0    0    0    1  O3_55
 R12      -     -    -    --      INPUT             ^    0    0    0    1  RD


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:              d:\maxplus2\max2lib\lab4\out56_4.rpt
out56_4

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  W1      -     -    L    --        TRI                 0    1    0    0  Q0
  V1      -     -    L    --        TRI                 0    1    0    0  Q1
 G16      -     -    C    --        TRI                 0    1    0    0  Q2
 G22      -     -    C    --        TRI                 0    1    0    0  Q3
 E20      -     -    A    --        TRI                 0    1    0    0  Q4
 D21      -     -    A    --        TRI                 0    1    0    0  Q5
AA16      -     -    -    41        TRI                 0    1    0    0  Q6
 M15      -     -    I    --        TRI                 0    1    0    0  Q7
  M7      -     -    F    --        TRI                 0    1    0    0  Q8
  L3      -     -    F    --        TRI                 0    1    0    0  Q9
  W7      -     -    -    10        TRI                 0    1    0    0  Q10
  U6      -     -    K    --        TRI                 0    1    0    0  Q11
  K1      -     -    E    --        TRI                 0    1    0    0  Q12
  K6      -     -    E    --        TRI                 0    1    0    0  Q13
 R19      -     -    J    --        TRI                 0    1    0    0  Q14
 F15      -     -    C    --        TRI                 0    1    0    0  Q15
  L5      -     -    F    --        TRI                 0    1    0    0  Q16
 N15      -     -    J    --        TRI                 0    1    0    0  Q17
 P16      -     -    J    --        TRI                 0    1    0    0  Q18
 F22      -     -    B    --        TRI                 0    1    0    0  Q19
 G17      -     -    B    --        TRI                 0    1    0    0  Q20
 J22      -     -    D    --        TRI                 0    1    0    0  Q21
 J21      -     -    D    --        TRI                 0    1    0    0  Q22
 P18      -     -    I    --        TRI                 0    1    0    0  Q23
 N17      -     -    I    --        TRI                 0    1    0    0  Q24
 G14      -     -    H    --        TRI                 0    1    0    0  Q25
 B13      -     -    -    32        TRI                 0    1    0    0  Q26
  T9      -     -    J    --        TRI                 0    1    0    0  Q27
  T8      -     -    J    --        TRI                 0    1    0    0  Q28
 H13      -     -    L    --        TRI                 0    1    0    0  Q29
 V21      -     -    L    --        TRI                 0    1    0    0  Q30
 D10      -     -    -    22        TRI                 0    1    0    0  Q31
 C22      -     -    A    --        TRI                 0    1    0    0  Q32
 P21      -     -    I    --        TRI                 0    1    0    0  Q33
  U2      -     -    K    --        TRI                 0    1    0    0  Q34
  L8      -     -    E    --        TRI                 0    1    0    0  Q35
 F16      -     -    B    --        TRI                 0    1    0    0  Q36
 J19      -     -    D    --        TRI                 0    1    0    0  Q37
 R21      -     -    I    --        TRI                 0    1    0    0  Q38
 N19      -     -    H    --        TRI                 0    1    0    0  Q39
  R5      -     -    J    --        TRI                 0    1    0    0  Q40
 Y20      -     -    -    52        TRI                 0    1    0    0  Q41
 L17      -     -    F    --        TRI                 0    1    0    0  Q42
 L20      -     -    F    --        TRI                 0    1    0    0  Q43
 L18      -     -    F    --        TRI                 0    1    0    0  Q44
  C1      -     -    A    --        TRI                 0    1    0    0  Q45
  D1      -     -    A    --        TRI                 0    1    0    0  Q46
  E3      -     -    A    --        TRI                 0    1    0    0  Q47
 H22      -     -    D    --        TRI                 0    1    0    0  Q48
 K19      -     -    D    --        TRI                 0    1    0    0  Q49
 J18      -     -    D    --        TRI                 0    1    0    0  Q50
 L16      -     -    G    --        TRI                 0    1    0    0  Q51
 M18      -     -    G    --        TRI                 0    1    0    0  Q52
 K15      -     -    G    --        TRI                 0    1    0    0  Q53
  N5      -     -    H    --        TRI                 0    1    0    0  Q54
  N6      -     -    H    --        TRI                 0    1    0    0  Q55


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:              d:\maxplus2\max2lib\lab4\out56_4.rpt
out56_4

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      3     -    H    19        OR2    s           3    0    0    1  |out8_4:1|out:1|~6~1
   -      4     -    H    19        OR2    s           3    0    0    1  |out8_4:1|out:1|~6~2
   -      6     -    H    19        OR2                1    2    1    0  |out8_4:1|out:1|:6
   -      1     -    G    07       AND2                2    0    0    0  |out8_4:1|out:1|:17
   -      1     -    H    19        OR2    s           3    0    0    1  |out8_4:1|out:16|~6~1
   -      2     -    H    19        OR2    s           3    0    0    1  |out8_4:1|out:16|~6~2
   -      5     -    H    19        OR2                1    2    1    0  |out8_4:1|out:16|:6
   -      5     -    G    36        OR2    s           3    0    0    1  |out8_4:1|out:17|~6~1
   -      7     -    G    36        OR2    s           3    0    0    1  |out8_4:1|out:17|~6~2
   -      8     -    G    36        OR2                1    2    1    0  |out8_4:1|out:17|:6
   -      3     -    G    36        OR2    s           3    0    0    1  |out8_4:1|out:18|~6~1
   -      2     -    G    30        OR2    s           3    0    0    1  |out8_4:1|out:18|~6~2
   -      4     -    G    36        OR2                1    2    1    0  |out8_4:1|out:18|:6
   -      1     -    G    36        OR2    s           3    0    0    1  |out8_4:1|out:19|~6~1
   -      2     -    G    36        OR2    s           3    0    0    1  |out8_4:1|out:19|~6~2
   -      6     -    G    36        OR2                1    2    1    0  |out8_4:1|out:19|:6
   -      5     -    D    48        OR2    s           3    0    0    1  |out8_4:1|out:20|~6~1
   -      6     -    D    48        OR2    s           3    0    0    1  |out8_4:1|out:20|~6~2
   -      8     -    D    48        OR2                1    2    1    0  |out8_4:1|out:20|:6
   -      3     -    D    48        OR2    s           3    0    0    1  |out8_4:1|out:21|~6~1
   -      4     -    D    48        OR2    s           3    0    0    1  |out8_4:1|out:21|~6~2
   -      7     -    D    48        OR2                1    2    1    0  |out8_4:1|out:21|:6
   -      1     -    D    28        OR2    s           3    0    0    1  |out8_4:1|out:22|~6~1
   -      2     -    D    48        OR2    s           3    0    0    1  |out8_4:1|out:22|~6~2
   -      1     -    D    48        OR2                1    2    1    0  |out8_4:1|out:22|:6
   -      7     -    A    21        OR2    s           3    0    0    1  |out8_4:7|out:1|~6~1
   -      8     -    A    21        OR2    s           3    0    0    1  |out8_4:7|out:1|~6~2
   -      2     -    A    21        OR2                1    2    1    0  |out8_4:7|out:1|:6
   -      4     -    A    21        OR2    s           3    0    0    1  |out8_4:7|out:16|~6~1
   -      6     -    A    21        OR2    s           3    0    0    1  |out8_4:7|out:16|~6~2
   -      5     -    A    21        OR2                1    2    1    0  |out8_4:7|out:16|:6
   -      1     -    A    25        OR2    s           3    0    0    1  |out8_4:7|out:17|~6~1
   -      1     -    A    21        OR2    s           3    0    0    1  |out8_4:7|out:17|~6~2
   -      3     -    A    21        OR2                1    2    1    0  |out8_4:7|out:17|:6
   -      1     -    F    47        OR2    s           3    0    0    1  |out8_4:7|out:18|~6~1
   -      6     -    F    52        OR2    s           3    0    0    1  |out8_4:7|out:18|~6~2
   -      7     -    F    52        OR2                1    2    1    0  |out8_4:7|out:18|:6
   -      4     -    F    52        OR2    s           3    0    0    1  |out8_4:7|out:19|~6~1
   -      5     -    F    52        OR2    s           3    0    0    1  |out8_4:7|out:19|~6~2
   -      2     -    F    52        OR2                1    2    1    0  |out8_4:7|out:19|:6
   -      1     -    F    52        OR2    s           3    0    0    1  |out8_4:7|out:20|~6~1
   -      3     -    F    52        OR2    s           3    0    0    1  |out8_4:7|out:20|~6~2
   -      8     -    F    52        OR2                1    2    1    0  |out8_4:7|out:20|:6
   -      6     -    L    52        OR2    s           3    0    0    1  |out8_4:7|out:21|~6~1
   -      7     -    L    52        OR2    s           3    0    0    1  |out8_4:7|out:21|~6~2
   -      8     -    L    52        OR2                1    2    1    0  |out8_4:7|out:21|:6
   -      4     -    J    16        OR2    s           3    0    0    1  |out8_4:7|out:22|~6~1
   -      7     -    J    16        OR2    s           3    0    0    1  |out8_4:7|out:22|~6~2
   -      6     -    J    16        OR2                1    2    1    0  |out8_4:7|out:22|:6
   -      6     -    H    31        OR2    s           3    0    0    1  |out8_4:8|out:1|~6~1
   -      7     -    H    31        OR2    s           3    0    0    1  |out8_4:8|out:1|~6~2
   -      5     -    H    31        OR2                1    2    1    0  |out8_4:8|out:1|:6
   -      5     -    I    52        OR2    s           3    0    0    1  |out8_4:8|out:16|~6~1
   -      7     -    I    52        OR2    s           3    0    0    1  |out8_4:8|out:16|~6~2
   -      6     -    I    52        OR2                1    2    1    0  |out8_4:8|out:16|:6
   -      1     -    D    39        OR2    s           3    0    0    1  |out8_4:8|out:17|~6~1
   -      8     -    D    46        OR2    s           3    0    0    1  |out8_4:8|out:17|~6~2
   -      4     -    D    46        OR2                1    2    1    0  |out8_4:8|out:17|:6
   -      1     -    B    32        OR2    s           3    0    0    1  |out8_4:8|out:18|~6~1
   -      7     -    B    45        OR2    s           3    0    0    1  |out8_4:8|out:18|~6~2
   -      4     -    B    45        OR2                1    2    1    0  |out8_4:8|out:18|:6
   -      7     -    E    22        OR2    s           3    0    0    1  |out8_4:8|out:19|~6~1
   -      8     -    E    22        OR2    s           3    0    0    1  |out8_4:8|out:19|~6~2
   -      4     -    E    22        OR2                1    2    1    0  |out8_4:8|out:19|:6
   -      7     -    K    10        OR2    s           3    0    0    1  |out8_4:8|out:20|~6~1
   -      8     -    K    10        OR2    s           3    0    0    1  |out8_4:8|out:20|~6~2
   -      5     -    K    10        OR2                1    2    1    0  |out8_4:8|out:20|:6
   -      7     -    I    42        OR2    s           3    0    0    1  |out8_4:8|out:21|~6~1
   -      1     -    I    34        OR2    s           3    0    0    1  |out8_4:8|out:21|~6~2
   -      1     -    I    42        OR2                1    2    1    0  |out8_4:8|out:21|:6
   -      7     -    A    45        OR2    s           3    0    0    1  |out8_4:8|out:22|~6~1
   -      8     -    A    45        OR2    s           3    0    0    1  |out8_4:8|out:22|~6~2
   -      1     -    A    45        OR2                1    2    1    0  |out8_4:8|out:22|:6
   -      5     -    L    22        OR2    s           3    0    0    1  |out8_4:9|out:1|~6~1
   -      7     -    L    22        OR2    s           3    0    0    1  |out8_4:9|out:1|~6~2
   -      4     -    L    22        OR2                1    2    1    0  |out8_4:9|out:1|:6
   -      1     -    L    45        OR2    s           3    0    0    1  |out8_4:9|out:16|~6~1
   -      5     -    L    52        OR2    s           3    0    0    1  |out8_4:9|out:16|~6~2
   -      2     -    L    52        OR2                1    2    1    0  |out8_4:9|out:16|:6
   -      3     -    L    52        OR2    s           3    0    0    1  |out8_4:9|out:17|~6~1
   -      4     -    L    52        OR2    s           3    0    0    1  |out8_4:9|out:17|~6~2
   -      1     -    L    52        OR2                1    2    1    0  |out8_4:9|out:17|:6
   -      3     -    J    16        OR2    s           3    0    0    1  |out8_4:9|out:18|~6~1
   -      1     -    J    01        OR2    s           3    0    0    1  |out8_4:9|out:18|~6~2
   -      5     -    J    16        OR2                1    2    1    0  |out8_4:9|out:18|:6
   -      1     -    J    16        OR2    s           3    0    0    1  |out8_4:9|out:19|~6~1
   -      2     -    J    16        OR2    s           3    0    0    1  |out8_4:9|out:19|~6~2
   -      8     -    J    16        OR2                1    2    1    0  |out8_4:9|out:19|:6
   -      2     -    H    31        OR2    s           3    0    0    1  |out8_4:9|out:20|~6~1
   -      3     -    H    31        OR2    s           3    0    0    1  |out8_4:9|out:20|~6~2
   -      8     -    H    31        OR2                1    2    1    0  |out8_4:9|out:20|:6
   -      1     -    H    31        OR2    s           3    0    0    1  |out8_4:9|out:21|~6~1
   -      1     -    H    32        OR2    s           3    0    0    1  |out8_4:9|out:21|~6~2
   -      4     -    H    31        OR2                1    2    1    0  |out8_4:9|out:21|:6
   -      4     -    I    52        OR2    s           3    0    0    1  |out8_4:9|out:22|~6~1
   -      1     -    I    46        OR2    s           3    0    0    1  |out8_4:9|out:22|~6~2
   -      2     -    I    52        OR2                1    2    1    0  |out8_4:9|out:22|:6
   -      1     -    I    52        OR2    s           3    0    0    1  |out8_4:10|out:1|~6~1
   -      3     -    I    52        OR2    s           3    0    0    1  |out8_4:10|out:1|~6~2
   -      8     -    I    52        OR2                1    2    1    0  |out8_4:10|out:1|:6
   -      3     -    D    46        OR2    s           3    0    0    1  |out8_4:10|out:16|~6~1
   -      7     -    D    46        OR2    s           3    0    0    1  |out8_4:10|out:16|~6~2
   -      5     -    D    46        OR2                1    2    1    0  |out8_4:10|out:16|:6
   -      1     -    D    46        OR2    s           3    0    0    1  |out8_4:10|out:17|~6~1
   -      2     -    D    46        OR2    s           3    0    0    1  |out8_4:10|out:17|~6~2
   -      6     -    D    46        OR2                1    2    1    0  |out8_4:10|out:17|:6
   -      3     -    B    45        OR2    s           3    0    0    1  |out8_4:10|out:18|~6~1
   -      6     -    B    45        OR2    s           3    0    0    1  |out8_4:10|out:18|~6~2
   -      8     -    B    45        OR2                1    2    1    0  |out8_4:10|out:18|:6
   -      1     -    B    45        OR2    s           3    0    0    1  |out8_4:10|out:19|~6~1
   -      2     -    B    45        OR2    s           3    0    0    1  |out8_4:10|out:19|~6~2
   -      5     -    B    45        OR2                1    2    1    0  |out8_4:10|out:19|:6
   -      5     -    J    39        OR2    s           3    0    0    1  |out8_4:10|out:20|~6~1
   -      8     -    J    39        OR2    s           3    0    0    1  |out8_4:10|out:20|~6~2
   -      7     -    J    39        OR2                1    2    1    0  |out8_4:10|out:20|:6
   -      2     -    J    39        OR2    s           3    0    0    1  |out8_4:10|out:21|~6~1
   -      4     -    J    39        OR2    s           3    0    0    1  |out8_4:10|out:21|~6~2
   -      6     -    J    39        OR2                1    2    1    0  |out8_4:10|out:21|:6
   -      1     -    F    04        OR2    s           3    0    0    1  |out8_4:10|out:22|~6~1
   -      8     -    F    02        OR2    s           3    0    0    1  |out8_4:10|out:22|~6~2
   -      1     -    F    02        OR2                1    2    1    0  |out8_4:10|out:22|:6
   -      8     -    C    39        OR2    s           3    0    0    1  |out8_4:11|out:1|~6~1
   -      1     -    C    51        OR2    s           3    0    0    1  |out8_4:11|out:1|~6~2
   -      1     -    C    39        OR2                1    2    1    0  |out8_4:11|out:1|:6
   -      1     -    J    39        OR2    s           3    0    0    1  |out8_4:11|out:16|~6~1
   -      1     -    J    44        OR2    s           3    0    0    1  |out8_4:11|out:16|~6~2
   -      3     -    J    39        OR2                1    2    1    0  |out8_4:11|out:16|:6
   -      3     -    E    22        OR2    s           3    0    0    1  |out8_4:11|out:17|~6~1
   -      5     -    E    22        OR2    s           3    0    0    1  |out8_4:11|out:17|~6~2
   -      1     -    E    22        OR2                1    2    1    0  |out8_4:11|out:17|:6
   -      2     -    E    22        OR2    s           3    0    0    1  |out8_4:11|out:18|~6~1
   -      1     -    E    23        OR2    s           3    0    0    1  |out8_4:11|out:18|~6~2
   -      6     -    E    22        OR2                1    2    1    0  |out8_4:11|out:18|:6
   -      3     -    K    10        OR2    s           3    0    0    1  |out8_4:11|out:19|~6~1
   -      4     -    K    10        OR2    s           3    0    0    1  |out8_4:11|out:19|~6~2
   -      6     -    K    10        OR2                1    2    1    0  |out8_4:11|out:19|:6
   -      1     -    K    17        OR2    s           3    0    0    1  |out8_4:11|out:20|~6~1
   -      2     -    K    10        OR2    s           3    0    0    1  |out8_4:11|out:20|~6~2
   -      1     -    K    10        OR2                1    2    1    0  |out8_4:11|out:20|:6
   -      5     -    F    02        OR2    s           3    0    0    1  |out8_4:11|out:21|~6~1
   -      6     -    F    02        OR2    s           3    0    0    1  |out8_4:11|out:21|~6~2
   -      4     -    F    02        OR2                1    2    1    0  |out8_4:11|out:21|:6
   -      2     -    F    02        OR2    s           3    0    0    1  |out8_4:11|out:22|~6~1
   -      3     -    F    02        OR2    s           3    0    0    1  |out8_4:11|out:22|~6~2
   -      7     -    F    02        OR2                1    2    1    0  |out8_4:11|out:22|:6
   -      4     -    I    42        OR2    s           3    0    0    1  |out8_4:12|out:1|~6~1
   -      5     -    I    42        OR2    s           3    0    0    1  |out8_4:12|out:1|~6~2
   -      8     -    I    42        OR2                1    2    1    0  |out8_4:12|out:1|:6
   -      2     -    I    42        OR2    s           3    0    0    1  |out8_4:12|out:16|~6~1
   -      3     -    I    42        OR2    s           3    0    0    1  |out8_4:12|out:16|~6~2
   -      6     -    I    42        OR2                1    2    1    0  |out8_4:12|out:16|:6
   -      1     -    A    35        OR2    s           3    0    0    1  |out8_4:12|out:17|~6~1
   -      6     -    A    45        OR2    s           3    0    0    1  |out8_4:12|out:17|~6~2
   -      2     -    A    45        OR2                1    2    1    0  |out8_4:12|out:17|:6
   -      3     -    A    45        OR2    s           3    0    0    1  |out8_4:12|out:18|~6~1
   -      5     -    A    45        OR2    s           3    0    0    1  |out8_4:12|out:18|~6~2
   -      4     -    A    45        OR2                1    2    1    0  |out8_4:12|out:18|:6
   -      6     -    C    39        OR2    s           3    0    0    1  |out8_4:12|out:19|~6~1
   -      7     -    C    39        OR2    s           3    0    0    1  |out8_4:12|out:19|~6~2
   -      3     -    C    39        OR2                1    2    1    0  |out8_4:12|out:19|:6
   -      2     -    C    39        OR2    s           3    0    0    1  |out8_4:12|out:20|~6~1
   -      4     -    C    39        OR2    s           3    0    0    1  |out8_4:12|out:20|~6~2
   -      5     -    C    39        OR2                1    2    1    0  |out8_4:12|out:20|:6
   -      2     -    L    22        OR2    s           3    0    0    1  |out8_4:12|out:21|~6~1
   -      3     -    L    22        OR2    s           3    0    0    1  |out8_4:12|out:21|~6~2
   -      6     -    L    22        OR2                1    2    1    0  |out8_4:12|out:21|:6
   -      2     -    L    03        OR2    s           3    0    0    1  |out8_4:12|out:22|~6~1
   -      1     -    L    22        OR2    s           3    0    0    1  |out8_4:12|out:22|~6~2
   -      8     -    L    22        OR2                1    2    1    0  |out8_4:12|out:22|:6


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:              d:\maxplus2\max2lib\lab4\out56_4.rpt
out56_4

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      14/208(  6%)    11/104( 10%)     7/104(  6%)    8/16( 50%)      6/16( 37%)     0/16(  0%)
B:      12/208(  5%)     0/104(  0%)     4/104(  3%)    9/16( 56%)      3/16( 18%)     0/16(  0%)
C:      12/208(  5%)     0/104(  0%)     4/104(  3%)   11/16( 68%)      3/16( 18%)     0/16(  0%)
D:      13/208(  6%)     0/104(  0%)    19/104( 18%)    8/16( 50%)      6/16( 37%)     0/16(  0%)
E:       9/208(  4%)     7/104(  6%)     0/104(  0%)    9/16( 56%)      3/16( 18%)     0/16(  0%)
F:      12/208(  5%)    11/104( 10%)     9/104(  8%)    8/16( 50%)      6/16( 37%)     0/16(  0%)
G:      12/208(  5%)     0/104(  0%)     4/104(  3%)   10/16( 62%)      3/16( 18%)     0/16(  0%)
H:      11/208(  5%)     5/104(  4%)     9/104(  8%)    8/16( 50%)      4/16( 25%)     0/16(  0%)
I:      13/208(  6%)     0/104(  0%)    18/104( 17%)    8/16( 50%)      5/16( 31%)     0/16(  0%)
J:       8/208(  3%)    12/104( 11%)    12/104( 11%)    8/16( 50%)      6/16( 37%)     0/16(  0%)
K:      11/208(  5%)     4/104(  3%)     0/104(  0%)   10/16( 62%)      2/16( 12%)     0/16(  0%)
L:      16/208(  7%)     7/104(  6%)     6/104(  5%)    9/16( 56%)      4/16( 25%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
02:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
03:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
04:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
05:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
06:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
07:      4/24( 16%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
08:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
09:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
10:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
13:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
14:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
15:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
16:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
17:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
18:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
19:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
20:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
21:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
22:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
23:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
24:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
25:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
26:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
27:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
28:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
29:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
30:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
31:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
32:      3/24( 12%)     2/4( 50%)      1/4( 25%)       0/4(  0%)
33:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
34:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
35:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
36:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
37:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
38:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
39:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
40:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
41:      3/24( 12%)     2/4( 50%)      1/4( 25%)       0/4(  0%)
42:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
43:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
44:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
45:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
46:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
47:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
48:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
49:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
50:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
51:      4/24( 16%)     4/4(100%)      0/4(  0%)       0/4(  0%)
52:      4/24( 16%)     3/4( 75%)      1/4( 25%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:              d:\maxplus2\max2lib\lab4\out56_4.rpt
out56_4

** EQUATIONS **

AB       : INPUT;
A0       : INPUT;
A1       : INPUT;
O0_0     : INPUT;
O0_1     : INPUT;
O0_2     : INPUT;
O0_3     : INPUT;
O0_4     : INPUT;
O0_5     : INPUT;
O0_6     : INPUT;
O0_7     : INPUT;
O0_8     : INPUT;
O0_9     : INPUT;
O0_10    : INPUT;
O0_11    : INPUT;
O0_12    : INPUT;
O0_13    : INPUT;
O0_14    : INPUT;
O0_15    : INPUT;
O0_16    : INPUT;
O0_17    : INPUT;
O0_18    : INPUT;
O0_19    : INPUT;
O0_20    : INPUT;
O0_21    : INPUT;
O0_22    : INPUT;
O0_23    : INPUT;
O0_24    : INPUT;
O0_25    : INPUT;
O0_26    : INPUT;
O0_27    : INPUT;
O0_28    : INPUT;
O0_29    : INPUT;
O0_30    : INPUT;
O0_31    : INPUT;
O0_32    : INPUT;
O0_33    : INPUT;
O0_34    : INPUT;
O0_35    : INPUT;
O0_36    : INPUT;
O0_37    : INPUT;
O0_38    : INPUT;
O0_39    : INPUT;
O0_40    : INPUT;
O0_41    : INPUT;
O0_42    : INPUT;
O0_43    : INPUT;
O0_44    : INPUT;
O0_45    : INPUT;
O0_46    : INPUT;
O0_47    : INPUT;
O0_48    : INPUT;
O0_49    : INPUT;
O0_50    : INPUT;
O0_51    : INPUT;
O0_52    : INPUT;
O0_53    : INPUT;
O0_54    : INPUT;
O0_55    : INPUT;
O1_0     : INPUT;
O1_1     : INPUT;
O1_2     : INPUT;
O1_3     : INPUT;
O1_4     : INPUT;
O1_5     : INPUT;
O1_6     : INPUT;
O1_7     : INPUT;
O1_8     : INPUT;
O1_9     : INPUT;
O1_10    : INPUT;
O1_11    : INPUT;
O1_12    : INPUT;
O1_13    : INPUT;
O1_14    : INPUT;
O1_15    : INPUT;
O1_16    : INPUT;
O1_17    : INPUT;
O1_18    : INPUT;
O1_19    : INPUT;
O1_20    : INPUT;
O1_21    : INPUT;
O1_22    : INPUT;
O1_23    : INPUT;
O1_24    : INPUT;
O1_25    : INPUT;
O1_26    : INPUT;
O1_27    : INPUT;
O1_28    : INPUT;
O1_29    : INPUT;
O1_30    : INPUT;
O1_31    : INPUT;
O1_32    : INPUT;
O1_33    : INPUT;
O1_34    : INPUT;
O1_35    : INPUT;
O1_36    : INPUT;
O1_37    : INPUT;
O1_38    : INPUT;
O1_39    : INPUT;
O1_40    : INPUT;
O1_41    : INPUT;
O1_42    : INPUT;
O1_43    : INPUT;
O1_44    : INPUT;
O1_45    : INPUT;
O1_46    : INPUT;
O1_47    : INPUT;
O1_48    : INPUT;
O1_49    : INPUT;
O1_50    : INPUT;
O1_51    : INPUT;
O1_52    : INPUT;
O1_53    : INPUT;
O1_54    : INPUT;
O1_55    : INPUT;
O2_0     : INPUT;
O2_1     : INPUT;
O2_2     : INPUT;
O2_3     : INPUT;
O2_4     : INPUT;
O2_5     : INPUT;
O2_6     : INPUT;
O2_7     : INPUT;
O2_8     : INPUT;
O2_9     : INPUT;
O2_10    : INPUT;
O2_11    : INPUT;
O2_12    : INPUT;
O2_13    : INPUT;
O2_14    : INPUT;
O2_15    : INPUT;
O2_16    : INPUT;
O2_17    : INPUT;
O2_18    : INPUT;
O2_19    : INPUT;
O2_20    : INPUT;
O2_21    : INPUT;
O2_22    : INPUT;
O2_23    : INPUT;
O2_24    : INPUT;
O2_25    : INPUT;
O2_26    : INPUT;
O2_27    : INPUT;
O2_28    : INPUT;
O2_29    : INPUT;
O2_30    : INPUT;
O2_31    : INPUT;
O2_32    : INPUT;
O2_33    : INPUT;
O2_34    : INPUT;
O2_35    : INPUT;
O2_36    : INPUT;
O2_37    : INPUT;
O2_38    : INPUT;
O2_39    : INPUT;
O2_40    : INPUT;
O2_41    : INPUT;
O2_42    : INPUT;
O2_43    : INPUT;
O2_44    : INPUT;
O2_45    : INPUT;
O2_46    : INPUT;
O2_47    : INPUT;
O2_48    : INPUT;
O2_49    : INPUT;
O2_50    : INPUT;
O2_51    : INPUT;
O2_52    : INPUT;
O2_53    : INPUT;
O2_54    : INPUT;
O2_55    : INPUT;
O3_0     : INPUT;
O3_1     : INPUT;
O3_2     : INPUT;
O3_3     : INPUT;
O3_4     : INPUT;
O3_5     : INPUT;
O3_6     : INPUT;
O3_7     : INPUT;
O3_8     : INPUT;
O3_9     : INPUT;
O3_10    : INPUT;
O3_11    : INPUT;
O3_12    : INPUT;
O3_13    : INPUT;
O3_14    : INPUT;
O3_15    : INPUT;
O3_16    : INPUT;
O3_17    : INPUT;
O3_18    : INPUT;
O3_19    : INPUT;
O3_20    : INPUT;
O3_21    : INPUT;
O3_22    : INPUT;
O3_23    : INPUT;
O3_24    : INPUT;
O3_25    : INPUT;
O3_26    : INPUT;
O3_27    : INPUT;
O3_28    : INPUT;
O3_29    : INPUT;
O3_30    : INPUT;
O3_31    : INPUT;
O3_32    : INPUT;
O3_33    : INPUT;
O3_34    : INPUT;
O3_35    : INPUT;
O3_36    : INPUT;
O3_37    : INPUT;
O3_38    : INPUT;
O3_39    : INPUT;
O3_40    : INPUT;
O3_41    : INPUT;
O3_42    : INPUT;
O3_43    : INPUT;
O3_44    : INPUT;
O3_45    : INPUT;
O3_46    : INPUT;
O3_47    : INPUT;
O3_48    : INPUT;
O3_49    : INPUT;
O3_50    : INPUT;
O3_51    : INPUT;
O3_52    : INPUT;
O3_53    : INPUT;
O3_54    : INPUT;
O3_55    : INPUT;
RD       : INPUT;

-- Node name is 'Q0' 
-- Equation name is 'Q0', type is output 
Q0       = TRI(_LC8_L22,  _LC1_G7);

-- Node name is 'Q1' 
-- Equation name is 'Q1', type is output 
Q1       = TRI(_LC6_L22,  _LC1_G7);

-- Node name is 'Q2' 
-- Equation name is 'Q2', type is output 
Q2       = TRI(_LC5_C39,  _LC1_G7);

-- Node name is 'Q3' 
-- Equation name is 'Q3', type is output 
Q3       = TRI(_LC3_C39,  _LC1_G7);

-- Node name is 'Q4' 
-- Equation name is 'Q4', type is output 
Q4       = TRI(_LC4_A45,  _LC1_G7);

-- Node name is 'Q5' 
-- Equation name is 'Q5', type is output 
Q5       = TRI(_LC2_A45,  _LC1_G7);

-- Node name is 'Q6' 
-- Equation name is 'Q6', type is output 
Q6       = TRI(_LC6_I42,  _LC1_G7);

-- Node name is 'Q7' 
-- Equation name is 'Q7', type is output 
Q7       = TRI(_LC8_I42,  _LC1_G7);

-- Node name is 'Q8' 
-- Equation name is 'Q8', type is output 
Q8       = TRI(_LC7_F2,  _LC1_G7);

-- Node name is 'Q9' 
-- Equation name is 'Q9', type is output 
Q9       = TRI(_LC4_F2,  _LC1_G7);

-- Node name is 'Q10' 
-- Equation name is 'Q10', type is output 
Q10      = TRI(_LC1_K10,  _LC1_G7);

-- Node name is 'Q11' 
-- Equation name is 'Q11', type is output 
Q11      = TRI(_LC6_K10,  _LC1_G7);

-- Node name is 'Q12' 
-- Equation name is 'Q12', type is output 
Q12      = TRI(_LC6_E22,  _LC1_G7);

-- Node name is 'Q13' 
-- Equation name is 'Q13', type is output 
Q13      = TRI(_LC1_E22,  _LC1_G7);

-- Node name is 'Q14' 
-- Equation name is 'Q14', type is output 
Q14      = TRI(_LC3_J39,  _LC1_G7);

-- Node name is 'Q15' 
-- Equation name is 'Q15', type is output 
Q15      = TRI(_LC1_C39,  _LC1_G7);

-- Node name is 'Q16' 
-- Equation name is 'Q16', type is output 
Q16      = TRI(_LC1_F2,  _LC1_G7);

-- Node name is 'Q17' 
-- Equation name is 'Q17', type is output 
Q17      = TRI(_LC6_J39,  _LC1_G7);

-- Node name is 'Q18' 
-- Equation name is 'Q18', type is output 
Q18      = TRI(_LC7_J39,  _LC1_G7);

-- Node name is 'Q19' 
-- Equation name is 'Q19', type is output 
Q19      = TRI(_LC5_B45,  _LC1_G7);

-- Node name is 'Q20' 
-- Equation name is 'Q20', type is output 
Q20      = TRI(_LC8_B45,  _LC1_G7);

-- Node name is 'Q21' 
-- Equation name is 'Q21', type is output 
Q21      = TRI(_LC6_D46,  _LC1_G7);

-- Node name is 'Q22' 
-- Equation name is 'Q22', type is output 
Q22      = TRI(_LC5_D46,  _LC1_G7);

-- Node name is 'Q23' 
-- Equation name is 'Q23', type is output 
Q23      = TRI(_LC8_I52,  _LC1_G7);

-- Node name is 'Q24' 
-- Equation name is 'Q24', type is output 
Q24      = TRI(_LC2_I52,  _LC1_G7);

-- Node name is 'Q25' 
-- Equation name is 'Q25', type is output 
Q25      = TRI(_LC4_H31,  _LC1_G7);

-- Node name is 'Q26' 
-- Equation name is 'Q26', type is output 
Q26      = TRI(_LC8_H31,  _LC1_G7);

-- Node name is 'Q27' 
-- Equation name is 'Q27', type is output 
Q27      = TRI(_LC8_J16,  _LC1_G7);

-- Node name is 'Q28' 
-- Equation name is 'Q28', type is output 
Q28      = TRI(_LC5_J16,  _LC1_G7);

-- Node name is 'Q29' 
-- Equation name is 'Q29', type is output 
Q29      = TRI(_LC1_L52,  _LC1_G7);

-- Node name is 'Q30' 
-- Equation name is 'Q30', type is output 
Q30      = TRI(_LC2_L52,  _LC1_G7);

-- Node name is 'Q31' 
-- Equation name is 'Q31', type is output 
Q31      = TRI(_LC4_L22,  _LC1_G7);

-- Node name is 'Q32' 
-- Equation name is 'Q32', type is output 
Q32      = TRI(_LC1_A45,  _LC1_G7);

-- Node name is 'Q33' 
-- Equation name is 'Q33', type is output 
Q33      = TRI(_LC1_I42,  _LC1_G7);

-- Node name is 'Q34' 
-- Equation name is 'Q34', type is output 
Q34      = TRI(_LC5_K10,  _LC1_G7);

-- Node name is 'Q35' 
-- Equation name is 'Q35', type is output 
Q35      = TRI(_LC4_E22,  _LC1_G7);

-- Node name is 'Q36' 
-- Equation name is 'Q36', type is output 
Q36      = TRI(_LC4_B45,  _LC1_G7);

-- Node name is 'Q37' 
-- Equation name is 'Q37', type is output 
Q37      = TRI(_LC4_D46,  _LC1_G7);

-- Node name is 'Q38' 
-- Equation name is 'Q38', type is output 
Q38      = TRI(_LC6_I52,  _LC1_G7);

-- Node name is 'Q39' 
-- Equation name is 'Q39', type is output 
Q39      = TRI(_LC5_H31,  _LC1_G7);

-- Node name is 'Q40' 
-- Equation name is 'Q40', type is output 
Q40      = TRI(_LC6_J16,  _LC1_G7);

-- Node name is 'Q41' 
-- Equation name is 'Q41', type is output 
Q41      = TRI(_LC8_L52,  _LC1_G7);

-- Node name is 'Q42' 
-- Equation name is 'Q42', type is output 
Q42      = TRI(_LC8_F52,  _LC1_G7);

-- Node name is 'Q43' 
-- Equation name is 'Q43', type is output 
Q43      = TRI(_LC2_F52,  _LC1_G7);

-- Node name is 'Q44' 
-- Equation name is 'Q44', type is output 
Q44      = TRI(_LC7_F52,  _LC1_G7);

-- Node name is 'Q45' 
-- Equation name is 'Q45', type is output 
Q45      = TRI(_LC3_A21,  _LC1_G7);

-- Node name is 'Q46' 
-- Equation name is 'Q46', type is output 
Q46      = TRI(_LC5_A21,  _LC1_G7);

-- Node name is 'Q47' 
-- Equation name is 'Q47', type is output 
Q47      = TRI(_LC2_A21,  _LC1_G7);

-- Node name is 'Q48' 
-- Equation name is 'Q48', type is output 
Q48      = TRI(_LC1_D48,  _LC1_G7);

-- Node name is 'Q49' 
-- Equation name is 'Q49', type is output 
Q49      = TRI(_LC7_D48,  _LC1_G7);

-- Node name is 'Q50' 
-- Equation name is 'Q50', type is output 
Q50      = TRI(_LC8_D48,  _LC1_G7);

-- Node name is 'Q51' 
-- Equation name is 'Q51', type is output 
Q51      = TRI(_LC6_G36,  _LC1_G7);

-- Node name is 'Q52' 
-- Equation name is 'Q52', type is output 
Q52      = TRI(_LC4_G36,  _LC1_G7);

-- Node name is 'Q53' 
-- Equation name is 'Q53', type is output 
Q53      = TRI(_LC8_G36,  _LC1_G7);

-- Node name is 'Q54' 
-- Equation name is 'Q54', type is output 
Q54      = TRI(_LC5_H19,  _LC1_G7);

-- Node name is 'Q55' 
-- Equation name is 'Q55', type is output 
Q55      = TRI(_LC6_H19,  _LC1_G7);

-- Node name is '|out8_4:1|out:1|~6~1' 
-- Equation name is '_LC3_H19', type is buried 
-- synthesized logic cell 
_LC3_H19 = LCELL( _EQ001);
  _EQ001 = !A1 &  O1_55
         #  A1 &  O3_55;

-- Node name is '|out8_4:1|out:1|~6~2' 
-- Equation name is '_LC4_H19', type is buried 
-- synthesized logic cell 
_LC4_H19 = LCELL( _EQ002);
  _EQ002 = !A1 &  O0_55
         #  A1 &  O2_55;

-- Node name is '|out8_4:1|out:1|:6' 
-- Equation name is '_LC6_H19', type is buried 
_LC6_H19 = LCELL( _EQ003);
  _EQ003 =  A0 &  _LC3_H19
         # !A0 &  _LC4_H19;

-- Node name is '|out8_4:1|out:1|:17' 
-- Equation name is '_LC1_G7', type is buried 
_LC1_G7  = LCELL( _EQ004);
  _EQ004 =  AB &  RD;

-- Node name is '|out8_4:1|out:16|~6~1' 
-- Equation name is '_LC1_H19', type is buried 
-- synthesized logic cell 
_LC1_H19 = LCELL( _EQ005);
  _EQ005 = !A1 &  O1_54
         #  A1 &  O3_54;

-- Node name is '|out8_4:1|out:16|~6~2' 
-- Equation name is '_LC2_H19', type is buried 
-- synthesized logic cell 
_LC2_H19 = LCELL( _EQ006);
  _EQ006 = !A1 &  O0_54
         #  A1 &  O2_54;

-- Node name is '|out8_4:1|out:16|:6' 
-- Equation name is '_LC5_H19', type is buried 
_LC5_H19 = LCELL( _EQ007);
  _EQ007 =  A0 &  _LC1_H19
         # !A0 &  _LC2_H19;

-- Node name is '|out8_4:1|out:17|~6~1' 
-- Equation name is '_LC5_G36', type is buried 
-- synthesized logic cell 
_LC5_G36 = LCELL( _EQ008);
  _EQ008 = !A1 &  O1_53
         #  A1 &  O3_53;

-- Node name is '|out8_4:1|out:17|~6~2' 
-- Equation name is '_LC7_G36', type is buried 
-- synthesized logic cell 
_LC7_G36 = LCELL( _EQ009);
  _EQ009 = !A1 &  O0_53
         #  A1 &  O2_53;

-- Node name is '|out8_4:1|out:17|:6' 
-- Equation name is '_LC8_G36', type is buried 
_LC8_G36 = LCELL( _EQ010);
  _EQ010 =  A0 &  _LC5_G36
         # !A0 &  _LC7_G36;

-- Node name is '|out8_4:1|out:18|~6~1' 
-- Equation name is '_LC3_G36', type is buried 
-- synthesized logic cell 
_LC3_G36 = LCELL( _EQ011);
  _EQ011 = !A1 &  O1_52
         #  A1 &  O3_52;

-- Node name is '|out8_4:1|out:18|~6~2' 
-- Equation name is '_LC2_G30', type is buried 
-- synthesized logic cell 
_LC2_G30 = LCELL( _EQ012);
  _EQ012 = !A1 &  O0_52
         #  A1 &  O2_52;

-- Node name is '|out8_4:1|out:18|:6' 
-- Equation name is '_LC4_G36', type is buried 
_LC4_G36 = LCELL( _EQ013);
  _EQ013 =  A0 &  _LC3_G36
         # !A0 &  _LC2_G30;

-- Node name is '|out8_4:1|out:19|~6~1' 
-- Equation name is '_LC1_G36', type is buried 
-- synthesized logic cell 
_LC1_G36 = LCELL( _EQ014);
  _EQ014 = !A1 &  O1_51
         #  A1 &  O3_51;

-- Node name is '|out8_4:1|out:19|~6~2' 
-- Equation name is '_LC2_G36', type is buried 
-- synthesized logic cell 
_LC2_G36 = LCELL( _EQ015);
  _EQ015 = !A1 &  O0_51
         #  A1 &  O2_51;

-- Node name is '|out8_4:1|out:19|:6' 
-- Equation name is '_LC6_G36', type is buried 
_LC6_G36 = LCELL( _EQ016);
  _EQ016 =  A0 &  _LC1_G36
         # !A0 &  _LC2_G36;

-- Node name is '|out8_4:1|out:20|~6~1' 
-- Equation name is '_LC5_D48', type is buried 
-- synthesized logic cell 
_LC5_D48 = LCELL( _EQ017);
  _EQ017 = !A1 &  O1_50
         #  A1 &  O3_50;

-- Node name is '|out8_4:1|out:20|~6~2' 
-- Equation name is '_LC6_D48', type is buried 
-- synthesized logic cell 
_LC6_D48 = LCELL( _EQ018);
  _EQ018 = !A1 &  O0_50
         #  A1 &  O2_50;

-- Node name is '|out8_4:1|out:20|:6' 
-- Equation name is '_LC8_D48', type is buried 
_LC8_D48 = LCELL( _EQ019);
  _EQ019 =  A0 &  _LC5_D48
         # !A0 &  _LC6_D48;

-- Node name is '|out8_4:1|out:21|~6~1' 
-- Equation name is '_LC3_D48', type is buried 
-- synthesized logic cell 
_LC3_D48 = LCELL( _EQ020);
  _EQ020 = !A1 &  O1_49
         #  A1 &  O3_49;

-- Node name is '|out8_4:1|out:21|~6~2' 
-- Equation name is '_LC4_D48', type is buried 
-- synthesized logic cell 
_LC4_D48 = LCELL( _EQ021);
  _EQ021 = !A1 &  O0_49
         #  A1 &  O2_49;

-- Node name is '|out8_4:1|out:21|:6' 
-- Equation name is '_LC7_D48', type is buried 
_LC7_D48 = LCELL( _EQ022);
  _EQ022 =  A0 &  _LC3_D48
         # !A0 &  _LC4_D48;

-- Node name is '|out8_4:1|out:22|~6~1' 
-- Equation name is '_LC1_D28', type is buried 
-- synthesized logic cell 
_LC1_D28 = LCELL( _EQ023);
  _EQ023 = !A1 &  O1_48
         #  A1 &  O3_48;

-- Node name is '|out8_4:1|out:22|~6~2' 
-- Equation name is '_LC2_D48', type is buried 
-- synthesized logic cell 
_LC2_D48 = LCELL( _EQ024);
  _EQ024 = !A1 &  O0_48
         #  A1 &  O2_48;

-- Node name is '|out8_4:1|out:22|:6' 
-- Equation name is '_LC1_D48', type is buried 
_LC1_D48 = LCELL( _EQ025);
  _EQ025 =  A0 &  _LC1_D28
         # !A0 &  _LC2_D48;

-- Node name is '|out8_4:7|out:1|~6~1' 
-- Equation name is '_LC7_A21', type is buried 
-- synthesized logic cell 
_LC7_A21 = LCELL( _EQ026);
  _EQ026 = !A1 &  O1_47
         #  A1 &  O3_47;

-- Node name is '|out8_4:7|out:1|~6~2' 
-- Equation name is '_LC8_A21', type is buried 
-- synthesized logic cell 
_LC8_A21 = LCELL( _EQ027);
  _EQ027 = !A1 &  O0_47
         #  A1 &  O2_47;

-- Node name is '|out8_4:7|out:1|:6' 
-- Equation name is '_LC2_A21', type is buried 
_LC2_A21 = LCELL( _EQ028);
  _EQ028 =  A0 &  _LC7_A21
         # !A0 &  _LC8_A21;

-- Node name is '|out8_4:7|out:16|~6~1' 
-- Equation name is '_LC4_A21', type is buried 
-- synthesized logic cell 
_LC4_A21 = LCELL( _EQ029);
  _EQ029 = !A1 &  O1_46
         #  A1 &  O3_46;

-- Node name is '|out8_4:7|out:16|~6~2' 
-- Equation name is '_LC6_A21', type is buried 
-- synthesized logic cell 
_LC6_A21 = LCELL( _EQ030);
  _EQ030 = !A1 &  O0_46
         #  A1 &  O2_46;

-- Node name is '|out8_4:7|out:16|:6' 
-- Equation name is '_LC5_A21', type is buried 
_LC5_A21 = LCELL( _EQ031);
  _EQ031 =  A0 &  _LC4_A21
         # !A0 &  _LC6_A21;

-- Node name is '|out8_4:7|out:17|~6~1' 
-- Equation name is '_LC1_A25', type is buried 
-- synthesized logic cell 
_LC1_A25 = LCELL( _EQ032);
  _EQ032 = !A1 &  O1_45
         #  A1 &  O3_45;

-- Node name is '|out8_4:7|out:17|~6~2' 
-- Equation name is '_LC1_A21', type is buried 
-- synthesized logic cell 
_LC1_A21 = LCELL( _EQ033);
  _EQ033 = !A1 &  O0_45
         #  A1 &  O2_45;

-- Node name is '|out8_4:7|out:17|:6' 
-- Equation name is '_LC3_A21', type is buried 
_LC3_A21 = LCELL( _EQ034);
  _EQ034 =  A0 &  _LC1_A25
         # !A0 &  _LC1_A21;

-- Node name is '|out8_4:7|out:18|~6~1' 
-- Equation name is '_LC1_F47', type is buried 
-- synthesized logic cell 
_LC1_F47 = LCELL( _EQ035);
  _EQ035 = !A1 &  O1_44
         #  A1 &  O3_44;

-- Node name is '|out8_4:7|out:18|~6~2' 
-- Equation name is '_LC6_F52', type is buried 
-- synthesized logic cell 
_LC6_F52 = LCELL( _EQ036);
  _EQ036 = !A1 &  O0_44
         #  A1 &  O2_44;

-- Node name is '|out8_4:7|out:18|:6' 
-- Equation name is '_LC7_F52', type is buried 
_LC7_F52 = LCELL( _EQ037);
  _EQ037 =  A0 &  _LC1_F47
         # !A0 &  _LC6_F52;

-- Node name is '|out8_4:7|out:19|~6~1' 
-- Equation name is '_LC4_F52', type is buried 
-- synthesized logic cell 
_LC4_F52 = LCELL( _EQ038);
  _EQ038 = !A1 &  O1_43
         #  A1 &  O3_43;

-- Node name is '|out8_4:7|out:19|~6~2' 
-- Equation name is '_LC5_F52', type is buried 
-- synthesized logic cell 
_LC5_F52 = LCELL( _EQ039);
  _EQ039 = !A1 &  O0_43
         #  A1 &  O2_43;

-- Node name is '|out8_4:7|out:19|:6' 
-- Equation name is '_LC2_F52', type is buried 
_LC2_F52 = LCELL( _EQ040);
  _EQ040 =  A0 &  _LC4_F52
         # !A0 &  _LC5_F52;

-- Node name is '|out8_4:7|out:20|~6~1' 
-- Equation name is '_LC1_F52', type is buried 
-- synthesized logic cell 
_LC1_F52 = LCELL( _EQ041);
  _EQ041 = !A1 &  O1_42
         #  A1 &  O3_42;

-- Node name is '|out8_4:7|out:20|~6~2' 
-- Equation name is '_LC3_F52', type is buried 
-- synthesized logic cell 
_LC3_F52 = LCELL( _EQ042);
  _EQ042 = !A1 &  O0_42
         #  A1 &  O2_42;

-- Node name is '|out8_4:7|out:20|:6' 
-- Equation name is '_LC8_F52', type is buried 
_LC8_F52 = LCELL( _EQ043);
  _EQ043 =  A0 &  _LC1_F52
         # !A0 &  _LC3_F52;

-- Node name is '|out8_4:7|out:21|~6~1' 
-- Equation name is '_LC6_L52', type is buried 
-- synthesized logic cell 
_LC6_L52 = LCELL( _EQ044);
  _EQ044 = !A1 &  O1_41
         #  A1 &  O3_41;

-- Node name is '|out8_4:7|out:21|~6~2' 
-- Equation name is '_LC7_L52', type is buried 
-- synthesized logic cell 
_LC7_L52 = LCELL( _EQ045);
  _EQ045 = !A1 &  O0_41
         #  A1 &  O2_41;

-- Node name is '|out8_4:7|out:21|:6' 
-- Equation name is '_LC8_L52', type is buried 
_LC8_L52 = LCELL( _EQ046);
  _EQ046 =  A0 &  _LC6_L52
         # !A0 &  _LC7_L52;

-- Node name is '|out8_4:7|out:22|~6~1' 
-- Equation name is '_LC4_J16', type is buried 
-- synthesized logic cell 
_LC4_J16 = LCELL( _EQ047);
  _EQ047 = !A1 &  O1_40
         #  A1 &  O3_40;

-- Node name is '|out8_4:7|out:22|~6~2' 
-- Equation name is '_LC7_J16', type is buried 
-- synthesized logic cell 
_LC7_J16 = LCELL( _EQ048);
  _EQ048 = !A1 &  O0_40
         #  A1 &  O2_40;

-- Node name is '|out8_4:7|out:22|:6' 
-- Equation name is '_LC6_J16', type is buried 
_LC6_J16 = LCELL( _EQ049);
  _EQ049 =  A0 &  _LC4_J16
         # !A0 &  _LC7_J16;

-- Node name is '|out8_4:8|out:1|~6~1' 
-- Equation name is '_LC6_H31', type is buried 
-- synthesized logic cell 
_LC6_H31 = LCELL( _EQ050);
  _EQ050 = !A1 &  O1_39
         #  A1 &  O3_39;

-- Node name is '|out8_4:8|out:1|~6~2' 
-- Equation name is '_LC7_H31', type is buried 
-- synthesized logic cell 
_LC7_H31 = LCELL( _EQ051);
  _EQ051 = !A1 &  O0_39
         #  A1 &  O2_39;

-- Node name is '|out8_4:8|out:1|:6' 
-- Equation name is '_LC5_H31', type is buried 
_LC5_H31 = LCELL( _EQ052);
  _EQ052 =  A0 &  _LC6_H31
         # !A0 &  _LC7_H31;

-- Node name is '|out8_4:8|out:16|~6~1' 
-- Equation name is '_LC5_I52', type is buried 
-- synthesized logic cell 
_LC5_I52 = LCELL( _EQ053);
  _EQ053 = !A1 &  O1_38
         #  A1 &  O3_38;

-- Node name is '|out8_4:8|out:16|~6~2' 
-- Equation name is '_LC7_I52', type is buried 
-- synthesized logic cell 
_LC7_I52 = LCELL( _EQ054);
  _EQ054 = !A1 &  O0_38
         #  A1 &  O2_38;

-- Node name is '|out8_4:8|out:16|:6' 
-- Equation name is '_LC6_I52', type is buried 
_LC6_I52 = LCELL( _EQ055);
  _EQ055 =  A0 &  _LC5_I52
         # !A0 &  _LC7_I52;

-- Node name is '|out8_4:8|out:17|~6~1' 
-- Equation name is '_LC1_D39', type is buried 
-- synthesized logic cell 
_LC1_D39 = LCELL( _EQ056);
  _EQ056 = !A1 &  O1_37
         #  A1 &  O3_37;

-- Node name is '|out8_4:8|out:17|~6~2' 
-- Equation name is '_LC8_D46', type is buried 
-- synthesized logic cell 
_LC8_D46 = LCELL( _EQ057);
  _EQ057 = !A1 &  O0_37
         #  A1 &  O2_37;

-- Node name is '|out8_4:8|out:17|:6' 
-- Equation name is '_LC4_D46', type is buried 
_LC4_D46 = LCELL( _EQ058);
  _EQ058 =  A0 &  _LC1_D39
         # !A0 &  _LC8_D46;

-- Node name is '|out8_4:8|out:18|~6~1' 
-- Equation name is '_LC1_B32', type is buried 
-- synthesized logic cell 
_LC1_B32 = LCELL( _EQ059);
  _EQ059 = !A1 &  O1_36
         #  A1 &  O3_36;

-- Node name is '|out8_4:8|out:18|~6~2' 
-- Equation name is '_LC7_B45', type is buried 
-- synthesized logic cell 
_LC7_B45 = LCELL( _EQ060);
  _EQ060 = !A1 &  O0_36
         #  A1 &  O2_36;

-- Node name is '|out8_4:8|out:18|:6' 
-- Equation name is '_LC4_B45', type is buried 
_LC4_B45 = LCELL( _EQ061);
  _EQ061 =  A0 &  _LC1_B32
         # !A0 &  _LC7_B45;

-- Node name is '|out8_4:8|out:19|~6~1' 
-- Equation name is '_LC7_E22', type is buried 
-- synthesized logic cell 
_LC7_E22 = LCELL( _EQ062);
  _EQ062 = !A1 &  O1_35
         #  A1 &  O3_35;

-- Node name is '|out8_4:8|out:19|~6~2' 
-- Equation name is '_LC8_E22', type is buried 
-- synthesized logic cell 
_LC8_E22 = LCELL( _EQ063);
  _EQ063 = !A1 &  O0_35
         #  A1 &  O2_35;

-- Node name is '|out8_4:8|out:19|:6' 
-- Equation name is '_LC4_E22', type is buried 
_LC4_E22 = LCELL( _EQ064);
  _EQ064 =  A0 &  _LC7_E22
         # !A0 &  _LC8_E22;

-- Node name is '|out8_4:8|out:20|~6~1' 
-- Equation name is '_LC7_K10', type is buried 
-- synthesized logic cell 
_LC7_K10 = LCELL( _EQ065);
  _EQ065 = !A1 &  O1_34
         #  A1 &  O3_34;

-- Node name is '|out8_4:8|out:20|~6~2' 
-- Equation name is '_LC8_K10', type is buried 
-- synthesized logic cell 
_LC8_K10 = LCELL( _EQ066);
  _EQ066 = !A1 &  O0_34
         #  A1 &  O2_34;

-- Node name is '|out8_4:8|out:20|:6' 
-- Equation name is '_LC5_K10', type is buried 
_LC5_K10 = LCELL( _EQ067);
  _EQ067 =  A0 &  _LC7_K10
         # !A0 &  _LC8_K10;

-- Node name is '|out8_4:8|out:21|~6~1' 
-- Equation name is '_LC7_I42', type is buried 
-- synthesized logic cell 
_LC7_I42 = LCELL( _EQ068);
  _EQ068 = !A1 &  O1_33
         #  A1 &  O3_33;

-- Node name is '|out8_4:8|out:21|~6~2' 
-- Equation name is '_LC1_I34', type is buried 
-- synthesized logic cell 
_LC1_I34 = LCELL( _EQ069);
  _EQ069 = !A1 &  O0_33
         #  A1 &  O2_33;

-- Node name is '|out8_4:8|out:21|:6' 
-- Equation name is '_LC1_I42', type is buried 
_LC1_I42 = LCELL( _EQ070);
  _EQ070 =  A0 &  _LC7_I42
         # !A0 &  _LC1_I34;

-- Node name is '|out8_4:8|out:22|~6~1' 
-- Equation name is '_LC7_A45', type is buried 
-- synthesized logic cell 
_LC7_A45 = LCELL( _EQ071);
  _EQ071 = !A1 &  O1_32
         #  A1 &  O3_32;

-- Node name is '|out8_4:8|out:22|~6~2' 
-- Equation name is '_LC8_A45', type is buried 
-- synthesized logic cell 
_LC8_A45 = LCELL( _EQ072);
  _EQ072 = !A1 &  O0_32
         #  A1 &  O2_32;

-- Node name is '|out8_4:8|out:22|:6' 
-- Equation name is '_LC1_A45', type is buried 
_LC1_A45 = LCELL( _EQ073);
  _EQ073 =  A0 &  _LC7_A45
         # !A0 &  _LC8_A45;

-- Node name is '|out8_4:9|out:1|~6~1' 
-- Equation name is '_LC5_L22', type is buried 
-- synthesized logic cell 
_LC5_L22 = LCELL( _EQ074);
  _EQ074 = !A1 &  O1_31
         #  A1 &  O3_31;

-- Node name is '|out8_4:9|out:1|~6~2' 
-- Equation name is '_LC7_L22', type is buried 
-- synthesized logic cell 
_LC7_L22 = LCELL( _EQ075);
  _EQ075 = !A1 &  O0_31
         #  A1 &  O2_31;

-- Node name is '|out8_4:9|out:1|:6' 
-- Equation name is '_LC4_L22', type is buried 
_LC4_L22 = LCELL( _EQ076);
  _EQ076 =  A0 &  _LC5_L22
         # !A0 &  _LC7_L22;

-- Node name is '|out8_4:9|out:16|~6~1' 
-- Equation name is '_LC1_L45', type is buried 
-- synthesized logic cell 
_LC1_L45 = LCELL( _EQ077);
  _EQ077 = !A1 &  O1_30
         #  A1 &  O3_30;

-- Node name is '|out8_4:9|out:16|~6~2' 
-- Equation name is '_LC5_L52', type is buried 
-- synthesized logic cell 
_LC5_L52 = LCELL( _EQ078);
  _EQ078 = !A1 &  O0_30
         #  A1 &  O2_30;

-- Node name is '|out8_4:9|out:16|:6' 
-- Equation name is '_LC2_L52', type is buried 
_LC2_L52 = LCELL( _EQ079);
  _EQ079 =  A0 &  _LC1_L45
         # !A0 &  _LC5_L52;

-- Node name is '|out8_4:9|out:17|~6~1' 
-- Equation name is '_LC3_L52', type is buried 
-- synthesized logic cell 
_LC3_L52 = LCELL( _EQ080);
  _EQ080 = !A1 &  O1_29
         #  A1 &  O3_29;

-- Node name is '|out8_4:9|out:17|~6~2' 
-- Equation name is '_LC4_L52', type is buried 
-- synthesized logic cell 
_LC4_L52 = LCELL( _EQ081);
  _EQ081 = !A1 &  O0_29
         #  A1 &  O2_29;

-- Node name is '|out8_4:9|out:17|:6' 
-- Equation name is '_LC1_L52', type is buried 
_LC1_L52 = LCELL( _EQ082);
  _EQ082 =  A0 &  _LC3_L52
         # !A0 &  _LC4_L52;

-- Node name is '|out8_4:9|out:18|~6~1' 
-- Equation name is '_LC3_J16', type is buried 
-- synthesized logic cell 
_LC3_J16 = LCELL( _EQ083);
  _EQ083 = !A1 &  O1_28
         #  A1 &  O3_28;

-- Node name is '|out8_4:9|out:18|~6~2' 
-- Equation name is '_LC1_J1', type is buried 
-- synthesized logic cell 
_LC1_J1  = LCELL( _EQ084);
  _EQ084 = !A1 &  O0_28
         #  A1 &  O2_28;

-- Node name is '|out8_4:9|out:18|:6' 
-- Equation name is '_LC5_J16', type is buried 
_LC5_J16 = LCELL( _EQ085);
  _EQ085 =  A0 &  _LC3_J16
         # !A0 &  _LC1_J1;

-- Node name is '|out8_4:9|out:19|~6~1' 
-- Equation name is '_LC1_J16', type is buried 
-- synthesized logic cell 
_LC1_J16 = LCELL( _EQ086);
  _EQ086 = !A1 &  O1_27
         #  A1 &  O3_27;

-- Node name is '|out8_4:9|out:19|~6~2' 
-- Equation name is '_LC2_J16', type is buried 
-- synthesized logic cell 
_LC2_J16 = LCELL( _EQ087);
  _EQ087 = !A1 &  O0_27
         #  A1 &  O2_27;

-- Node name is '|out8_4:9|out:19|:6' 
-- Equation name is '_LC8_J16', type is buried 
_LC8_J16 = LCELL( _EQ088);
  _EQ088 =  A0 &  _LC1_J16
         # !A0 &  _LC2_J16;

-- Node name is '|out8_4:9|out:20|~6~1' 
-- Equation name is '_LC2_H31', type is buried 
-- synthesized logic cell 
_LC2_H31 = LCELL( _EQ089);
  _EQ089 = !A1 &  O1_26
         #  A1 &  O3_26;

-- Node name is '|out8_4:9|out:20|~6~2' 
-- Equation name is '_LC3_H31', type is buried 
-- synthesized logic cell 
_LC3_H31 = LCELL( _EQ090);
  _EQ090 = !A1 &  O0_26
         #  A1 &  O2_26;

-- Node name is '|out8_4:9|out:20|:6' 
-- Equation name is '_LC8_H31', type is buried 
_LC8_H31 = LCELL( _EQ091);
  _EQ091 =  A0 &  _LC2_H31
         # !A0 &  _LC3_H31;

-- Node name is '|out8_4:9|out:21|~6~1' 
-- Equation name is '_LC1_H31', type is buried 
-- synthesized logic cell 
_LC1_H31 = LCELL( _EQ092);
  _EQ092 = !A1 &  O1_25
         #  A1 &  O3_25;

-- Node name is '|out8_4:9|out:21|~6~2' 
-- Equation name is '_LC1_H32', type is buried 
-- synthesized logic cell 
_LC1_H32 = LCELL( _EQ093);
  _EQ093 = !A1 &  O0_25
         #  A1 &  O2_25;

-- Node name is '|out8_4:9|out:21|:6' 
-- Equation name is '_LC4_H31', type is buried 
_LC4_H31 = LCELL( _EQ094);
  _EQ094 =  A0 &  _LC1_H31
         # !A0 &  _LC1_H32;

-- Node name is '|out8_4:9|out:22|~6~1' 
-- Equation name is '_LC4_I52', type is buried 
-- synthesized logic cell 
_LC4_I52 = LCELL( _EQ095);
  _EQ095 = !A1 &  O1_24
         #  A1 &  O3_24;

-- Node name is '|out8_4:9|out:22|~6~2' 
-- Equation name is '_LC1_I46', type is buried 
-- synthesized logic cell 
_LC1_I46 = LCELL( _EQ096);
  _EQ096 = !A1 &  O0_24
         #  A1 &  O2_24;

-- Node name is '|out8_4:9|out:22|:6' 
-- Equation name is '_LC2_I52', type is buried 
_LC2_I52 = LCELL( _EQ097);
  _EQ097 =  A0 &  _LC4_I52
         # !A0 &  _LC1_I46;

-- Node name is '|out8_4:10|out:1|~6~1' 
-- Equation name is '_LC1_I52', type is buried 
-- synthesized logic cell 
_LC1_I52 = LCELL( _EQ098);
  _EQ098 = !A1 &  O1_23
         #  A1 &  O3_23;

-- Node name is '|out8_4:10|out:1|~6~2' 
-- Equation name is '_LC3_I52', type is buried 
-- synthesized logic cell 
_LC3_I52 = LCELL( _EQ099);
  _EQ099 = !A1 &  O0_23
         #  A1 &  O2_23;

-- Node name is '|out8_4:10|out:1|:6' 
-- Equation name is '_LC8_I52', type is buried 
_LC8_I52 = LCELL( _EQ100);
  _EQ100 =  A0 &  _LC1_I52
         # !A0 &  _LC3_I52;

-- Node name is '|out8_4:10|out:16|~6~1' 
-- Equation name is '_LC3_D46', type is buried 
-- synthesized logic cell 
_LC3_D46 = LCELL( _EQ101);
  _EQ101 = !A1 &  O1_22
         #  A1 &  O3_22;

-- Node name is '|out8_4:10|out:16|~6~2' 
-- Equation name is '_LC7_D46', type is buried 
-- synthesized logic cell 
_LC7_D46 = LCELL( _EQ102);
  _EQ102 = !A1 &  O0_22
         #  A1 &  O2_22;

-- Node name is '|out8_4:10|out:16|:6' 
-- Equation name is '_LC5_D46', type is buried 
_LC5_D46 = LCELL( _EQ103);
  _EQ103 =  A0 &  _LC3_D46
         # !A0 &  _LC7_D46;

-- Node name is '|out8_4:10|out:17|~6~1' 
-- Equation name is '_LC1_D46', type is buried 
-- synthesized logic cell 
_LC1_D46 = LCELL( _EQ104);
  _EQ104 = !A1 &  O1_21
         #  A1 &  O3_21;

-- Node name is '|out8_4:10|out:17|~6~2' 
-- Equation name is '_LC2_D46', type is buried 
-- synthesized logic cell 
_LC2_D46 = LCELL( _EQ105);
  _EQ105 = !A1 &  O0_21
         #  A1 &  O2_21;

-- Node name is '|out8_4:10|out:17|:6' 
-- Equation name is '_LC6_D46', type is buried 
_LC6_D46 = LCELL( _EQ106);
  _EQ106 =  A0 &  _LC1_D46
         # !A0 &  _LC2_D46;

-- Node name is '|out8_4:10|out:18|~6~1' 
-- Equation name is '_LC3_B45', type is buried 
-- synthesized logic cell 
_LC3_B45 = LCELL( _EQ107);
  _EQ107 = !A1 &  O1_20
         #  A1 &  O3_20;

-- Node name is '|out8_4:10|out:18|~6~2' 
-- Equation name is '_LC6_B45', type is buried 
-- synthesized logic cell 
_LC6_B45 = LCELL( _EQ108);
  _EQ108 = !A1 &  O0_20
         #  A1 &  O2_20;

-- Node name is '|out8_4:10|out:18|:6' 
-- Equation name is '_LC8_B45', type is buried 
_LC8_B45 = LCELL( _EQ109);
  _EQ109 =  A0 &  _LC3_B45
         # !A0 &  _LC6_B45;

-- Node name is '|out8_4:10|out:19|~6~1' 
-- Equation name is '_LC1_B45', type is buried 
-- synthesized logic cell 
_LC1_B45 = LCELL( _EQ110);
  _EQ110 = !A1 &  O1_19
         #  A1 &  O3_19;

-- Node name is '|out8_4:10|out:19|~6~2' 
-- Equation name is '_LC2_B45', type is buried 
-- synthesized logic cell 
_LC2_B45 = LCELL( _EQ111);
  _EQ111 = !A1 &  O0_19
         #  A1 &  O2_19;

-- Node name is '|out8_4:10|out:19|:6' 
-- Equation name is '_LC5_B45', type is buried 
_LC5_B45 = LCELL( _EQ112);
  _EQ112 =  A0 &  _LC1_B45
         # !A0 &  _LC2_B45;

-- Node name is '|out8_4:10|out:20|~6~1' 
-- Equation name is '_LC5_J39', type is buried 
-- synthesized logic cell 
_LC5_J39 = LCELL( _EQ113);
  _EQ113 = !A1 &  O1_18
         #  A1 &  O3_18;

-- Node name is '|out8_4:10|out:20|~6~2' 
-- Equation name is '_LC8_J39', type is buried 
-- synthesized logic cell 
_LC8_J39 = LCELL( _EQ114);
  _EQ114 = !A1 &  O0_18
         #  A1 &  O2_18;

-- Node name is '|out8_4:10|out:20|:6' 
-- Equation name is '_LC7_J39', type is buried 
_LC7_J39 = LCELL( _EQ115);
  _EQ115 =  A0 &  _LC5_J39
         # !A0 &  _LC8_J39;

-- Node name is '|out8_4:10|out:21|~6~1' 
-- Equation name is '_LC2_J39', type is buried 
-- synthesized logic cell 
_LC2_J39 = LCELL( _EQ116);
  _EQ116 = !A1 &  O1_17
         #  A1 &  O3_17;

-- Node name is '|out8_4:10|out:21|~6~2' 
-- Equation name is '_LC4_J39', type is buried 
-- synthesized logic cell 
_LC4_J39 = LCELL( _EQ117);
  _EQ117 = !A1 &  O0_17
         #  A1 &  O2_17;

-- Node name is '|out8_4:10|out:21|:6' 
-- Equation name is '_LC6_J39', type is buried 
_LC6_J39 = LCELL( _EQ118);
  _EQ118 =  A0 &  _LC2_J39
         # !A0 &  _LC4_J39;

-- Node name is '|out8_4:10|out:22|~6~1' 
-- Equation name is '_LC1_F4', type is buried 
-- synthesized logic cell 
_LC1_F4  = LCELL( _EQ119);
  _EQ119 = !A1 &  O1_16
         #  A1 &  O3_16;

-- Node name is '|out8_4:10|out:22|~6~2' 
-- Equation name is '_LC8_F2', type is buried 
-- synthesized logic cell 
_LC8_F2  = LCELL( _EQ120);
  _EQ120 = !A1 &  O0_16
         #  A1 &  O2_16;

-- Node name is '|out8_4:10|out:22|:6' 
-- Equation name is '_LC1_F2', type is buried 
_LC1_F2  = LCELL( _EQ121);
  _EQ121 =  A0 &  _LC1_F4
         # !A0 &  _LC8_F2;

-- Node name is '|out8_4:11|out:1|~6~1' 
-- Equation name is '_LC8_C39', type is buried 
-- synthesized logic cell 
_LC8_C39 = LCELL( _EQ122);
  _EQ122 = !A1 &  O1_15
         #  A1 &  O3_15;

-- Node name is '|out8_4:11|out:1|~6~2' 
-- Equation name is '_LC1_C51', type is buried 
-- synthesized logic cell 
_LC1_C51 = LCELL( _EQ123);
  _EQ123 = !A1 &  O0_15
         #  A1 &  O2_15;

-- Node name is '|out8_4:11|out:1|:6' 
-- Equation name is '_LC1_C39', type is buried 
_LC1_C39 = LCELL( _EQ124);
  _EQ124 =  A0 &  _LC8_C39
         # !A0 &  _LC1_C51;

-- Node name is '|out8_4:11|out:16|~6~1' 
-- Equation name is '_LC1_J39', type is buried 
-- synthesized logic cell 
_LC1_J39 = LCELL( _EQ125);
  _EQ125 = !A1 &  O1_14
         #  A1 &  O3_14;

-- Node name is '|out8_4:11|out:16|~6~2' 
-- Equation name is '_LC1_J44', type is buried 
-- synthesized logic cell 
_LC1_J44 = LCELL( _EQ126);
  _EQ126 = !A1 &  O0_14
         #  A1 &  O2_14;

-- Node name is '|out8_4:11|out:16|:6' 
-- Equation name is '_LC3_J39', type is buried 
_LC3_J39 = LCELL( _EQ127);
  _EQ127 =  A0 &  _LC1_J39
         # !A0 &  _LC1_J44;

-- Node name is '|out8_4:11|out:17|~6~1' 
-- Equation name is '_LC3_E22', type is buried 
-- synthesized logic cell 
_LC3_E22 = LCELL( _EQ128);
  _EQ128 = !A1 &  O1_13
         #  A1 &  O3_13;

-- Node name is '|out8_4:11|out:17|~6~2' 
-- Equation name is '_LC5_E22', type is buried 
-- synthesized logic cell 
_LC5_E22 = LCELL( _EQ129);
  _EQ129 = !A1 &  O0_13
         #  A1 &  O2_13;

-- Node name is '|out8_4:11|out:17|:6' 
-- Equation name is '_LC1_E22', type is buried 
_LC1_E22 = LCELL( _EQ130);
  _EQ130 =  A0 &  _LC3_E22
         # !A0 &  _LC5_E22;

-- Node name is '|out8_4:11|out:18|~6~1' 
-- Equation name is '_LC2_E22', type is buried 
-- synthesized logic cell 
_LC2_E22 = LCELL( _EQ131);
  _EQ131 = !A1 &  O1_12
         #  A1 &  O3_12;

-- Node name is '|out8_4:11|out:18|~6~2' 
-- Equation name is '_LC1_E23', type is buried 
-- synthesized logic cell 
_LC1_E23 = LCELL( _EQ132);
  _EQ132 = !A1 &  O0_12
         #  A1 &  O2_12;

-- Node name is '|out8_4:11|out:18|:6' 
-- Equation name is '_LC6_E22', type is buried 
_LC6_E22 = LCELL( _EQ133);
  _EQ133 =  A0 &  _LC2_E22
         # !A0 &  _LC1_E23;

-- Node name is '|out8_4:11|out:19|~6~1' 
-- Equation name is '_LC3_K10', type is buried 
-- synthesized logic cell 
_LC3_K10 = LCELL( _EQ134);
  _EQ134 = !A1 &  O1_11
         #  A1 &  O3_11;

-- Node name is '|out8_4:11|out:19|~6~2' 
-- Equation name is '_LC4_K10', type is buried 
-- synthesized logic cell 
_LC4_K10 = LCELL( _EQ135);
  _EQ135 = !A1 &  O0_11
         #  A1 &  O2_11;

-- Node name is '|out8_4:11|out:19|:6' 
-- Equation name is '_LC6_K10', type is buried 
_LC6_K10 = LCELL( _EQ136);
  _EQ136 =  A0 &  _LC3_K10
         # !A0 &  _LC4_K10;

-- Node name is '|out8_4:11|out:20|~6~1' 
-- Equation name is '_LC1_K17', type is buried 
-- synthesized logic cell 
_LC1_K17 = LCELL( _EQ137);
  _EQ137 = !A1 &  O1_10
         #  A1 &  O3_10;

-- Node name is '|out8_4:11|out:20|~6~2' 
-- Equation name is '_LC2_K10', type is buried 
-- synthesized logic cell 
_LC2_K10 = LCELL( _EQ138);
  _EQ138 = !A1 &  O0_10
         #  A1 &  O2_10;

-- Node name is '|out8_4:11|out:20|:6' 
-- Equation name is '_LC1_K10', type is buried 
_LC1_K10 = LCELL( _EQ139);
  _EQ139 =  A0 &  _LC1_K17
         # !A0 &  _LC2_K10;

-- Node name is '|out8_4:11|out:21|~6~1' 
-- Equation name is '_LC5_F2', type is buried 
-- synthesized logic cell 
_LC5_F2  = LCELL( _EQ140);
  _EQ140 = !A1 &  O1_9
         #  A1 &  O3_9;

-- Node name is '|out8_4:11|out:21|~6~2' 
-- Equation name is '_LC6_F2', type is buried 
-- synthesized logic cell 
_LC6_F2  = LCELL( _EQ141);
  _EQ141 = !A1 &  O0_9
         #  A1 &  O2_9;

-- Node name is '|out8_4:11|out:21|:6' 
-- Equation name is '_LC4_F2', type is buried 
_LC4_F2  = LCELL( _EQ142);
  _EQ142 =  A0 &  _LC5_F2
         # !A0 &  _LC6_F2;

-- Node name is '|out8_4:11|out:22|~6~1' 
-- Equation name is '_LC2_F2', type is buried 
-- synthesized logic cell 
_LC2_F2  = LCELL( _EQ143);
  _EQ143 = !A1 &  O1_8
         #  A1 &  O3_8;

-- Node name is '|out8_4:11|out:22|~6~2' 
-- Equation name is '_LC3_F2', type is buried 
-- synthesized logic cell 
_LC3_F2  = LCELL( _EQ144);
  _EQ144 = !A1 &  O0_8
         #  A1 &  O2_8;

-- Node name is '|out8_4:11|out:22|:6' 
-- Equation name is '_LC7_F2', type is buried 
_LC7_F2  = LCELL( _EQ145);
  _EQ145 =  A0 &  _LC2_F2
         # !A0 &  _LC3_F2;

-- Node name is '|out8_4:12|out:1|~6~1' 
-- Equation name is '_LC4_I42', type is buried 
-- synthesized logic cell 
_LC4_I42 = LCELL( _EQ146);
  _EQ146 = !A1 &  O1_7
         #  A1 &  O3_7;

-- Node name is '|out8_4:12|out:1|~6~2' 
-- Equation name is '_LC5_I42', type is buried 
-- synthesized logic cell 
_LC5_I42 = LCELL( _EQ147);
  _EQ147 = !A1 &  O0_7
         #  A1 &  O2_7;

-- Node name is '|out8_4:12|out:1|:6' 
-- Equation name is '_LC8_I42', type is buried 
_LC8_I42 = LCELL( _EQ148);
  _EQ148 =  A0 &  _LC4_I42
         # !A0 &  _LC5_I42;

-- Node name is '|out8_4:12|out:16|~6~1' 
-- Equation name is '_LC2_I42', type is buried 
-- synthesized logic cell 
_LC2_I42 = LCELL( _EQ149);
  _EQ149 = !A1 &  O1_6
         #  A1 &  O3_6;

-- Node name is '|out8_4:12|out:16|~6~2' 
-- Equation name is '_LC3_I42', type is buried 
-- synthesized logic cell 
_LC3_I42 = LCELL( _EQ150);
  _EQ150 = !A1 &  O0_6
         #  A1 &  O2_6;

-- Node name is '|out8_4:12|out:16|:6' 
-- Equation name is '_LC6_I42', type is buried 
_LC6_I42 = LCELL( _EQ151);
  _EQ151 =  A0 &  _LC2_I42
         # !A0 &  _LC3_I42;

-- Node name is '|out8_4:12|out:17|~6~1' 
-- Equation name is '_LC1_A35', type is buried 
-- synthesized logic cell 
_LC1_A35 = LCELL( _EQ152);
  _EQ152 = !A1 &  O1_5
         #  A1 &  O3_5;

-- Node name is '|out8_4:12|out:17|~6~2' 
-- Equation name is '_LC6_A45', type is buried 
-- synthesized logic cell 
_LC6_A45 = LCELL( _EQ153);
  _EQ153 = !A1 &  O0_5
         #  A1 &  O2_5;

-- Node name is '|out8_4:12|out:17|:6' 
-- Equation name is '_LC2_A45', type is buried 
_LC2_A45 = LCELL( _EQ154);
  _EQ154 =  A0 &  _LC1_A35
         # !A0 &  _LC6_A45;

-- Node name is '|out8_4:12|out:18|~6~1' 
-- Equation name is '_LC3_A45', type is buried 
-- synthesized logic cell 
_LC3_A45 = LCELL( _EQ155);
  _EQ155 = !A1 &  O1_4
         #  A1 &  O3_4;

-- Node name is '|out8_4:12|out:18|~6~2' 
-- Equation name is '_LC5_A45', type is buried 
-- synthesized logic cell 
_LC5_A45 = LCELL( _EQ156);
  _EQ156 = !A1 &  O0_4
         #  A1 &  O2_4;

-- Node name is '|out8_4:12|out:18|:6' 
-- Equation name is '_LC4_A45', type is buried 
_LC4_A45 = LCELL( _EQ157);
  _EQ157 =  A0 &  _LC3_A45
         # !A0 &  _LC5_A45;

-- Node name is '|out8_4:12|out:19|~6~1' 
-- Equation name is '_LC6_C39', type is buried 
-- synthesized logic cell 
_LC6_C39 = LCELL( _EQ158);
  _EQ158 = !A1 &  O1_3
         #  A1 &  O3_3;

-- Node name is '|out8_4:12|out:19|~6~2' 
-- Equation name is '_LC7_C39', type is buried 
-- synthesized logic cell 
_LC7_C39 = LCELL( _EQ159);
  _EQ159 = !A1 &  O0_3
         #  A1 &  O2_3;

-- Node name is '|out8_4:12|out:19|:6' 
-- Equation name is '_LC3_C39', type is buried 
_LC3_C39 = LCELL( _EQ160);
  _EQ160 =  A0 &  _LC6_C39
         # !A0 &  _LC7_C39;

-- Node name is '|out8_4:12|out:20|~6~1' 
-- Equation name is '_LC2_C39', type is buried 
-- synthesized logic cell 
_LC2_C39 = LCELL( _EQ161);
  _EQ161 = !A1 &  O1_2
         #  A1 &  O3_2;

-- Node name is '|out8_4:12|out:20|~6~2' 
-- Equation name is '_LC4_C39', type is buried 
-- synthesized logic cell 
_LC4_C39 = LCELL( _EQ162);
  _EQ162 = !A1 &  O0_2
         #  A1 &  O2_2;

-- Node name is '|out8_4:12|out:20|:6' 
-- Equation name is '_LC5_C39', type is buried 
_LC5_C39 = LCELL( _EQ163);
  _EQ163 =  A0 &  _LC2_C39
         # !A0 &  _LC4_C39;

-- Node name is '|out8_4:12|out:21|~6~1' 
-- Equation name is '_LC2_L22', type is buried 
-- synthesized logic cell 
_LC2_L22 = LCELL( _EQ164);
  _EQ164 = !A1 &  O1_1
         #  A1 &  O3_1;

-- Node name is '|out8_4:12|out:21|~6~2' 
-- Equation name is '_LC3_L22', type is buried 
-- synthesized logic cell 
_LC3_L22 = LCELL( _EQ165);
  _EQ165 = !A1 &  O0_1
         #  A1 &  O2_1;

-- Node name is '|out8_4:12|out:21|:6' 
-- Equation name is '_LC6_L22', type is buried 
_LC6_L22 = LCELL( _EQ166);
  _EQ166 =  A0 &  _LC2_L22
         # !A0 &  _LC3_L22;

-- Node name is '|out8_4:12|out:22|~6~1' 
-- Equation name is '_LC2_L3', type is buried 
-- synthesized logic cell 
_LC2_L3  = LCELL( _EQ167);
  _EQ167 = !A1 &  O1_0
         #  A1 &  O3_0;

-- Node name is '|out8_4:12|out:22|~6~2' 
-- Equation name is '_LC1_L22', type is buried 
-- synthesized logic cell 
_LC1_L22 = LCELL( _EQ168);
  _EQ168 = !A1 &  O0_0
         #  A1 &  O2_0;

-- Node name is '|out8_4:12|out:22|:6' 
-- Equation name is '_LC8_L22', type is buried 
_LC8_L22 = LCELL( _EQ169);
  _EQ169 =  A0 &  _LC2_L3
         # !A0 &  _LC1_L22;



Project Information                       d:\maxplus2\max2lib\lab4\out56_4.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'ACEX1K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:05
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:07


Memory Allocated
-----------------

Peak memory allocated during compilation  = 56,996K
