#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 15;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xdd9860 .scope module, "tb_ro_block_1" "tb_ro_block_1" 2 68;
 .timescale -9 -15;
P_0xcc2dc0 .param/l "FREQ" 0 2 72, +C4<00000000001001110001000000000000>;
P_0xcc2e00 .param/l "n" 0 2 73, +C4<00000000000000000000000000000001>;
v0xdf63e0_0 .var "clk_ext", 0 0;
v0xdf64a0_0 .var "clk_ext_global", 0 0;
v0xdf6560_0 .var/real "clk_half_pd", 0 0;
v0xdf6600_0 .var/real "clk_half_pd_global", 0 0;
v0xdf66a0_0 .var "comp_out", 0 0;
v0xdf6790_0 .var/real "comp_out_half_pd", 0 0;
v0xdf6830_0 .var "en_global", 0 0;
v0xdf68d0_0 .net "gc_clk", 16 0, v0xd7c2b0_0;  1 drivers
v0xdf6970_0 .var "gc_rstb", 0 0;
v0xdf6ad0_0 .net "muxed_out", 1 0, L_0xe45300;  1 drivers
v0xdf6b70_0 .var "pwr", 0 0;
E_0xdd8cb0 .event posedge, v0xdb12c0_0;
L_0xe45210 .part v0xd7c2b0_0, 0, 1;
L_0xe45300 .concat8 [ 1 1 0 0], v0xdf12b0_0, v0xdf56b0_0;
S_0xdd3840 .scope module, "gc_clock" "gray_count" 2 78, 3 3 0, S_0xdd9860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 17 "gray_count"
v0xdb12c0_0 .net "clk", 0 0, v0xdf64a0_0;  1 drivers
v0xd7c1f0_0 .net "enable", 0 0, v0xdf6830_0;  1 drivers
v0xd7c2b0_0 .var "gray_count", 16 0;
v0xd7c370_0 .var/i "i", 31 0;
v0xdd43b0_0 .var/i "j", 31 0;
v0xdd44e0_0 .var/i "k", 31 0;
v0xdd45c0 .array "no_ones_below", -1 16, 0 0;
v0xdc9160 .array "q", -1 16, 0 0;
v0xdb2fd0_0 .var "q_msb", 0 0;
v0xdb3120_0 .net "reset", 0 0, v0xdf6970_0;  1 drivers
v0xdd45c0_0 .array/port v0xdd45c0, 0;
v0xdd45c0_1 .array/port v0xdd45c0, 1;
v0xdd45c0_2 .array/port v0xdd45c0, 2;
E_0xdc33f0/0 .event edge, v0xdd43b0_0, v0xdd45c0_0, v0xdd45c0_1, v0xdd45c0_2;
v0xdd45c0_3 .array/port v0xdd45c0, 3;
v0xdd45c0_4 .array/port v0xdd45c0, 4;
v0xdd45c0_5 .array/port v0xdd45c0, 5;
v0xdd45c0_6 .array/port v0xdd45c0, 6;
E_0xdc33f0/1 .event edge, v0xdd45c0_3, v0xdd45c0_4, v0xdd45c0_5, v0xdd45c0_6;
v0xdd45c0_7 .array/port v0xdd45c0, 7;
v0xdd45c0_8 .array/port v0xdd45c0, 8;
v0xdd45c0_9 .array/port v0xdd45c0, 9;
v0xdd45c0_10 .array/port v0xdd45c0, 10;
E_0xdc33f0/2 .event edge, v0xdd45c0_7, v0xdd45c0_8, v0xdd45c0_9, v0xdd45c0_10;
v0xdd45c0_11 .array/port v0xdd45c0, 11;
v0xdd45c0_12 .array/port v0xdd45c0, 12;
v0xdd45c0_13 .array/port v0xdd45c0, 13;
v0xdd45c0_14 .array/port v0xdd45c0, 14;
E_0xdc33f0/3 .event edge, v0xdd45c0_11, v0xdd45c0_12, v0xdd45c0_13, v0xdd45c0_14;
v0xdd45c0_15 .array/port v0xdd45c0, 15;
v0xdd45c0_16 .array/port v0xdd45c0, 16;
v0xdd45c0_17 .array/port v0xdd45c0, 17;
v0xdc9160_0 .array/port v0xdc9160, 0;
E_0xdc33f0/4 .event edge, v0xdd45c0_15, v0xdd45c0_16, v0xdd45c0_17, v0xdc9160_0;
v0xdc9160_1 .array/port v0xdc9160, 1;
v0xdc9160_2 .array/port v0xdc9160, 2;
v0xdc9160_3 .array/port v0xdc9160, 3;
v0xdc9160_4 .array/port v0xdc9160, 4;
E_0xdc33f0/5 .event edge, v0xdc9160_1, v0xdc9160_2, v0xdc9160_3, v0xdc9160_4;
v0xdc9160_5 .array/port v0xdc9160, 5;
v0xdc9160_6 .array/port v0xdc9160, 6;
v0xdc9160_7 .array/port v0xdc9160, 7;
v0xdc9160_8 .array/port v0xdc9160, 8;
E_0xdc33f0/6 .event edge, v0xdc9160_5, v0xdc9160_6, v0xdc9160_7, v0xdc9160_8;
v0xdc9160_9 .array/port v0xdc9160, 9;
v0xdc9160_10 .array/port v0xdc9160, 10;
v0xdc9160_11 .array/port v0xdc9160, 11;
v0xdc9160_12 .array/port v0xdc9160, 12;
E_0xdc33f0/7 .event edge, v0xdc9160_9, v0xdc9160_10, v0xdc9160_11, v0xdc9160_12;
v0xdc9160_13 .array/port v0xdc9160, 13;
v0xdc9160_14 .array/port v0xdc9160, 14;
v0xdc9160_15 .array/port v0xdc9160, 15;
v0xdc9160_16 .array/port v0xdc9160, 16;
E_0xdc33f0/8 .event edge, v0xdc9160_13, v0xdc9160_14, v0xdc9160_15, v0xdc9160_16;
v0xdc9160_17 .array/port v0xdc9160, 17;
E_0xdc33f0/9 .event edge, v0xdc9160_17, v0xdd44e0_0;
E_0xdc33f0 .event/or E_0xdc33f0/0, E_0xdc33f0/1, E_0xdc33f0/2, E_0xdc33f0/3, E_0xdc33f0/4, E_0xdc33f0/5, E_0xdc33f0/6, E_0xdc33f0/7, E_0xdc33f0/8, E_0xdc33f0/9;
E_0xdc2900/0 .event negedge, v0xdb12c0_0, v0xdb3120_0;
E_0xdc2900/1 .event posedge, v0xdb12c0_0;
E_0xdc2900 .event/or E_0xdc2900/0, E_0xdc2900/1;
S_0xdacf30 .scope module, "rox1" "ro_block_1" 2 83, 2 39 0, S_0xdd9860;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in_pol"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_pol"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xdf5c20_0 .net "clk_ext", 0 0, v0xdf63e0_0;  1 drivers
v0xdf5df0_0 .net "gray", 0 0, L_0xe45210;  1 drivers
v0xdf5e90_0 .net "in_pol", 0 0, v0xdf66a0_0;  1 drivers
v0xdf5fc0_0 .net "in_pol_eve", 0 0, v0xdf66a0_0;  alias, 1 drivers
v0xdf6060_0 .net "out_mux_pol", 0 0, v0xdf12b0_0;  1 drivers
v0xdf6100_0 .net "out_mux_pol_eve", 0 0, v0xdf56b0_0;  1 drivers
v0xdf61f0_0 .net "pwr", 0 0, v0xdf6b70_0;  1 drivers
S_0xda7d20 .scope module, "ro_pol" "ro_block_1x" 2 44, 2 22 0, S_0xdacf30;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xdf13d0_0 .net "clk_ext", 0 0, v0xdf63e0_0;  alias, 1 drivers
v0xdf1470_0 .net "eff_out", 0 0, v0xccaab0_0;  1 drivers
v0xdf1530_0 .net "gray", 0 0, L_0xe45210;  alias, 1 drivers
v0xdf1660_0 .net "in", 0 0, v0xdf66a0_0;  alias, 1 drivers
v0xdf1700_0 .net "out_mux", 0 0, v0xdf12b0_0;  alias, 1 drivers
v0xdf17a0_0 .net "pwr", 0 0, v0xdf6b70_0;  alias, 1 drivers
S_0xd8b9b0 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xda7d20;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xccacf0_0 .net "buff_out", 0 0, L_0xe443e0;  1 drivers
v0xcae780_0 .net "clk", 0 0, L_0xe45210;  alias, 1 drivers
v0xcae840_0 .net "d", 0 0, v0xdf6b70_0;  alias, 1 drivers
v0xcae8e0_0 .net "out", 0 0, v0xccaab0_0;  alias, 1 drivers
v0xcae980_0 .net "q", 1 0, L_0xe445d0;  1 drivers
v0xcaea70_0 .net "rstb", 0 0, v0xdf63e0_0;  alias, 1 drivers
L_0xe445d0 .concat8 [ 1 1 0 0], v0xcc8810_0, v0xcbeb60_0;
L_0xe446a0 .part L_0xe445d0, 0, 1;
L_0xe44770 .part L_0xe445d0, 1, 1;
S_0xcb61e0 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xd8b9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xcba1d0_0 .net "in", 0 0, L_0xe45210;  alias, 1 drivers
v0xcba2a0_0 .net "out", 0 0, L_0xe443e0;  alias, 1 drivers
v0xcba370_0 .net "w", 2 0, L_0xe44250;  1 drivers
L_0xe43ee0 .part L_0xe44250, 0, 1;
L_0xe440a0 .part L_0xe44250, 1, 1;
L_0xe44250 .concat8 [ 1 1 1 0], L_0xe441e0, L_0xe43e10, L_0xe43fd0;
L_0xe44450 .part L_0xe44250, 2, 1;
S_0xcb63f0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xcb61e0;
 .timescale -9 -12;
P_0xda7f70 .param/l "i" 0 4 15, +C4<00>;
S_0xcb7710 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xcb63f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe43e10 .functor NOT 1, L_0xe43ee0, C4<0>, C4<0>, C4<0>;
v0xcb7940_0 .net "a", 0 0, L_0xe43ee0;  1 drivers
v0xcb7a20_0 .net "out", 0 0, L_0xe43e10;  1 drivers
S_0xcbac80 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xcb61e0;
 .timescale -9 -12;
P_0xcbae70 .param/l "i" 0 4 15, +C4<01>;
S_0xcbc980 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xcbac80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe43fd0 .functor NOT 1, L_0xe440a0, C4<0>, C4<0>, C4<0>;
v0xcbcbb0_0 .net "a", 0 0, L_0xe440a0;  1 drivers
v0xcbcc90_0 .net "out", 0 0, L_0xe43fd0;  1 drivers
S_0xcafb00 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xcb61e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe441e0 .functor NOT 1, L_0xe45210, C4<0>, C4<0>, C4<0>;
v0xcbaf70_0 .net "a", 0 0, L_0xe45210;  alias, 1 drivers
v0xcafd60_0 .net "out", 0 0, L_0xe441e0;  1 drivers
S_0xcb8c70 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xcb61e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe443e0 .functor NOT 1, L_0xe44450, C4<0>, C4<0>, C4<0>;
v0xcb8e80_0 .net "a", 0 0, L_0xe44450;  1 drivers
v0xcb8f60_0 .net "out", 0 0, L_0xe443e0;  alias, 1 drivers
S_0xcc01d0 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xd8b9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xcc0450_0 .net "clk", 0 0, L_0xe443e0;  alias, 1 drivers
v0xcba480_0 .net "d", 0 0, v0xdf6b70_0;  alias, 1 drivers
v0xcbeb60_0 .var "q", 0 0;
v0xcbec00_0 .net "rstb", 0 0, v0xdf63e0_0;  alias, 1 drivers
E_0xcc03f0/0 .event negedge, v0xcbec00_0;
E_0xcc03f0/1 .event posedge, v0xcb8f60_0;
E_0xcc03f0 .event/or E_0xcc03f0/0, E_0xcc03f0/1;
S_0xcbed70 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xd8b9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xcc8690_0 .net "clk", 0 0, L_0xe443e0;  alias, 1 drivers
v0xcc8750_0 .net "d", 0 0, v0xdf6b70_0;  alias, 1 drivers
v0xcc8810_0 .var "q", 0 0;
v0xcc88e0_0 .net "rstb", 0 0, v0xdf63e0_0;  alias, 1 drivers
E_0xcc8630 .event negedge, v0xcbec00_0, v0xcb8f60_0;
S_0xcc1cd0 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xd8b9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xcc1f70_0 .net "in_0", 0 0, L_0xe446a0;  1 drivers
v0xcca9f0_0 .net "in_1", 0 0, L_0xe44770;  1 drivers
v0xccaab0_0 .var "out", 0 0;
v0xccab80_0 .net "sel", 0 0, L_0xe45210;  alias, 1 drivers
E_0xcc1f10 .event edge, v0xcbaf70_0, v0xcc1f70_0, v0xcca9f0_0;
S_0xdf0e20 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xda7d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xdf10e0_0 .net "ctrl", 0 0, v0xccaab0_0;  alias, 1 drivers
v0xdf11f0_0 .net "in", 0 0, v0xdf66a0_0;  alias, 1 drivers
v0xdf12b0_0 .var "out", 0 0;
E_0xdf1060 .event edge, v0xccaab0_0, v0xdf11f0_0;
S_0xdf1890 .scope module, "ro_pol_eve" "ro_block_1x" 2 51, 2 22 0, S_0xdacf30;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xdf57b0_0 .net "clk_ext", 0 0, v0xdf63e0_0;  alias, 1 drivers
v0xdf5850_0 .net "eff_out", 0 0, v0xdf4a10_0;  1 drivers
v0xdf5910_0 .net "gray", 0 0, L_0xe45210;  alias, 1 drivers
v0xdf59b0_0 .net "in", 0 0, v0xdf66a0_0;  alias, 1 drivers
v0xdf5a50_0 .net "out_mux", 0 0, v0xdf56b0_0;  alias, 1 drivers
v0xdf5b40_0 .net "pwr", 0 0, v0xdf6b70_0;  alias, 1 drivers
S_0xdf1b00 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xdf1890;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xdf4c30_0 .net "buff_out", 0 0, L_0xe44de0;  1 drivers
v0xdf4d80_0 .net "clk", 0 0, L_0xe45210;  alias, 1 drivers
v0xdf4f50_0 .net "d", 0 0, v0xdf6b70_0;  alias, 1 drivers
v0xdf4ff0_0 .net "out", 0 0, v0xdf4a10_0;  alias, 1 drivers
v0xdf5090_0 .net "q", 1 0, L_0xe44fd0;  1 drivers
v0xdf5130_0 .net "rstb", 0 0, v0xdf63e0_0;  alias, 1 drivers
L_0xe44fd0 .concat8 [ 1 1 0 0], v0xdf4400_0, v0xdf3da0_0;
L_0xe450a0 .part L_0xe44fd0, 0, 1;
L_0xe45170 .part L_0xe44fd0, 1, 1;
S_0xdf1d70 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xdf1b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xdf35d0_0 .net "in", 0 0, L_0xe45210;  alias, 1 drivers
v0xdf3670_0 .net "out", 0 0, L_0xe44de0;  alias, 1 drivers
v0xdf3760_0 .net "w", 2 0, L_0xe44c50;  1 drivers
L_0xe448e0 .part L_0xe44c50, 0, 1;
L_0xe44aa0 .part L_0xe44c50, 1, 1;
L_0xe44c50 .concat8 [ 1 1 1 0], L_0xe44be0, L_0xe44810, L_0xe449d0;
L_0xe44e50 .part L_0xe44c50, 2, 1;
S_0xdf1fc0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xdf1d70;
 .timescale -9 -12;
P_0xdf21d0 .param/l "i" 0 4 15, +C4<00>;
S_0xdf22b0 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xdf1fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe44810 .functor NOT 1, L_0xe448e0, C4<0>, C4<0>, C4<0>;
v0xdf24e0_0 .net "a", 0 0, L_0xe448e0;  1 drivers
v0xdf25c0_0 .net "out", 0 0, L_0xe44810;  1 drivers
S_0xdf26e0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xdf1d70;
 .timescale -9 -12;
P_0xdf28d0 .param/l "i" 0 4 15, +C4<01>;
S_0xdf2990 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xdf26e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe449d0 .functor NOT 1, L_0xe44aa0, C4<0>, C4<0>, C4<0>;
v0xdf2bc0_0 .net "a", 0 0, L_0xe44aa0;  1 drivers
v0xdf2ca0_0 .net "out", 0 0, L_0xe449d0;  1 drivers
S_0xdf2dc0 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xdf1d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe44be0 .functor NOT 1, L_0xe45210, C4<0>, C4<0>, C4<0>;
v0xdf3000_0 .net "a", 0 0, L_0xe45210;  alias, 1 drivers
v0xdf30a0_0 .net "out", 0 0, L_0xe44be0;  1 drivers
S_0xdf31c0 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xdf1d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe44de0 .functor NOT 1, L_0xe44e50, C4<0>, C4<0>, C4<0>;
v0xdf33d0_0 .net "a", 0 0, L_0xe44e50;  1 drivers
v0xdf34b0_0 .net "out", 0 0, L_0xe44de0;  alias, 1 drivers
S_0xdf3870 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xdf1b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xdf3b40_0 .net "clk", 0 0, L_0xe44de0;  alias, 1 drivers
v0xdf3c50_0 .net "d", 0 0, v0xdf6b70_0;  alias, 1 drivers
v0xdf3da0_0 .var "q", 0 0;
v0xdf3e40_0 .net "rstb", 0 0, v0xdf63e0_0;  alias, 1 drivers
E_0xdf3ae0/0 .event negedge, v0xcbec00_0;
E_0xdf3ae0/1 .event posedge, v0xdf34b0_0;
E_0xdf3ae0 .event/or E_0xdf3ae0/0, E_0xdf3ae0/1;
S_0xdf4000 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xdf1b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xdf4280_0 .net "clk", 0 0, L_0xe44de0;  alias, 1 drivers
v0xdf4340_0 .net "d", 0 0, v0xdf6b70_0;  alias, 1 drivers
v0xdf4400_0 .var "q", 0 0;
v0xdf44d0_0 .net "rstb", 0 0, v0xdf63e0_0;  alias, 1 drivers
E_0xdf4220 .event negedge, v0xcbec00_0, v0xdf34b0_0;
S_0xdf4600 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xdf1b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xdf4870_0 .net "in_0", 0 0, L_0xe450a0;  1 drivers
v0xdf4950_0 .net "in_1", 0 0, L_0xe45170;  1 drivers
v0xdf4a10_0 .var "out", 0 0;
v0xdf4ae0_0 .net "sel", 0 0, L_0xe45210;  alias, 1 drivers
E_0xdf47f0 .event edge, v0xcbaf70_0, v0xdf4870_0, v0xdf4950_0;
S_0xdf51d0 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xdf1890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xdf5490_0 .net "ctrl", 0 0, v0xdf4a10_0;  alias, 1 drivers
v0xdf55a0_0 .net "in", 0 0, v0xdf66a0_0;  alias, 1 drivers
v0xdf56b0_0 .var "out", 0 0;
E_0xdf5410 .event edge, v0xdf4a10_0, v0xdf11f0_0;
S_0xdd54c0 .scope module, "tb_ro_integrated" "tb_ro_integrated" 9 29;
 .timescale -9 -15;
P_0xdd4720 .param/l "FREQ" 0 9 34, +C4<00000000001001110001000000000000>;
v0xe429e0_0 .var "clk_ext", 7 0;
v0xe42ac0_0 .var "clk_ext_global", 0 0;
v0xe42b60_0 .var/real "clk_half_pd_0", 0 0;
v0xe42c30_0 .var/real "clk_half_pd_1", 0 0;
v0xe42cd0_0 .var/real "clk_half_pd_2", 0 0;
v0xe42dc0_0 .var/real "clk_half_pd_3", 0 0;
v0xe42e80_0 .var/real "clk_half_pd_4", 0 0;
v0xe42f40_0 .var/real "clk_half_pd_5", 0 0;
v0xe43000_0 .var/real "clk_half_pd_6", 0 0;
v0xe43150_0 .var/real "clk_half_pd_7", 0 0;
v0xe43210_0 .var/real "clk_half_pd_global", 0 0;
v0xe432d0_0 .var "comp_out", 7 0;
v0xe43390_0 .var/real "comp_out_half_pd_0", 0 0;
v0xe43450_0 .var/real "comp_out_half_pd_1", 0 0;
v0xe43510_0 .var/real "comp_out_half_pd_2", 0 0;
v0xe435d0_0 .var/real "comp_out_half_pd_3", 0 0;
v0xe43690_0 .var/real "comp_out_half_pd_4", 0 0;
v0xe43840_0 .var/real "comp_out_half_pd_5", 0 0;
v0xe438e0_0 .var/real "comp_out_half_pd_6", 0 0;
v0xe43980_0 .var/real "comp_out_half_pd_7", 0 0;
v0xe43a20_0 .var "en_global", 0 0;
v0xe43ac0_0 .net "gc_clk", 16 0, v0xdf7230_0;  1 drivers
v0xe43b60_0 .var "gc_rstb", 0 0;
RS_0x7fd25d0e9f88 .resolv tri, v0xdfc5d0_0, v0xe059c0_0, v0xe0edd0_0, v0xe18170_0, v0xe21620_0, v0xe2a8a0_0, v0xe33d30_0, v0xe3d3c0_0;
v0xe43c30_0 .net8 "out_mux_pol", 0 0, RS_0x7fd25d0e9f88;  8 drivers
RS_0x7fd25d0ea8e8 .resolv tri, v0xe00980_0, v0xe09d40_0, v0xe13110_0, v0xe1c6c0_0, v0xe25960_0, v0xe2ecf0_0, v0xe38070_0, v0xe41700_0;
v0xe43cd0_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fd25d0ea8e8;  8 drivers
v0xe43d70_0 .var "pwr", 0 0;
E_0xdad0d0 .event posedge, v0xdf7090_0;
L_0xe50dc0 .part v0xdf7230_0, 0, 8;
S_0xdf6c50 .scope module, "gc_clock" "gray_count" 9 70, 3 3 0, S_0xdd54c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 17 "gray_count"
v0xdf7090_0 .net "clk", 0 0, v0xe42ac0_0;  1 drivers
v0xdf7170_0 .net "enable", 0 0, v0xe43a20_0;  1 drivers
v0xdf7230_0 .var "gray_count", 16 0;
v0xdf7320_0 .var/i "i", 31 0;
v0xdf7400_0 .var/i "j", 31 0;
v0xdf7530_0 .var/i "k", 31 0;
v0xdf7610 .array "no_ones_below", -1 16, 0 0;
v0xdf7990 .array "q", -1 16, 0 0;
v0xdf7d10_0 .var "q_msb", 0 0;
v0xdf7e60_0 .net "reset", 0 0, v0xe43b60_0;  1 drivers
v0xdf7610_0 .array/port v0xdf7610, 0;
v0xdf7610_1 .array/port v0xdf7610, 1;
v0xdf7610_2 .array/port v0xdf7610, 2;
E_0xdf6e90/0 .event edge, v0xdf7400_0, v0xdf7610_0, v0xdf7610_1, v0xdf7610_2;
v0xdf7610_3 .array/port v0xdf7610, 3;
v0xdf7610_4 .array/port v0xdf7610, 4;
v0xdf7610_5 .array/port v0xdf7610, 5;
v0xdf7610_6 .array/port v0xdf7610, 6;
E_0xdf6e90/1 .event edge, v0xdf7610_3, v0xdf7610_4, v0xdf7610_5, v0xdf7610_6;
v0xdf7610_7 .array/port v0xdf7610, 7;
v0xdf7610_8 .array/port v0xdf7610, 8;
v0xdf7610_9 .array/port v0xdf7610, 9;
v0xdf7610_10 .array/port v0xdf7610, 10;
E_0xdf6e90/2 .event edge, v0xdf7610_7, v0xdf7610_8, v0xdf7610_9, v0xdf7610_10;
v0xdf7610_11 .array/port v0xdf7610, 11;
v0xdf7610_12 .array/port v0xdf7610, 12;
v0xdf7610_13 .array/port v0xdf7610, 13;
v0xdf7610_14 .array/port v0xdf7610, 14;
E_0xdf6e90/3 .event edge, v0xdf7610_11, v0xdf7610_12, v0xdf7610_13, v0xdf7610_14;
v0xdf7610_15 .array/port v0xdf7610, 15;
v0xdf7610_16 .array/port v0xdf7610, 16;
v0xdf7610_17 .array/port v0xdf7610, 17;
v0xdf7990_0 .array/port v0xdf7990, 0;
E_0xdf6e90/4 .event edge, v0xdf7610_15, v0xdf7610_16, v0xdf7610_17, v0xdf7990_0;
v0xdf7990_1 .array/port v0xdf7990, 1;
v0xdf7990_2 .array/port v0xdf7990, 2;
v0xdf7990_3 .array/port v0xdf7990, 3;
v0xdf7990_4 .array/port v0xdf7990, 4;
E_0xdf6e90/5 .event edge, v0xdf7990_1, v0xdf7990_2, v0xdf7990_3, v0xdf7990_4;
v0xdf7990_5 .array/port v0xdf7990, 5;
v0xdf7990_6 .array/port v0xdf7990, 6;
v0xdf7990_7 .array/port v0xdf7990, 7;
v0xdf7990_8 .array/port v0xdf7990, 8;
E_0xdf6e90/6 .event edge, v0xdf7990_5, v0xdf7990_6, v0xdf7990_7, v0xdf7990_8;
v0xdf7990_9 .array/port v0xdf7990, 9;
v0xdf7990_10 .array/port v0xdf7990, 10;
v0xdf7990_11 .array/port v0xdf7990, 11;
v0xdf7990_12 .array/port v0xdf7990, 12;
E_0xdf6e90/7 .event edge, v0xdf7990_9, v0xdf7990_10, v0xdf7990_11, v0xdf7990_12;
v0xdf7990_13 .array/port v0xdf7990, 13;
v0xdf7990_14 .array/port v0xdf7990, 14;
v0xdf7990_15 .array/port v0xdf7990, 15;
v0xdf7990_16 .array/port v0xdf7990, 16;
E_0xdf6e90/8 .event edge, v0xdf7990_13, v0xdf7990_14, v0xdf7990_15, v0xdf7990_16;
v0xdf7990_17 .array/port v0xdf7990, 17;
E_0xdf6e90/9 .event edge, v0xdf7990_17, v0xdf7530_0;
E_0xdf6e90 .event/or E_0xdf6e90/0, E_0xdf6e90/1, E_0xdf6e90/2, E_0xdf6e90/3, E_0xdf6e90/4, E_0xdf6e90/5, E_0xdf6e90/6, E_0xdf6e90/7, E_0xdf6e90/8, E_0xdf6e90/9;
E_0xdf7030/0 .event negedge, v0xdf7090_0, v0xdf7e60_0;
E_0xdf7030/1 .event posedge, v0xdf7090_0;
E_0xdf7030 .event/or E_0xdf7030/0, E_0xdf7030/1;
S_0xdf7fa0 .scope module, "ro_x" "ro_integrated" 9 75, 9 5 0, S_0xdd54c0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 8 "gray"
    .port_info 2 /INPUT 8 "clk_ext"
    .port_info 3 /INPUT 8 "in_pol"
    .port_info 4 /INPUT 8 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_pol"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xe42390_0 .net "clk_ext", 7 0, v0xe429e0_0;  1 drivers
v0xe42490_0 .net "gray", 7 0, L_0xe50dc0;  1 drivers
v0xe42570_0 .net "in_pol", 7 0, v0xe432d0_0;  1 drivers
v0xe42630_0 .net "in_pol_eve", 7 0, v0xe432d0_0;  alias, 1 drivers
v0xe426f0_0 .net8 "out_mux_pol", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe427e0_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe42880_0 .net "pwr", 0 0, v0xe43d70_0;  1 drivers
L_0xe467a0 .part L_0xe50dc0, 0, 1;
L_0xe46870 .part v0xe429e0_0, 0, 1;
L_0xe46960 .part v0xe432d0_0, 0, 1;
L_0xe46a00 .part v0xe432d0_0, 0, 1;
L_0xe47ee0 .part L_0xe50dc0, 1, 1;
L_0xe47fd0 .part v0xe429e0_0, 1, 1;
L_0xe48070 .part v0xe432d0_0, 1, 1;
L_0xe48110 .part v0xe432d0_0, 1, 1;
L_0xe495a0 .part L_0xe50dc0, 2, 1;
L_0xe49640 .part v0xe429e0_0, 2, 1;
L_0xe497d0 .part v0xe432d0_0, 2, 1;
L_0xe49870 .part v0xe432d0_0, 2, 1;
L_0xe4ad30 .part L_0xe50dc0, 3, 1;
L_0xe4ae60 .part v0xe429e0_0, 3, 1;
L_0xe4af00 .part v0xe432d0_0, 3, 1;
L_0xe4afa0 .part v0xe432d0_0, 3, 1;
L_0xe4c3f0 .part L_0xe50dc0, 4, 1;
L_0xe4c490 .part v0xe429e0_0, 4, 1;
L_0xe4c5d0 .part v0xe432d0_0, 4, 1;
L_0xe4c670 .part v0xe432d0_0, 4, 1;
L_0xe4daf0 .part L_0xe50dc0, 5, 1;
L_0xe4db90 .part v0xe429e0_0, 5, 1;
L_0xe4c710 .part v0xe432d0_0, 5, 1;
L_0xe4dcf0 .part v0xe432d0_0, 5, 1;
L_0xe4f1c0 .part L_0xe50dc0, 6, 1;
L_0xe4f260 .part v0xe429e0_0, 6, 1;
L_0xe4dd90 .part v0xe432d0_0, 6, 1;
L_0xe4f4f0 .part v0xe432d0_0, 6, 1;
L_0xe50a30 .part L_0xe50dc0, 7, 1;
L_0xe50be0 .part v0xe429e0_0, 7, 1;
L_0xe50c80 .part v0xe432d0_0, 7, 1;
L_0xe50d20 .part v0xe432d0_0, 7, 1;
S_0xdf8230 .scope generate, "ro_loop[0]" "ro_loop[0]" 9 11, 9 11 0, S_0xdf7fa0;
 .timescale -9 -15;
P_0xdf8420 .param/l "i" 0 9 11, +C4<00>;
S_0xdf8500 .scope module, "rox1" "ro_block_1" 9 12, 2 39 0, S_0xdf8230;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in_pol"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_pol"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xe00f50_0 .net "clk_ext", 0 0, L_0xe46870;  1 drivers
v0xe01120_0 .net "gray", 0 0, L_0xe467a0;  1 drivers
v0xe011c0_0 .net "in_pol", 0 0, L_0xe46960;  1 drivers
v0xe01260_0 .net "in_pol_eve", 0 0, L_0xe46a00;  1 drivers
v0xe01350_0 .net8 "out_mux_pol", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe01490_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe01580_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xdf87c0 .scope module, "ro_pol" "ro_block_1x" 2 44, 2 22 0, S_0xdf8500;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xdfc6f0_0 .net "clk_ext", 0 0, L_0xe46870;  alias, 1 drivers
v0xdfc790_0 .net "eff_out", 0 0, v0xdfb970_0;  1 drivers
v0xdfc850_0 .net "gray", 0 0, L_0xe467a0;  alias, 1 drivers
v0xdfc980_0 .net "in", 0 0, L_0xe46960;  alias, 1 drivers
v0xdfca20_0 .net8 "out_mux", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xdfcac0_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xdf8a30 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xdf87c0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xdfbbb0_0 .net "buff_out", 0 0, L_0xe45970;  1 drivers
v0xdfbd00_0 .net "clk", 0 0, L_0xe467a0;  alias, 1 drivers
v0xdfbdc0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xdfbe60_0 .net "out", 0 0, v0xdfb970_0;  alias, 1 drivers
v0xdfbf00_0 .net "q", 1 0, L_0xe45b60;  1 drivers
v0xdfbff0_0 .net "rstb", 0 0, L_0xe46870;  alias, 1 drivers
L_0xe45b60 .concat8 [ 1 1 0 0], v0xdfb320_0, v0xdfac90_0;
L_0xe45c30 .part L_0xe45b60, 0, 1;
L_0xe45d00 .part L_0xe45b60, 1, 1;
S_0xdf8cc0 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xdf8a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xdfa540_0 .net "in", 0 0, L_0xe467a0;  alias, 1 drivers
v0xdfa610_0 .net "out", 0 0, L_0xe45970;  alias, 1 drivers
v0xdfa6e0_0 .net "w", 2 0, L_0xe457e0;  1 drivers
L_0xe45470 .part L_0xe457e0, 0, 1;
L_0xe45630 .part L_0xe457e0, 1, 1;
L_0xe457e0 .concat8 [ 1 1 1 0], L_0xe45770, L_0xe453a0, L_0xe45560;
L_0xe459e0 .part L_0xe457e0, 2, 1;
S_0xdf8f10 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xdf8cc0;
 .timescale -9 -12;
P_0xdf9120 .param/l "i" 0 4 15, +C4<00>;
S_0xdf9200 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xdf8f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe453a0 .functor NOT 1, L_0xe45470, C4<0>, C4<0>, C4<0>;
v0xdf9430_0 .net "a", 0 0, L_0xe45470;  1 drivers
v0xdf9510_0 .net "out", 0 0, L_0xe453a0;  1 drivers
S_0xdf9630 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xdf8cc0;
 .timescale -9 -12;
P_0xdf9820 .param/l "i" 0 4 15, +C4<01>;
S_0xdf98e0 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xdf9630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe45560 .functor NOT 1, L_0xe45630, C4<0>, C4<0>, C4<0>;
v0xdf9b10_0 .net "a", 0 0, L_0xe45630;  1 drivers
v0xdf9bf0_0 .net "out", 0 0, L_0xe45560;  1 drivers
S_0xdf9d10 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xdf8cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe45770 .functor NOT 1, L_0xe467a0, C4<0>, C4<0>, C4<0>;
v0xdf9f50_0 .net "a", 0 0, L_0xe467a0;  alias, 1 drivers
v0xdfa010_0 .net "out", 0 0, L_0xe45770;  1 drivers
S_0xdfa130 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xdf8cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe45970 .functor NOT 1, L_0xe459e0, C4<0>, C4<0>, C4<0>;
v0xdfa340_0 .net "a", 0 0, L_0xe459e0;  1 drivers
v0xdfa420_0 .net "out", 0 0, L_0xe45970;  alias, 1 drivers
S_0xdfa7f0 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xdf8a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xdfaac0_0 .net "clk", 0 0, L_0xe45970;  alias, 1 drivers
v0xdfabd0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xdfac90_0 .var "q", 0 0;
v0xdfad30_0 .net "rstb", 0 0, L_0xe46870;  alias, 1 drivers
E_0xdfaa60/0 .event negedge, v0xdfad30_0;
E_0xdfaa60/1 .event posedge, v0xdfa420_0;
E_0xdfaa60 .event/or E_0xdfaa60/0, E_0xdfaa60/1;
S_0xdfaea0 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xdf8a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xdfb170_0 .net "clk", 0 0, L_0xe45970;  alias, 1 drivers
v0xdfb230_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xdfb320_0 .var "q", 0 0;
v0xdfb3f0_0 .net "rstb", 0 0, L_0xe46870;  alias, 1 drivers
E_0xdfb110 .event negedge, v0xdfad30_0, v0xdfa420_0;
S_0xdfb510 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xdf8a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xdfb7d0_0 .net "in_0", 0 0, L_0xe45c30;  1 drivers
v0xdfb8b0_0 .net "in_1", 0 0, L_0xe45d00;  1 drivers
v0xdfb970_0 .var "out", 0 0;
v0xdfba40_0 .net "sel", 0 0, L_0xe467a0;  alias, 1 drivers
E_0xdfb750 .event edge, v0xdf9f50_0, v0xdfb7d0_0, v0xdfb8b0_0;
S_0xdfc140 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xdf87c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xdfc400_0 .net "ctrl", 0 0, v0xdfb970_0;  alias, 1 drivers
v0xdfc510_0 .net "in", 0 0, L_0xe46960;  alias, 1 drivers
v0xdfc5d0_0 .var "out", 0 0;
E_0xdfc380 .event edge, v0xdfb970_0, v0xdfc510_0;
S_0xdfcbb0 .scope module, "ro_pol_eve" "ro_block_1x" 2 51, 2 22 0, S_0xdf8500;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xe00aa0_0 .net "clk_ext", 0 0, L_0xe46870;  alias, 1 drivers
v0xe00b40_0 .net "eff_out", 0 0, v0xdffd30_0;  1 drivers
v0xe00c00_0 .net "gray", 0 0, L_0xe467a0;  alias, 1 drivers
v0xe00ca0_0 .net "in", 0 0, L_0xe46a00;  alias, 1 drivers
v0xe00d70_0 .net8 "out_mux", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe00e60_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xdfce20 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xdfcbb0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xdfff50_0 .net "buff_out", 0 0, L_0xe46370;  1 drivers
v0xe000a0_0 .net "clk", 0 0, L_0xe467a0;  alias, 1 drivers
v0xe00270_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe00310_0 .net "out", 0 0, v0xdffd30_0;  alias, 1 drivers
v0xe003b0_0 .net "q", 1 0, L_0xe46560;  1 drivers
v0xe00450_0 .net "rstb", 0 0, L_0xe46870;  alias, 1 drivers
L_0xe46560 .concat8 [ 1 1 0 0], v0xdff720_0, v0xdff0c0_0;
L_0xe46630 .part L_0xe46560, 0, 1;
L_0xe46700 .part L_0xe46560, 1, 1;
S_0xdfd090 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xdfce20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xdfe8f0_0 .net "in", 0 0, L_0xe467a0;  alias, 1 drivers
v0xdfe990_0 .net "out", 0 0, L_0xe46370;  alias, 1 drivers
v0xdfea80_0 .net "w", 2 0, L_0xe461e0;  1 drivers
L_0xe45e70 .part L_0xe461e0, 0, 1;
L_0xe46030 .part L_0xe461e0, 1, 1;
L_0xe461e0 .concat8 [ 1 1 1 0], L_0xe46170, L_0xe45da0, L_0xe45f60;
L_0xe463e0 .part L_0xe461e0, 2, 1;
S_0xdfd2e0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xdfd090;
 .timescale -9 -12;
P_0xdfd4f0 .param/l "i" 0 4 15, +C4<00>;
S_0xdfd5d0 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xdfd2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe45da0 .functor NOT 1, L_0xe45e70, C4<0>, C4<0>, C4<0>;
v0xdfd800_0 .net "a", 0 0, L_0xe45e70;  1 drivers
v0xdfd8e0_0 .net "out", 0 0, L_0xe45da0;  1 drivers
S_0xdfda00 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xdfd090;
 .timescale -9 -12;
P_0xdfdbf0 .param/l "i" 0 4 15, +C4<01>;
S_0xdfdcb0 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xdfda00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe45f60 .functor NOT 1, L_0xe46030, C4<0>, C4<0>, C4<0>;
v0xdfdee0_0 .net "a", 0 0, L_0xe46030;  1 drivers
v0xdfdfc0_0 .net "out", 0 0, L_0xe45f60;  1 drivers
S_0xdfe0e0 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xdfd090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe46170 .functor NOT 1, L_0xe467a0, C4<0>, C4<0>, C4<0>;
v0xdfe320_0 .net "a", 0 0, L_0xe467a0;  alias, 1 drivers
v0xdfe3c0_0 .net "out", 0 0, L_0xe46170;  1 drivers
S_0xdfe4e0 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xdfd090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe46370 .functor NOT 1, L_0xe463e0, C4<0>, C4<0>, C4<0>;
v0xdfe6f0_0 .net "a", 0 0, L_0xe463e0;  1 drivers
v0xdfe7d0_0 .net "out", 0 0, L_0xe46370;  alias, 1 drivers
S_0xdfeb90 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xdfce20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xdfee60_0 .net "clk", 0 0, L_0xe46370;  alias, 1 drivers
v0xdfef70_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xdff0c0_0 .var "q", 0 0;
v0xdff160_0 .net "rstb", 0 0, L_0xe46870;  alias, 1 drivers
E_0xdfee00/0 .event negedge, v0xdfad30_0;
E_0xdfee00/1 .event posedge, v0xdfe7d0_0;
E_0xdfee00 .event/or E_0xdfee00/0, E_0xdfee00/1;
S_0xdff320 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xdfce20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xdff5a0_0 .net "clk", 0 0, L_0xe46370;  alias, 1 drivers
v0xdff660_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xdff720_0 .var "q", 0 0;
v0xdff7f0_0 .net "rstb", 0 0, L_0xe46870;  alias, 1 drivers
E_0xdff540 .event negedge, v0xdfad30_0, v0xdfe7d0_0;
S_0xdff920 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xdfce20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xdffb90_0 .net "in_0", 0 0, L_0xe46630;  1 drivers
v0xdffc70_0 .net "in_1", 0 0, L_0xe46700;  1 drivers
v0xdffd30_0 .var "out", 0 0;
v0xdffe00_0 .net "sel", 0 0, L_0xe467a0;  alias, 1 drivers
E_0xdffb10 .event edge, v0xdf9f50_0, v0xdffb90_0, v0xdffc70_0;
S_0xe004f0 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xdfcbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xe007b0_0 .net "ctrl", 0 0, v0xdffd30_0;  alias, 1 drivers
v0xe008c0_0 .net "in", 0 0, L_0xe46a00;  alias, 1 drivers
v0xe00980_0 .var "out", 0 0;
E_0xe00730 .event edge, v0xdffd30_0, v0xe008c0_0;
S_0xe01770 .scope generate, "ro_loop[1]" "ro_loop[1]" 9 11, 9 11 0, S_0xdf7fa0;
 .timescale -9 -15;
P_0xe01980 .param/l "i" 0 9 11, +C4<01>;
S_0xe01a40 .scope module, "rox1" "ro_block_1" 9 12, 2 39 0, S_0xe01770;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in_pol"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_pol"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xe01660_0 .net "clk_ext", 0 0, L_0xe47fd0;  1 drivers
v0xe0a650_0 .net "gray", 0 0, L_0xe47ee0;  1 drivers
v0xe0a6f0_0 .net "in_pol", 0 0, L_0xe48070;  1 drivers
v0xe0a790_0 .net "in_pol_eve", 0 0, L_0xe48110;  1 drivers
v0xe0a830_0 .net8 "out_mux_pol", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe0a920_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe0a9c0_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe01cc0 .scope module, "ro_pol" "ro_block_1x" 2 44, 2 22 0, S_0xe01a40;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xe05ac0_0 .net "clk_ext", 0 0, L_0xe47fd0;  alias, 1 drivers
v0xe05b60_0 .net "eff_out", 0 0, v0xe04d80_0;  1 drivers
v0xe05c20_0 .net "gray", 0 0, L_0xe47ee0;  alias, 1 drivers
v0xe05d50_0 .net "in", 0 0, L_0xe48070;  alias, 1 drivers
v0xe05df0_0 .net8 "out_mux", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe05f20_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe01f30 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xe01cc0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xe04fc0_0 .net "buff_out", 0 0, L_0xe470b0;  1 drivers
v0xe05110_0 .net "clk", 0 0, L_0xe47ee0;  alias, 1 drivers
v0xe051d0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe05270_0 .net "out", 0 0, v0xe04d80_0;  alias, 1 drivers
v0xe05340_0 .net "q", 1 0, L_0xe472a0;  1 drivers
v0xe053e0_0 .net "rstb", 0 0, L_0xe47fd0;  alias, 1 drivers
L_0xe472a0 .concat8 [ 1 1 0 0], v0xe04710_0, v0xe040d0_0;
L_0xe47370 .part L_0xe472a0, 0, 1;
L_0xe47440 .part L_0xe472a0, 1, 1;
S_0xe02190 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xe01f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xe039e0_0 .net "in", 0 0, L_0xe47ee0;  alias, 1 drivers
v0xe03a80_0 .net "out", 0 0, L_0xe470b0;  alias, 1 drivers
v0xe03b20_0 .net "w", 2 0, L_0xe46f20;  1 drivers
L_0xe46c00 .part L_0xe46f20, 0, 1;
L_0xe46d70 .part L_0xe46f20, 1, 1;
L_0xe46f20 .concat8 [ 1 1 1 0], L_0xe46eb0, L_0xe46b30, L_0xe46ca0;
L_0xe47120 .part L_0xe46f20, 2, 1;
S_0xe023e0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xe02190;
 .timescale -9 -12;
P_0xe025f0 .param/l "i" 0 4 15, +C4<00>;
S_0xe026d0 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe023e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe46b30 .functor NOT 1, L_0xe46c00, C4<0>, C4<0>, C4<0>;
v0xe02900_0 .net "a", 0 0, L_0xe46c00;  1 drivers
v0xe029e0_0 .net "out", 0 0, L_0xe46b30;  1 drivers
S_0xe02b00 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xe02190;
 .timescale -9 -12;
P_0xe02cf0 .param/l "i" 0 4 15, +C4<01>;
S_0xe02db0 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe02b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe46ca0 .functor NOT 1, L_0xe46d70, C4<0>, C4<0>, C4<0>;
v0xe02fe0_0 .net "a", 0 0, L_0xe46d70;  1 drivers
v0xe030c0_0 .net "out", 0 0, L_0xe46ca0;  1 drivers
S_0xe031e0 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xe02190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe46eb0 .functor NOT 1, L_0xe47ee0, C4<0>, C4<0>, C4<0>;
v0xe033f0_0 .net "a", 0 0, L_0xe47ee0;  alias, 1 drivers
v0xe034b0_0 .net "out", 0 0, L_0xe46eb0;  1 drivers
S_0xe035d0 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xe02190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe470b0 .functor NOT 1, L_0xe47120, C4<0>, C4<0>, C4<0>;
v0xe037e0_0 .net "a", 0 0, L_0xe47120;  1 drivers
v0xe038c0_0 .net "out", 0 0, L_0xe470b0;  alias, 1 drivers
S_0xe03c30 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xe01f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe03f00_0 .net "clk", 0 0, L_0xe470b0;  alias, 1 drivers
v0xe04010_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe040d0_0 .var "q", 0 0;
v0xe04170_0 .net "rstb", 0 0, L_0xe47fd0;  alias, 1 drivers
E_0xe03ea0/0 .event negedge, v0xe04170_0;
E_0xe03ea0/1 .event posedge, v0xe038c0_0;
E_0xe03ea0 .event/or E_0xe03ea0/0, E_0xe03ea0/1;
S_0xe042c0 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xe01f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe04590_0 .net "clk", 0 0, L_0xe470b0;  alias, 1 drivers
v0xe04650_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe04710_0 .var "q", 0 0;
v0xe047e0_0 .net "rstb", 0 0, L_0xe47fd0;  alias, 1 drivers
E_0xe04530 .event negedge, v0xe04170_0, v0xe038c0_0;
S_0xe04920 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xe01f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xe04be0_0 .net "in_0", 0 0, L_0xe47370;  1 drivers
v0xe04cc0_0 .net "in_1", 0 0, L_0xe47440;  1 drivers
v0xe04d80_0 .var "out", 0 0;
v0xe04e50_0 .net "sel", 0 0, L_0xe47ee0;  alias, 1 drivers
E_0xe04b60 .event edge, v0xe033f0_0, v0xe04be0_0, v0xe04cc0_0;
S_0xe05530 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xe01cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xe057f0_0 .net "ctrl", 0 0, v0xe04d80_0;  alias, 1 drivers
v0xe05900_0 .net "in", 0 0, L_0xe48070;  alias, 1 drivers
v0xe059c0_0 .var "out", 0 0;
E_0xe05770 .event edge, v0xe04d80_0, v0xe05900_0;
S_0xe06000 .scope module, "ro_pol_eve" "ro_block_1x" 2 51, 2 22 0, S_0xe01a40;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xe09e40_0 .net "clk_ext", 0 0, L_0xe47fd0;  alias, 1 drivers
v0xe09ee0_0 .net "eff_out", 0 0, v0xe090f0_0;  1 drivers
v0xe09fa0_0 .net "gray", 0 0, L_0xe47ee0;  alias, 1 drivers
v0xe0a040_0 .net "in", 0 0, L_0xe48110;  alias, 1 drivers
v0xe0a110_0 .net8 "out_mux", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe0a290_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe06220 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xe06000;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xe09310_0 .net "buff_out", 0 0, L_0xe47ab0;  1 drivers
v0xe09460_0 .net "clk", 0 0, L_0xe47ee0;  alias, 1 drivers
v0xe09630_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe096d0_0 .net "out", 0 0, v0xe090f0_0;  alias, 1 drivers
v0xe09770_0 .net "q", 1 0, L_0xe47ca0;  1 drivers
v0xe09810_0 .net "rstb", 0 0, L_0xe47fd0;  alias, 1 drivers
L_0xe47ca0 .concat8 [ 1 1 0 0], v0xe08a90_0, v0xe08430_0;
L_0xe47d70 .part L_0xe47ca0, 0, 1;
L_0xe47e40 .part L_0xe47ca0, 1, 1;
S_0xe06490 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xe06220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xe07cf0_0 .net "in", 0 0, L_0xe47ee0;  alias, 1 drivers
v0xe07d90_0 .net "out", 0 0, L_0xe47ab0;  alias, 1 drivers
v0xe07e80_0 .net "w", 2 0, L_0xe47920;  1 drivers
L_0xe475b0 .part L_0xe47920, 0, 1;
L_0xe47770 .part L_0xe47920, 1, 1;
L_0xe47920 .concat8 [ 1 1 1 0], L_0xe478b0, L_0xe474e0, L_0xe476a0;
L_0xe47b20 .part L_0xe47920, 2, 1;
S_0xe066e0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xe06490;
 .timescale -9 -12;
P_0xe068f0 .param/l "i" 0 4 15, +C4<00>;
S_0xe069d0 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe066e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe474e0 .functor NOT 1, L_0xe475b0, C4<0>, C4<0>, C4<0>;
v0xe06c00_0 .net "a", 0 0, L_0xe475b0;  1 drivers
v0xe06ce0_0 .net "out", 0 0, L_0xe474e0;  1 drivers
S_0xe06e00 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xe06490;
 .timescale -9 -12;
P_0xe06ff0 .param/l "i" 0 4 15, +C4<01>;
S_0xe070b0 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe06e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe476a0 .functor NOT 1, L_0xe47770, C4<0>, C4<0>, C4<0>;
v0xe072e0_0 .net "a", 0 0, L_0xe47770;  1 drivers
v0xe073c0_0 .net "out", 0 0, L_0xe476a0;  1 drivers
S_0xe074e0 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xe06490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe478b0 .functor NOT 1, L_0xe47ee0, C4<0>, C4<0>, C4<0>;
v0xe07720_0 .net "a", 0 0, L_0xe47ee0;  alias, 1 drivers
v0xe077c0_0 .net "out", 0 0, L_0xe478b0;  1 drivers
S_0xe078e0 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xe06490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe47ab0 .functor NOT 1, L_0xe47b20, C4<0>, C4<0>, C4<0>;
v0xe07af0_0 .net "a", 0 0, L_0xe47b20;  1 drivers
v0xe07bd0_0 .net "out", 0 0, L_0xe47ab0;  alias, 1 drivers
S_0xe07f90 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xe06220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe08260_0 .net "clk", 0 0, L_0xe47ab0;  alias, 1 drivers
v0xe08370_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe08430_0 .var "q", 0 0;
v0xe084d0_0 .net "rstb", 0 0, L_0xe47fd0;  alias, 1 drivers
E_0xe08200/0 .event negedge, v0xe04170_0;
E_0xe08200/1 .event posedge, v0xe07bd0_0;
E_0xe08200 .event/or E_0xe08200/0, E_0xe08200/1;
S_0xe08690 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xe06220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe08910_0 .net "clk", 0 0, L_0xe47ab0;  alias, 1 drivers
v0xe089d0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe08a90_0 .var "q", 0 0;
v0xe08b60_0 .net "rstb", 0 0, L_0xe47fd0;  alias, 1 drivers
E_0xe088b0 .event negedge, v0xe04170_0, v0xe07bd0_0;
S_0xe08c90 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xe06220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xe08f50_0 .net "in_0", 0 0, L_0xe47d70;  1 drivers
v0xe09030_0 .net "in_1", 0 0, L_0xe47e40;  1 drivers
v0xe090f0_0 .var "out", 0 0;
v0xe091c0_0 .net "sel", 0 0, L_0xe47ee0;  alias, 1 drivers
E_0xe08ed0 .event edge, v0xe033f0_0, v0xe08f50_0, v0xe09030_0;
S_0xe098b0 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xe06000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xe09b70_0 .net "ctrl", 0 0, v0xe090f0_0;  alias, 1 drivers
v0xe09c80_0 .net "in", 0 0, L_0xe48110;  alias, 1 drivers
v0xe09d40_0 .var "out", 0 0;
E_0xe09af0 .event edge, v0xe090f0_0, v0xe09c80_0;
S_0xe0ab40 .scope generate, "ro_loop[2]" "ro_loop[2]" 9 11, 9 11 0, S_0xdf7fa0;
 .timescale -9 -15;
P_0xe0ad50 .param/l "i" 0 9 11, +C4<010>;
S_0xe0adf0 .scope module, "rox1" "ro_block_1" 9 12, 2 39 0, S_0xe0ab40;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in_pol"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_pol"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xe136b0_0 .net "clk_ext", 0 0, L_0xe49640;  1 drivers
v0xe13880_0 .net "gray", 0 0, L_0xe495a0;  1 drivers
v0xe13920_0 .net "in_pol", 0 0, L_0xe497d0;  1 drivers
v0xe139c0_0 .net "in_pol_eve", 0 0, L_0xe49870;  1 drivers
v0xe13ab0_0 .net8 "out_mux_pol", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe13cb0_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe13e60_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe0b070 .scope module, "ro_pol" "ro_block_1x" 2 44, 2 22 0, S_0xe0adf0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xe0eed0_0 .net "clk_ext", 0 0, L_0xe49640;  alias, 1 drivers
v0xe0ef70_0 .net "eff_out", 0 0, v0xe0e190_0;  1 drivers
v0xe0f030_0 .net "gray", 0 0, L_0xe495a0;  alias, 1 drivers
v0xe0f160_0 .net "in", 0 0, L_0xe497d0;  alias, 1 drivers
v0xe0f200_0 .net8 "out_mux", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe0f2a0_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe0b2e0 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xe0b070;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xe0e3d0_0 .net "buff_out", 0 0, L_0xe48770;  1 drivers
v0xe0e520_0 .net "clk", 0 0, L_0xe495a0;  alias, 1 drivers
v0xe0e5e0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe0e680_0 .net "out", 0 0, v0xe0e190_0;  alias, 1 drivers
v0xe0e750_0 .net "q", 1 0, L_0xe48960;  1 drivers
v0xe0e7f0_0 .net "rstb", 0 0, L_0xe49640;  alias, 1 drivers
L_0xe48960 .concat8 [ 1 1 0 0], v0xe0db20_0, v0xe0d4e0_0;
L_0xe48a30 .part L_0xe48960, 0, 1;
L_0xe48b00 .part L_0xe48960, 1, 1;
S_0xe0b540 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xe0b2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xe0cd90_0 .net "in", 0 0, L_0xe495a0;  alias, 1 drivers
v0xe0ce60_0 .net "out", 0 0, L_0xe48770;  alias, 1 drivers
v0xe0cf30_0 .net "w", 2 0, L_0xe485e0;  1 drivers
L_0xe48270 .part L_0xe485e0, 0, 1;
L_0xe48430 .part L_0xe485e0, 1, 1;
L_0xe485e0 .concat8 [ 1 1 1 0], L_0xe48570, L_0xe48200, L_0xe48360;
L_0xe487e0 .part L_0xe485e0, 2, 1;
S_0xe0b790 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xe0b540;
 .timescale -9 -12;
P_0xe0b9a0 .param/l "i" 0 4 15, +C4<00>;
S_0xe0ba80 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe0b790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe48200 .functor NOT 1, L_0xe48270, C4<0>, C4<0>, C4<0>;
v0xe0bcb0_0 .net "a", 0 0, L_0xe48270;  1 drivers
v0xe0bd90_0 .net "out", 0 0, L_0xe48200;  1 drivers
S_0xe0beb0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xe0b540;
 .timescale -9 -12;
P_0xe0c0a0 .param/l "i" 0 4 15, +C4<01>;
S_0xe0c160 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe0beb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe48360 .functor NOT 1, L_0xe48430, C4<0>, C4<0>, C4<0>;
v0xe0c390_0 .net "a", 0 0, L_0xe48430;  1 drivers
v0xe0c470_0 .net "out", 0 0, L_0xe48360;  1 drivers
S_0xe0c590 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xe0b540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe48570 .functor NOT 1, L_0xe495a0, C4<0>, C4<0>, C4<0>;
v0xe0c7a0_0 .net "a", 0 0, L_0xe495a0;  alias, 1 drivers
v0xe0c860_0 .net "out", 0 0, L_0xe48570;  1 drivers
S_0xe0c980 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xe0b540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe48770 .functor NOT 1, L_0xe487e0, C4<0>, C4<0>, C4<0>;
v0xe0cb90_0 .net "a", 0 0, L_0xe487e0;  1 drivers
v0xe0cc70_0 .net "out", 0 0, L_0xe48770;  alias, 1 drivers
S_0xe0d040 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xe0b2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe0d310_0 .net "clk", 0 0, L_0xe48770;  alias, 1 drivers
v0xe0d420_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe0d4e0_0 .var "q", 0 0;
v0xe0d580_0 .net "rstb", 0 0, L_0xe49640;  alias, 1 drivers
E_0xe0d2b0/0 .event negedge, v0xe0d580_0;
E_0xe0d2b0/1 .event posedge, v0xe0cc70_0;
E_0xe0d2b0 .event/or E_0xe0d2b0/0, E_0xe0d2b0/1;
S_0xe0d6d0 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xe0b2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe0d9a0_0 .net "clk", 0 0, L_0xe48770;  alias, 1 drivers
v0xe0da60_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe0db20_0 .var "q", 0 0;
v0xe0dbf0_0 .net "rstb", 0 0, L_0xe49640;  alias, 1 drivers
E_0xe0d940 .event negedge, v0xe0d580_0, v0xe0cc70_0;
S_0xe0dd30 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xe0b2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xe0dff0_0 .net "in_0", 0 0, L_0xe48a30;  1 drivers
v0xe0e0d0_0 .net "in_1", 0 0, L_0xe48b00;  1 drivers
v0xe0e190_0 .var "out", 0 0;
v0xe0e260_0 .net "sel", 0 0, L_0xe495a0;  alias, 1 drivers
E_0xe0df70 .event edge, v0xe0c7a0_0, v0xe0dff0_0, v0xe0e0d0_0;
S_0xe0e940 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xe0b070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xe0ec00_0 .net "ctrl", 0 0, v0xe0e190_0;  alias, 1 drivers
v0xe0ed10_0 .net "in", 0 0, L_0xe497d0;  alias, 1 drivers
v0xe0edd0_0 .var "out", 0 0;
E_0xe0eb80 .event edge, v0xe0e190_0, v0xe0ed10_0;
S_0xe0f380 .scope module, "ro_pol_eve" "ro_block_1x" 2 51, 2 22 0, S_0xe0adf0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xe13210_0 .net "clk_ext", 0 0, L_0xe49640;  alias, 1 drivers
v0xe132b0_0 .net "eff_out", 0 0, v0xe124c0_0;  1 drivers
v0xe13370_0 .net "gray", 0 0, L_0xe495a0;  alias, 1 drivers
v0xe13410_0 .net "in", 0 0, L_0xe49870;  alias, 1 drivers
v0xe134e0_0 .net8 "out_mux", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe135d0_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe0f5f0 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xe0f380;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xe126e0_0 .net "buff_out", 0 0, L_0xe49170;  1 drivers
v0xe12830_0 .net "clk", 0 0, L_0xe495a0;  alias, 1 drivers
v0xe12a00_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe12aa0_0 .net "out", 0 0, v0xe124c0_0;  alias, 1 drivers
v0xe12b40_0 .net "q", 1 0, L_0xe49360;  1 drivers
v0xe12be0_0 .net "rstb", 0 0, L_0xe49640;  alias, 1 drivers
L_0xe49360 .concat8 [ 1 1 0 0], v0xe11e60_0, v0xe11800_0;
L_0xe49430 .part L_0xe49360, 0, 1;
L_0xe49500 .part L_0xe49360, 1, 1;
S_0xe0f860 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xe0f5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xe110c0_0 .net "in", 0 0, L_0xe495a0;  alias, 1 drivers
v0xe11160_0 .net "out", 0 0, L_0xe49170;  alias, 1 drivers
v0xe11250_0 .net "w", 2 0, L_0xe48fe0;  1 drivers
L_0xe48c70 .part L_0xe48fe0, 0, 1;
L_0xe48e30 .part L_0xe48fe0, 1, 1;
L_0xe48fe0 .concat8 [ 1 1 1 0], L_0xe48f70, L_0xe48ba0, L_0xe48d60;
L_0xe491e0 .part L_0xe48fe0, 2, 1;
S_0xe0fab0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xe0f860;
 .timescale -9 -12;
P_0xe0fcc0 .param/l "i" 0 4 15, +C4<00>;
S_0xe0fda0 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe0fab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe48ba0 .functor NOT 1, L_0xe48c70, C4<0>, C4<0>, C4<0>;
v0xe0ffd0_0 .net "a", 0 0, L_0xe48c70;  1 drivers
v0xe100b0_0 .net "out", 0 0, L_0xe48ba0;  1 drivers
S_0xe101d0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xe0f860;
 .timescale -9 -12;
P_0xe103c0 .param/l "i" 0 4 15, +C4<01>;
S_0xe10480 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe101d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe48d60 .functor NOT 1, L_0xe48e30, C4<0>, C4<0>, C4<0>;
v0xe106b0_0 .net "a", 0 0, L_0xe48e30;  1 drivers
v0xe10790_0 .net "out", 0 0, L_0xe48d60;  1 drivers
S_0xe108b0 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xe0f860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe48f70 .functor NOT 1, L_0xe495a0, C4<0>, C4<0>, C4<0>;
v0xe10af0_0 .net "a", 0 0, L_0xe495a0;  alias, 1 drivers
v0xe10b90_0 .net "out", 0 0, L_0xe48f70;  1 drivers
S_0xe10cb0 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xe0f860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe49170 .functor NOT 1, L_0xe491e0, C4<0>, C4<0>, C4<0>;
v0xe10ec0_0 .net "a", 0 0, L_0xe491e0;  1 drivers
v0xe10fa0_0 .net "out", 0 0, L_0xe49170;  alias, 1 drivers
S_0xe11360 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xe0f5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe11630_0 .net "clk", 0 0, L_0xe49170;  alias, 1 drivers
v0xe11740_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe11800_0 .var "q", 0 0;
v0xe118a0_0 .net "rstb", 0 0, L_0xe49640;  alias, 1 drivers
E_0xe115d0/0 .event negedge, v0xe0d580_0;
E_0xe115d0/1 .event posedge, v0xe10fa0_0;
E_0xe115d0 .event/or E_0xe115d0/0, E_0xe115d0/1;
S_0xe11a60 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xe0f5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe11ce0_0 .net "clk", 0 0, L_0xe49170;  alias, 1 drivers
v0xe11da0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe11e60_0 .var "q", 0 0;
v0xe11f30_0 .net "rstb", 0 0, L_0xe49640;  alias, 1 drivers
E_0xe11c80 .event negedge, v0xe0d580_0, v0xe10fa0_0;
S_0xe12060 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xe0f5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xe12320_0 .net "in_0", 0 0, L_0xe49430;  1 drivers
v0xe12400_0 .net "in_1", 0 0, L_0xe49500;  1 drivers
v0xe124c0_0 .var "out", 0 0;
v0xe12590_0 .net "sel", 0 0, L_0xe495a0;  alias, 1 drivers
E_0xe122a0 .event edge, v0xe0c7a0_0, v0xe12320_0, v0xe12400_0;
S_0xe12c80 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xe0f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xe12f40_0 .net "ctrl", 0 0, v0xe124c0_0;  alias, 1 drivers
v0xe13050_0 .net "in", 0 0, L_0xe49870;  alias, 1 drivers
v0xe13110_0 .var "out", 0 0;
E_0xe12ec0 .event edge, v0xe124c0_0, v0xe13050_0;
S_0xe13f00 .scope generate, "ro_loop[3]" "ro_loop[3]" 9 11, 9 11 0, S_0xdf7fa0;
 .timescale -9 -15;
P_0xe140d0 .param/l "i" 0 9 11, +C4<011>;
S_0xe14190 .scope module, "rox1" "ro_block_1" 9 12, 2 39 0, S_0xe13f00;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in_pol"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_pol"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xe1cc60_0 .net "clk_ext", 0 0, L_0xe4ae60;  1 drivers
v0xe1ce30_0 .net "gray", 0 0, L_0xe4ad30;  1 drivers
v0xe1ced0_0 .net "in_pol", 0 0, L_0xe4af00;  1 drivers
v0xe1cf70_0 .net "in_pol_eve", 0 0, L_0xe4afa0;  1 drivers
v0xe1d060_0 .net8 "out_mux_pol", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe1d150_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe1d1f0_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe14410 .scope module, "ro_pol" "ro_block_1x" 2 44, 2 22 0, S_0xe14190;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xe18270_0 .net "clk_ext", 0 0, L_0xe4ae60;  alias, 1 drivers
v0xe18310_0 .net "eff_out", 0 0, v0xe17530_0;  1 drivers
v0xe183d0_0 .net "gray", 0 0, L_0xe4ad30;  alias, 1 drivers
v0xe18500_0 .net "in", 0 0, L_0xe4af00;  alias, 1 drivers
v0xe185a0_0 .net8 "out_mux", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe18640_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe14680 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xe14410;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xe17770_0 .net "buff_out", 0 0, L_0xe49f50;  1 drivers
v0xe178c0_0 .net "clk", 0 0, L_0xe4ad30;  alias, 1 drivers
v0xe17980_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe17a20_0 .net "out", 0 0, v0xe17530_0;  alias, 1 drivers
v0xe17af0_0 .net "q", 1 0, L_0xe4a0f0;  1 drivers
v0xe17b90_0 .net "rstb", 0 0, L_0xe4ae60;  alias, 1 drivers
L_0xe4a0f0 .concat8 [ 1 1 0 0], v0xe16ec0_0, v0xe16880_0;
L_0xe4a190 .part L_0xe4a0f0, 0, 1;
L_0xe4a260 .part L_0xe4a0f0, 1, 1;
S_0xe148e0 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xe14680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xe16130_0 .net "in", 0 0, L_0xe4ad30;  alias, 1 drivers
v0xe16200_0 .net "out", 0 0, L_0xe49f50;  alias, 1 drivers
v0xe162d0_0 .net "w", 2 0, L_0xe49dc0;  1 drivers
L_0xe49af0 .part L_0xe49dc0, 0, 1;
L_0xe49c60 .part L_0xe49dc0, 1, 1;
L_0xe49dc0 .concat8 [ 1 1 1 0], L_0xe49d50, L_0xe49a20, L_0xe49b90;
L_0xe49fc0 .part L_0xe49dc0, 2, 1;
S_0xe14b30 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xe148e0;
 .timescale -9 -12;
P_0xe14d40 .param/l "i" 0 4 15, +C4<00>;
S_0xe14e20 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe14b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe49a20 .functor NOT 1, L_0xe49af0, C4<0>, C4<0>, C4<0>;
v0xe15050_0 .net "a", 0 0, L_0xe49af0;  1 drivers
v0xe15130_0 .net "out", 0 0, L_0xe49a20;  1 drivers
S_0xe15250 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xe148e0;
 .timescale -9 -12;
P_0xe15440 .param/l "i" 0 4 15, +C4<01>;
S_0xe15500 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe15250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe49b90 .functor NOT 1, L_0xe49c60, C4<0>, C4<0>, C4<0>;
v0xe15730_0 .net "a", 0 0, L_0xe49c60;  1 drivers
v0xe15810_0 .net "out", 0 0, L_0xe49b90;  1 drivers
S_0xe15930 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xe148e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe49d50 .functor NOT 1, L_0xe4ad30, C4<0>, C4<0>, C4<0>;
v0xe15b40_0 .net "a", 0 0, L_0xe4ad30;  alias, 1 drivers
v0xe15c00_0 .net "out", 0 0, L_0xe49d50;  1 drivers
S_0xe15d20 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xe148e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe49f50 .functor NOT 1, L_0xe49fc0, C4<0>, C4<0>, C4<0>;
v0xe15f30_0 .net "a", 0 0, L_0xe49fc0;  1 drivers
v0xe16010_0 .net "out", 0 0, L_0xe49f50;  alias, 1 drivers
S_0xe163e0 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xe14680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe166b0_0 .net "clk", 0 0, L_0xe49f50;  alias, 1 drivers
v0xe167c0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe16880_0 .var "q", 0 0;
v0xe16920_0 .net "rstb", 0 0, L_0xe4ae60;  alias, 1 drivers
E_0xe16650/0 .event negedge, v0xe16920_0;
E_0xe16650/1 .event posedge, v0xe16010_0;
E_0xe16650 .event/or E_0xe16650/0, E_0xe16650/1;
S_0xe16a70 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xe14680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe16d40_0 .net "clk", 0 0, L_0xe49f50;  alias, 1 drivers
v0xe16e00_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe16ec0_0 .var "q", 0 0;
v0xe16f90_0 .net "rstb", 0 0, L_0xe4ae60;  alias, 1 drivers
E_0xe16ce0 .event negedge, v0xe16920_0, v0xe16010_0;
S_0xe170d0 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xe14680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xe17390_0 .net "in_0", 0 0, L_0xe4a190;  1 drivers
v0xe17470_0 .net "in_1", 0 0, L_0xe4a260;  1 drivers
v0xe17530_0 .var "out", 0 0;
v0xe17600_0 .net "sel", 0 0, L_0xe4ad30;  alias, 1 drivers
E_0xe17310 .event edge, v0xe15b40_0, v0xe17390_0, v0xe17470_0;
S_0xe17ce0 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xe14410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xe17fa0_0 .net "ctrl", 0 0, v0xe17530_0;  alias, 1 drivers
v0xe180b0_0 .net "in", 0 0, L_0xe4af00;  alias, 1 drivers
v0xe18170_0 .var "out", 0 0;
E_0xe17f20 .event edge, v0xe17530_0, v0xe180b0_0;
S_0xe18720 .scope module, "ro_pol_eve" "ro_block_1x" 2 51, 2 22 0, S_0xe14190;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xe1c7c0_0 .net "clk_ext", 0 0, L_0xe4ae60;  alias, 1 drivers
v0xe1c860_0 .net "eff_out", 0 0, v0xe1ba70_0;  1 drivers
v0xe1c920_0 .net "gray", 0 0, L_0xe4ad30;  alias, 1 drivers
v0xe1c9c0_0 .net "in", 0 0, L_0xe4afa0;  alias, 1 drivers
v0xe1ca90_0 .net8 "out_mux", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe1cb80_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe18990 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xe18720;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xe1bc90_0 .net "buff_out", 0 0, L_0xe4a900;  1 drivers
v0xe1bde0_0 .net "clk", 0 0, L_0xe4ad30;  alias, 1 drivers
v0xe1bfb0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe1c050_0 .net "out", 0 0, v0xe1ba70_0;  alias, 1 drivers
v0xe1c0f0_0 .net "q", 1 0, L_0xe4aaf0;  1 drivers
v0xe1c190_0 .net "rstb", 0 0, L_0xe4ae60;  alias, 1 drivers
L_0xe4aaf0 .concat8 [ 1 1 0 0], v0xe0a330_0, v0xe1aba0_0;
L_0xe4abc0 .part L_0xe4aaf0, 0, 1;
L_0xe4ac90 .part L_0xe4aaf0, 1, 1;
S_0xe18c00 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xe18990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xe1a460_0 .net "in", 0 0, L_0xe4ad30;  alias, 1 drivers
v0xe1a500_0 .net "out", 0 0, L_0xe4a900;  alias, 1 drivers
v0xe1a5f0_0 .net "w", 2 0, L_0xe4a770;  1 drivers
L_0xe4a400 .part L_0xe4a770, 0, 1;
L_0xe4a5c0 .part L_0xe4a770, 1, 1;
L_0xe4a770 .concat8 [ 1 1 1 0], L_0xe4a700, L_0xe4a330, L_0xe4a4f0;
L_0xe4a970 .part L_0xe4a770, 2, 1;
S_0xe18e50 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xe18c00;
 .timescale -9 -12;
P_0xe19060 .param/l "i" 0 4 15, +C4<00>;
S_0xe19140 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe18e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4a330 .functor NOT 1, L_0xe4a400, C4<0>, C4<0>, C4<0>;
v0xe19370_0 .net "a", 0 0, L_0xe4a400;  1 drivers
v0xe19450_0 .net "out", 0 0, L_0xe4a330;  1 drivers
S_0xe19570 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xe18c00;
 .timescale -9 -12;
P_0xe19760 .param/l "i" 0 4 15, +C4<01>;
S_0xe19820 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe19570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4a4f0 .functor NOT 1, L_0xe4a5c0, C4<0>, C4<0>, C4<0>;
v0xe19a50_0 .net "a", 0 0, L_0xe4a5c0;  1 drivers
v0xe19b30_0 .net "out", 0 0, L_0xe4a4f0;  1 drivers
S_0xe19c50 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xe18c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4a700 .functor NOT 1, L_0xe4ad30, C4<0>, C4<0>, C4<0>;
v0xe19e90_0 .net "a", 0 0, L_0xe4ad30;  alias, 1 drivers
v0xe19f30_0 .net "out", 0 0, L_0xe4a700;  1 drivers
S_0xe1a050 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xe18c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4a900 .functor NOT 1, L_0xe4a970, C4<0>, C4<0>, C4<0>;
v0xe1a260_0 .net "a", 0 0, L_0xe4a970;  1 drivers
v0xe1a340_0 .net "out", 0 0, L_0xe4a900;  alias, 1 drivers
S_0xe1a700 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xe18990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe1a9d0_0 .net "clk", 0 0, L_0xe4a900;  alias, 1 drivers
v0xe1aae0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe1aba0_0 .var "q", 0 0;
v0xe1ac40_0 .net "rstb", 0 0, L_0xe4ae60;  alias, 1 drivers
E_0xe1a970/0 .event negedge, v0xe16920_0;
E_0xe1a970/1 .event posedge, v0xe1a340_0;
E_0xe1a970 .event/or E_0xe1a970/0, E_0xe1a970/1;
S_0xe1ae00 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xe18990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe1b080_0 .net "clk", 0 0, L_0xe4a900;  alias, 1 drivers
v0xe1b140_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe0a330_0 .var "q", 0 0;
v0xe0a400_0 .net "rstb", 0 0, L_0xe4ae60;  alias, 1 drivers
E_0xe1b020 .event negedge, v0xe16920_0, v0xe1a340_0;
S_0xe1b610 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xe18990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xe1b8d0_0 .net "in_0", 0 0, L_0xe4abc0;  1 drivers
v0xe1b9b0_0 .net "in_1", 0 0, L_0xe4ac90;  1 drivers
v0xe1ba70_0 .var "out", 0 0;
v0xe1bb40_0 .net "sel", 0 0, L_0xe4ad30;  alias, 1 drivers
E_0xe1b850 .event edge, v0xe15b40_0, v0xe1b8d0_0, v0xe1b9b0_0;
S_0xe1c230 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xe18720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xe1c4f0_0 .net "ctrl", 0 0, v0xe1ba70_0;  alias, 1 drivers
v0xe1c600_0 .net "in", 0 0, L_0xe4afa0;  alias, 1 drivers
v0xe1c6c0_0 .var "out", 0 0;
E_0xe1c470 .event edge, v0xe1ba70_0, v0xe1c600_0;
S_0xe1d350 .scope generate, "ro_loop[4]" "ro_loop[4]" 9 11, 9 11 0, S_0xdf7fa0;
 .timescale -9 -15;
P_0xe1d5b0 .param/l "i" 0 9 11, +C4<0100>;
S_0xe1d670 .scope module, "rox1" "ro_block_1" 9 12, 2 39 0, S_0xe1d350;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in_pol"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_pol"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xe25f00_0 .net "clk_ext", 0 0, L_0xe4c490;  1 drivers
v0xe260d0_0 .net "gray", 0 0, L_0xe4c3f0;  1 drivers
v0xe26170_0 .net "in_pol", 0 0, L_0xe4c5d0;  1 drivers
v0xe26210_0 .net "in_pol_eve", 0 0, L_0xe4c670;  1 drivers
v0xe26300_0 .net8 "out_mux_pol", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe263f0_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe26490_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe1d8f0 .scope module, "ro_pol" "ro_block_1x" 2 44, 2 22 0, S_0xe1d670;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xe21720_0 .net "clk_ext", 0 0, L_0xe4c490;  alias, 1 drivers
v0xe217c0_0 .net "eff_out", 0 0, v0xe209e0_0;  1 drivers
v0xe21880_0 .net "gray", 0 0, L_0xe4c3f0;  alias, 1 drivers
v0xe219b0_0 .net "in", 0 0, L_0xe4c5d0;  alias, 1 drivers
v0xe21a50_0 .net8 "out_mux", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe21af0_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe1db60 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xe1d8f0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xe20c20_0 .net "buff_out", 0 0, L_0xe4b5c0;  1 drivers
v0xe20d70_0 .net "clk", 0 0, L_0xe4c3f0;  alias, 1 drivers
v0xe20e30_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe20ed0_0 .net "out", 0 0, v0xe209e0_0;  alias, 1 drivers
v0xe20fa0_0 .net "q", 1 0, L_0xe4b7b0;  1 drivers
v0xe21040_0 .net "rstb", 0 0, L_0xe4c490;  alias, 1 drivers
L_0xe4b7b0 .concat8 [ 1 1 0 0], v0xe20370_0, v0xe1fd30_0;
L_0xe4b880 .part L_0xe4b7b0, 0, 1;
L_0xe4b950 .part L_0xe4b7b0, 1, 1;
S_0xe1ddc0 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xe1db60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xe1f610_0 .net "in", 0 0, L_0xe4c3f0;  alias, 1 drivers
v0xe1f6b0_0 .net "out", 0 0, L_0xe4b5c0;  alias, 1 drivers
v0xe1f780_0 .net "w", 2 0, L_0xe4b430;  1 drivers
L_0xe4b110 .part L_0xe4b430, 0, 1;
L_0xe4b280 .part L_0xe4b430, 1, 1;
L_0xe4b430 .concat8 [ 1 1 1 0], L_0xe4b3c0, L_0xe4b040, L_0xe4b1b0;
L_0xe4b630 .part L_0xe4b430, 2, 1;
S_0xe1e010 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xe1ddc0;
 .timescale -9 -12;
P_0xe1e220 .param/l "i" 0 4 15, +C4<00>;
S_0xe1e300 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe1e010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4b040 .functor NOT 1, L_0xe4b110, C4<0>, C4<0>, C4<0>;
v0xe1e530_0 .net "a", 0 0, L_0xe4b110;  1 drivers
v0xe1e610_0 .net "out", 0 0, L_0xe4b040;  1 drivers
S_0xe1e730 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xe1ddc0;
 .timescale -9 -12;
P_0xe1e920 .param/l "i" 0 4 15, +C4<01>;
S_0xe1e9e0 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe1e730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4b1b0 .functor NOT 1, L_0xe4b280, C4<0>, C4<0>, C4<0>;
v0xe1ec10_0 .net "a", 0 0, L_0xe4b280;  1 drivers
v0xe1ecf0_0 .net "out", 0 0, L_0xe4b1b0;  1 drivers
S_0xe1ee10 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xe1ddc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4b3c0 .functor NOT 1, L_0xe4c3f0, C4<0>, C4<0>, C4<0>;
v0xe1f020_0 .net "a", 0 0, L_0xe4c3f0;  alias, 1 drivers
v0xe1f0e0_0 .net "out", 0 0, L_0xe4b3c0;  1 drivers
S_0xe1f200 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xe1ddc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4b5c0 .functor NOT 1, L_0xe4b630, C4<0>, C4<0>, C4<0>;
v0xe1f410_0 .net "a", 0 0, L_0xe4b630;  1 drivers
v0xe1f4f0_0 .net "out", 0 0, L_0xe4b5c0;  alias, 1 drivers
S_0xe1f890 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xe1db60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe1fb60_0 .net "clk", 0 0, L_0xe4b5c0;  alias, 1 drivers
v0xe1fc70_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe1fd30_0 .var "q", 0 0;
v0xe1fdd0_0 .net "rstb", 0 0, L_0xe4c490;  alias, 1 drivers
E_0xe1fb00/0 .event negedge, v0xe1fdd0_0;
E_0xe1fb00/1 .event posedge, v0xe1f4f0_0;
E_0xe1fb00 .event/or E_0xe1fb00/0, E_0xe1fb00/1;
S_0xe1ff20 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xe1db60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe201f0_0 .net "clk", 0 0, L_0xe4b5c0;  alias, 1 drivers
v0xe202b0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe20370_0 .var "q", 0 0;
v0xe20440_0 .net "rstb", 0 0, L_0xe4c490;  alias, 1 drivers
E_0xe20190 .event negedge, v0xe1fdd0_0, v0xe1f4f0_0;
S_0xe20580 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xe1db60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xe20840_0 .net "in_0", 0 0, L_0xe4b880;  1 drivers
v0xe20920_0 .net "in_1", 0 0, L_0xe4b950;  1 drivers
v0xe209e0_0 .var "out", 0 0;
v0xe20ab0_0 .net "sel", 0 0, L_0xe4c3f0;  alias, 1 drivers
E_0xe207c0 .event edge, v0xe1f020_0, v0xe20840_0, v0xe20920_0;
S_0xe21190 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xe1d8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xe21450_0 .net "ctrl", 0 0, v0xe209e0_0;  alias, 1 drivers
v0xe21560_0 .net "in", 0 0, L_0xe4c5d0;  alias, 1 drivers
v0xe21620_0 .var "out", 0 0;
E_0xe213d0 .event edge, v0xe209e0_0, v0xe21560_0;
S_0xe21bd0 .scope module, "ro_pol_eve" "ro_block_1x" 2 51, 2 22 0, S_0xe1d670;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xe25a60_0 .net "clk_ext", 0 0, L_0xe4c490;  alias, 1 drivers
v0xe25b00_0 .net "eff_out", 0 0, v0xe24d10_0;  1 drivers
v0xe25bc0_0 .net "gray", 0 0, L_0xe4c3f0;  alias, 1 drivers
v0xe25c60_0 .net "in", 0 0, L_0xe4c670;  alias, 1 drivers
v0xe25d30_0 .net8 "out_mux", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe25e20_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe21e40 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xe21bd0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xe24f30_0 .net "buff_out", 0 0, L_0xe4bfc0;  1 drivers
v0xe25080_0 .net "clk", 0 0, L_0xe4c3f0;  alias, 1 drivers
v0xe25250_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe252f0_0 .net "out", 0 0, v0xe24d10_0;  alias, 1 drivers
v0xe25390_0 .net "q", 1 0, L_0xe4c1b0;  1 drivers
v0xe25430_0 .net "rstb", 0 0, L_0xe4c490;  alias, 1 drivers
L_0xe4c1b0 .concat8 [ 1 1 0 0], v0xe246b0_0, v0xe24050_0;
L_0xe4c280 .part L_0xe4c1b0, 0, 1;
L_0xe4c350 .part L_0xe4c1b0, 1, 1;
S_0xe220b0 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xe21e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xe23910_0 .net "in", 0 0, L_0xe4c3f0;  alias, 1 drivers
v0xe239b0_0 .net "out", 0 0, L_0xe4bfc0;  alias, 1 drivers
v0xe23aa0_0 .net "w", 2 0, L_0xe4be30;  1 drivers
L_0xe4bac0 .part L_0xe4be30, 0, 1;
L_0xe4bc80 .part L_0xe4be30, 1, 1;
L_0xe4be30 .concat8 [ 1 1 1 0], L_0xe4bdc0, L_0xe4b9f0, L_0xe4bbb0;
L_0xe4c030 .part L_0xe4be30, 2, 1;
S_0xe22300 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xe220b0;
 .timescale -9 -12;
P_0xe22510 .param/l "i" 0 4 15, +C4<00>;
S_0xe225f0 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe22300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4b9f0 .functor NOT 1, L_0xe4bac0, C4<0>, C4<0>, C4<0>;
v0xe22820_0 .net "a", 0 0, L_0xe4bac0;  1 drivers
v0xe22900_0 .net "out", 0 0, L_0xe4b9f0;  1 drivers
S_0xe22a20 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xe220b0;
 .timescale -9 -12;
P_0xe22c10 .param/l "i" 0 4 15, +C4<01>;
S_0xe22cd0 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe22a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4bbb0 .functor NOT 1, L_0xe4bc80, C4<0>, C4<0>, C4<0>;
v0xe22f00_0 .net "a", 0 0, L_0xe4bc80;  1 drivers
v0xe22fe0_0 .net "out", 0 0, L_0xe4bbb0;  1 drivers
S_0xe23100 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xe220b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4bdc0 .functor NOT 1, L_0xe4c3f0, C4<0>, C4<0>, C4<0>;
v0xe23340_0 .net "a", 0 0, L_0xe4c3f0;  alias, 1 drivers
v0xe233e0_0 .net "out", 0 0, L_0xe4bdc0;  1 drivers
S_0xe23500 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xe220b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4bfc0 .functor NOT 1, L_0xe4c030, C4<0>, C4<0>, C4<0>;
v0xe23710_0 .net "a", 0 0, L_0xe4c030;  1 drivers
v0xe237f0_0 .net "out", 0 0, L_0xe4bfc0;  alias, 1 drivers
S_0xe23bb0 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xe21e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe23e80_0 .net "clk", 0 0, L_0xe4bfc0;  alias, 1 drivers
v0xe23f90_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe24050_0 .var "q", 0 0;
v0xe240f0_0 .net "rstb", 0 0, L_0xe4c490;  alias, 1 drivers
E_0xe23e20/0 .event negedge, v0xe1fdd0_0;
E_0xe23e20/1 .event posedge, v0xe237f0_0;
E_0xe23e20 .event/or E_0xe23e20/0, E_0xe23e20/1;
S_0xe242b0 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xe21e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe24530_0 .net "clk", 0 0, L_0xe4bfc0;  alias, 1 drivers
v0xe245f0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe246b0_0 .var "q", 0 0;
v0xe24780_0 .net "rstb", 0 0, L_0xe4c490;  alias, 1 drivers
E_0xe244d0 .event negedge, v0xe1fdd0_0, v0xe237f0_0;
S_0xe248b0 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xe21e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xe24b70_0 .net "in_0", 0 0, L_0xe4c280;  1 drivers
v0xe24c50_0 .net "in_1", 0 0, L_0xe4c350;  1 drivers
v0xe24d10_0 .var "out", 0 0;
v0xe24de0_0 .net "sel", 0 0, L_0xe4c3f0;  alias, 1 drivers
E_0xe24af0 .event edge, v0xe1f020_0, v0xe24b70_0, v0xe24c50_0;
S_0xe254d0 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xe21bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xe25790_0 .net "ctrl", 0 0, v0xe24d10_0;  alias, 1 drivers
v0xe258a0_0 .net "in", 0 0, L_0xe4c670;  alias, 1 drivers
v0xe25960_0 .var "out", 0 0;
E_0xe25710 .event edge, v0xe24d10_0, v0xe258a0_0;
S_0xe265f0 .scope generate, "ro_loop[5]" "ro_loop[5]" 9 11, 9 11 0, S_0xdf7fa0;
 .timescale -9 -15;
P_0xe26800 .param/l "i" 0 9 11, +C4<0101>;
S_0xe268c0 .scope module, "rox1" "ro_block_1" 9 12, 2 39 0, S_0xe265f0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in_pol"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_pol"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xe2f3c0_0 .net "clk_ext", 0 0, L_0xe4db90;  1 drivers
v0xe2f570_0 .net "gray", 0 0, L_0xe4daf0;  1 drivers
v0xe2f610_0 .net "in_pol", 0 0, L_0xe4c710;  1 drivers
v0xe2f6b0_0 .net "in_pol_eve", 0 0, L_0xe4dcf0;  1 drivers
v0xe2f7a0_0 .net8 "out_mux_pol", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe2f890_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe2f930_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe26b40 .scope module, "ro_pol" "ro_block_1x" 2 44, 2 22 0, S_0xe268c0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xe2a9a0_0 .net "clk_ext", 0 0, L_0xe4db90;  alias, 1 drivers
v0xe2aa40_0 .net "eff_out", 0 0, v0xe29c60_0;  1 drivers
v0xe2ab00_0 .net "gray", 0 0, L_0xe4daf0;  alias, 1 drivers
v0xe2ac30_0 .net "in", 0 0, L_0xe4c710;  alias, 1 drivers
v0xe2acd0_0 .net8 "out_mux", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe13ba0_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe26db0 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xe26b40;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xe29ea0_0 .net "buff_out", 0 0, L_0xe4cc90;  1 drivers
v0xe29ff0_0 .net "clk", 0 0, L_0xe4daf0;  alias, 1 drivers
v0xe2a0b0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe2a150_0 .net "out", 0 0, v0xe29c60_0;  alias, 1 drivers
v0xe2a220_0 .net "q", 1 0, L_0xe4ce80;  1 drivers
v0xe2a2c0_0 .net "rstb", 0 0, L_0xe4db90;  alias, 1 drivers
L_0xe4ce80 .concat8 [ 1 1 0 0], v0xe295f0_0, v0xe28fb0_0;
L_0xe4cf80 .part L_0xe4ce80, 0, 1;
L_0xe4d050 .part L_0xe4ce80, 1, 1;
S_0xe27010 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xe26db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xe28860_0 .net "in", 0 0, L_0xe4daf0;  alias, 1 drivers
v0xe28930_0 .net "out", 0 0, L_0xe4cc90;  alias, 1 drivers
v0xe28a00_0 .net "w", 2 0, L_0xe4cb00;  1 drivers
L_0xe4c7c0 .part L_0xe4cb00, 0, 1;
L_0xe4c950 .part L_0xe4cb00, 1, 1;
L_0xe4cb00 .concat8 [ 1 1 1 0], L_0xe4ca90, L_0xe46aa0, L_0xe4c8b0;
L_0xe4cd00 .part L_0xe4cb00, 2, 1;
S_0xe27260 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xe27010;
 .timescale -9 -12;
P_0xe27470 .param/l "i" 0 4 15, +C4<00>;
S_0xe27550 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe27260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe46aa0 .functor NOT 1, L_0xe4c7c0, C4<0>, C4<0>, C4<0>;
v0xe27780_0 .net "a", 0 0, L_0xe4c7c0;  1 drivers
v0xe27860_0 .net "out", 0 0, L_0xe46aa0;  1 drivers
S_0xe27980 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xe27010;
 .timescale -9 -12;
P_0xe27b70 .param/l "i" 0 4 15, +C4<01>;
S_0xe27c30 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe27980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4c8b0 .functor NOT 1, L_0xe4c950, C4<0>, C4<0>, C4<0>;
v0xe27e60_0 .net "a", 0 0, L_0xe4c950;  1 drivers
v0xe27f40_0 .net "out", 0 0, L_0xe4c8b0;  1 drivers
S_0xe28060 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xe27010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4ca90 .functor NOT 1, L_0xe4daf0, C4<0>, C4<0>, C4<0>;
v0xe28270_0 .net "a", 0 0, L_0xe4daf0;  alias, 1 drivers
v0xe28330_0 .net "out", 0 0, L_0xe4ca90;  1 drivers
S_0xe28450 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xe27010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4cc90 .functor NOT 1, L_0xe4cd00, C4<0>, C4<0>, C4<0>;
v0xe28660_0 .net "a", 0 0, L_0xe4cd00;  1 drivers
v0xe28740_0 .net "out", 0 0, L_0xe4cc90;  alias, 1 drivers
S_0xe28b10 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xe26db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe28de0_0 .net "clk", 0 0, L_0xe4cc90;  alias, 1 drivers
v0xe28ef0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe28fb0_0 .var "q", 0 0;
v0xe29050_0 .net "rstb", 0 0, L_0xe4db90;  alias, 1 drivers
E_0xe28d80/0 .event negedge, v0xe29050_0;
E_0xe28d80/1 .event posedge, v0xe28740_0;
E_0xe28d80 .event/or E_0xe28d80/0, E_0xe28d80/1;
S_0xe291a0 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xe26db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe29470_0 .net "clk", 0 0, L_0xe4cc90;  alias, 1 drivers
v0xe29530_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe295f0_0 .var "q", 0 0;
v0xe296c0_0 .net "rstb", 0 0, L_0xe4db90;  alias, 1 drivers
E_0xe29410 .event negedge, v0xe29050_0, v0xe28740_0;
S_0xe29800 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xe26db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xe29ac0_0 .net "in_0", 0 0, L_0xe4cf80;  1 drivers
v0xe29ba0_0 .net "in_1", 0 0, L_0xe4d050;  1 drivers
v0xe29c60_0 .var "out", 0 0;
v0xe29d30_0 .net "sel", 0 0, L_0xe4daf0;  alias, 1 drivers
E_0xe29a40 .event edge, v0xe28270_0, v0xe29ac0_0, v0xe29ba0_0;
S_0xe2a410 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xe26b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xe2a6d0_0 .net "ctrl", 0 0, v0xe29c60_0;  alias, 1 drivers
v0xe2a7e0_0 .net "in", 0 0, L_0xe4c710;  alias, 1 drivers
v0xe2a8a0_0 .var "out", 0 0;
E_0xe2a650 .event edge, v0xe29c60_0, v0xe2a7e0_0;
S_0xe2af80 .scope module, "ro_pol_eve" "ro_block_1x" 2 51, 2 22 0, S_0xe268c0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xe2edf0_0 .net "clk_ext", 0 0, L_0xe4db90;  alias, 1 drivers
v0xe2ee90_0 .net "eff_out", 0 0, v0xe2e0a0_0;  1 drivers
v0xe2ef50_0 .net "gray", 0 0, L_0xe4daf0;  alias, 1 drivers
v0xe2eff0_0 .net "in", 0 0, L_0xe4dcf0;  alias, 1 drivers
v0xe2f0c0_0 .net8 "out_mux", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe13d50_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe2b1d0 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xe2af80;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xe2e2c0_0 .net "buff_out", 0 0, L_0xe4d6c0;  1 drivers
v0xe2e410_0 .net "clk", 0 0, L_0xe4daf0;  alias, 1 drivers
v0xe2e5e0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe2e680_0 .net "out", 0 0, v0xe2e0a0_0;  alias, 1 drivers
v0xe2e720_0 .net "q", 1 0, L_0xe4d8b0;  1 drivers
v0xe2e7c0_0 .net "rstb", 0 0, L_0xe4db90;  alias, 1 drivers
L_0xe4d8b0 .concat8 [ 1 1 0 0], v0xe2da40_0, v0xe2d3e0_0;
L_0xe4d980 .part L_0xe4d8b0, 0, 1;
L_0xe4da50 .part L_0xe4d8b0, 1, 1;
S_0xe2b440 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xe2b1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xe2cca0_0 .net "in", 0 0, L_0xe4daf0;  alias, 1 drivers
v0xe2cd40_0 .net "out", 0 0, L_0xe4d6c0;  alias, 1 drivers
v0xe2ce30_0 .net "w", 2 0, L_0xe4d530;  1 drivers
L_0xe4d1c0 .part L_0xe4d530, 0, 1;
L_0xe4d380 .part L_0xe4d530, 1, 1;
L_0xe4d530 .concat8 [ 1 1 1 0], L_0xe4d4c0, L_0xe4d0f0, L_0xe4d2b0;
L_0xe4d730 .part L_0xe4d530, 2, 1;
S_0xe2b690 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xe2b440;
 .timescale -9 -12;
P_0xe2b8a0 .param/l "i" 0 4 15, +C4<00>;
S_0xe2b980 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe2b690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4d0f0 .functor NOT 1, L_0xe4d1c0, C4<0>, C4<0>, C4<0>;
v0xe2bbb0_0 .net "a", 0 0, L_0xe4d1c0;  1 drivers
v0xe2bc90_0 .net "out", 0 0, L_0xe4d0f0;  1 drivers
S_0xe2bdb0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xe2b440;
 .timescale -9 -12;
P_0xe2bfa0 .param/l "i" 0 4 15, +C4<01>;
S_0xe2c060 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe2bdb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4d2b0 .functor NOT 1, L_0xe4d380, C4<0>, C4<0>, C4<0>;
v0xe2c290_0 .net "a", 0 0, L_0xe4d380;  1 drivers
v0xe2c370_0 .net "out", 0 0, L_0xe4d2b0;  1 drivers
S_0xe2c490 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xe2b440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4d4c0 .functor NOT 1, L_0xe4daf0, C4<0>, C4<0>, C4<0>;
v0xe2c6d0_0 .net "a", 0 0, L_0xe4daf0;  alias, 1 drivers
v0xe2c770_0 .net "out", 0 0, L_0xe4d4c0;  1 drivers
S_0xe2c890 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xe2b440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4d6c0 .functor NOT 1, L_0xe4d730, C4<0>, C4<0>, C4<0>;
v0xe2caa0_0 .net "a", 0 0, L_0xe4d730;  1 drivers
v0xe2cb80_0 .net "out", 0 0, L_0xe4d6c0;  alias, 1 drivers
S_0xe2cf40 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xe2b1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe2d210_0 .net "clk", 0 0, L_0xe4d6c0;  alias, 1 drivers
v0xe2d320_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe2d3e0_0 .var "q", 0 0;
v0xe2d480_0 .net "rstb", 0 0, L_0xe4db90;  alias, 1 drivers
E_0xe2d1b0/0 .event negedge, v0xe29050_0;
E_0xe2d1b0/1 .event posedge, v0xe2cb80_0;
E_0xe2d1b0 .event/or E_0xe2d1b0/0, E_0xe2d1b0/1;
S_0xe2d640 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xe2b1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe2d8c0_0 .net "clk", 0 0, L_0xe4d6c0;  alias, 1 drivers
v0xe2d980_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe2da40_0 .var "q", 0 0;
v0xe2db10_0 .net "rstb", 0 0, L_0xe4db90;  alias, 1 drivers
E_0xe2d860 .event negedge, v0xe29050_0, v0xe2cb80_0;
S_0xe2dc40 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xe2b1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xe2df00_0 .net "in_0", 0 0, L_0xe4d980;  1 drivers
v0xe2dfe0_0 .net "in_1", 0 0, L_0xe4da50;  1 drivers
v0xe2e0a0_0 .var "out", 0 0;
v0xe2e170_0 .net "sel", 0 0, L_0xe4daf0;  alias, 1 drivers
E_0xe2de80 .event edge, v0xe28270_0, v0xe2df00_0, v0xe2dfe0_0;
S_0xe2e860 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xe2af80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xe2eb20_0 .net "ctrl", 0 0, v0xe2e0a0_0;  alias, 1 drivers
v0xe2ec30_0 .net "in", 0 0, L_0xe4dcf0;  alias, 1 drivers
v0xe2ecf0_0 .var "out", 0 0;
E_0xe2eaa0 .event edge, v0xe2e0a0_0, v0xe2ec30_0;
S_0xe2fab0 .scope generate, "ro_loop[6]" "ro_loop[6]" 9 11, 9 11 0, S_0xdf7fa0;
 .timescale -9 -15;
P_0xe2fcc0 .param/l "i" 0 9 11, +C4<0110>;
S_0xe2fd80 .scope module, "rox1" "ro_block_1" 9 12, 2 39 0, S_0xe2fab0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in_pol"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_pol"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xe38610_0 .net "clk_ext", 0 0, L_0xe4f260;  1 drivers
v0xe387e0_0 .net "gray", 0 0, L_0xe4f1c0;  1 drivers
v0xe38880_0 .net "in_pol", 0 0, L_0xe4dd90;  1 drivers
v0xe38920_0 .net "in_pol_eve", 0 0, L_0xe4f4f0;  1 drivers
v0xe38a10_0 .net8 "out_mux_pol", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe38b00_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe38ba0_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe30000 .scope module, "ro_pol" "ro_block_1x" 2 44, 2 22 0, S_0xe2fd80;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xe33e30_0 .net "clk_ext", 0 0, L_0xe4f260;  alias, 1 drivers
v0xe33ed0_0 .net "eff_out", 0 0, v0xe330f0_0;  1 drivers
v0xe33f90_0 .net "gray", 0 0, L_0xe4f1c0;  alias, 1 drivers
v0xe340c0_0 .net "in", 0 0, L_0xe4dd90;  alias, 1 drivers
v0xe34160_0 .net8 "out_mux", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe34200_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe30270 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xe30000;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xe33330_0 .net "buff_out", 0 0, L_0xe4e390;  1 drivers
v0xe33480_0 .net "clk", 0 0, L_0xe4f1c0;  alias, 1 drivers
v0xe33540_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe335e0_0 .net "out", 0 0, v0xe330f0_0;  alias, 1 drivers
v0xe336b0_0 .net "q", 1 0, L_0xe4e580;  1 drivers
v0xe33750_0 .net "rstb", 0 0, L_0xe4f260;  alias, 1 drivers
L_0xe4e580 .concat8 [ 1 1 0 0], v0xe32a80_0, v0xe32440_0;
L_0xe4e650 .part L_0xe4e580, 0, 1;
L_0xe4e720 .part L_0xe4e580, 1, 1;
S_0xe304d0 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xe30270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xe31d20_0 .net "in", 0 0, L_0xe4f1c0;  alias, 1 drivers
v0xe31dc0_0 .net "out", 0 0, L_0xe4e390;  alias, 1 drivers
v0xe31e90_0 .net "w", 2 0, L_0xe4e200;  1 drivers
L_0xe4de90 .part L_0xe4e200, 0, 1;
L_0xe4e050 .part L_0xe4e200, 1, 1;
L_0xe4e200 .concat8 [ 1 1 1 0], L_0xe4e190, L_0xe4dc30, L_0xe4df80;
L_0xe4e400 .part L_0xe4e200, 2, 1;
S_0xe30720 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xe304d0;
 .timescale -9 -12;
P_0xe30930 .param/l "i" 0 4 15, +C4<00>;
S_0xe30a10 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe30720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4dc30 .functor NOT 1, L_0xe4de90, C4<0>, C4<0>, C4<0>;
v0xe30c40_0 .net "a", 0 0, L_0xe4de90;  1 drivers
v0xe30d20_0 .net "out", 0 0, L_0xe4dc30;  1 drivers
S_0xe30e40 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xe304d0;
 .timescale -9 -12;
P_0xe31030 .param/l "i" 0 4 15, +C4<01>;
S_0xe310f0 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe30e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4df80 .functor NOT 1, L_0xe4e050, C4<0>, C4<0>, C4<0>;
v0xe31320_0 .net "a", 0 0, L_0xe4e050;  1 drivers
v0xe31400_0 .net "out", 0 0, L_0xe4df80;  1 drivers
S_0xe31520 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xe304d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4e190 .functor NOT 1, L_0xe4f1c0, C4<0>, C4<0>, C4<0>;
v0xe31730_0 .net "a", 0 0, L_0xe4f1c0;  alias, 1 drivers
v0xe317f0_0 .net "out", 0 0, L_0xe4e190;  1 drivers
S_0xe31910 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xe304d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4e390 .functor NOT 1, L_0xe4e400, C4<0>, C4<0>, C4<0>;
v0xe31b20_0 .net "a", 0 0, L_0xe4e400;  1 drivers
v0xe31c00_0 .net "out", 0 0, L_0xe4e390;  alias, 1 drivers
S_0xe31fa0 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xe30270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe32270_0 .net "clk", 0 0, L_0xe4e390;  alias, 1 drivers
v0xe32380_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe32440_0 .var "q", 0 0;
v0xe324e0_0 .net "rstb", 0 0, L_0xe4f260;  alias, 1 drivers
E_0xe32210/0 .event negedge, v0xe324e0_0;
E_0xe32210/1 .event posedge, v0xe31c00_0;
E_0xe32210 .event/or E_0xe32210/0, E_0xe32210/1;
S_0xe32630 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xe30270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe32900_0 .net "clk", 0 0, L_0xe4e390;  alias, 1 drivers
v0xe329c0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe32a80_0 .var "q", 0 0;
v0xe32b50_0 .net "rstb", 0 0, L_0xe4f260;  alias, 1 drivers
E_0xe328a0 .event negedge, v0xe324e0_0, v0xe31c00_0;
S_0xe32c90 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xe30270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xe32f50_0 .net "in_0", 0 0, L_0xe4e650;  1 drivers
v0xe33030_0 .net "in_1", 0 0, L_0xe4e720;  1 drivers
v0xe330f0_0 .var "out", 0 0;
v0xe331c0_0 .net "sel", 0 0, L_0xe4f1c0;  alias, 1 drivers
E_0xe32ed0 .event edge, v0xe31730_0, v0xe32f50_0, v0xe33030_0;
S_0xe338a0 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xe30000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xe33b60_0 .net "ctrl", 0 0, v0xe330f0_0;  alias, 1 drivers
v0xe33c70_0 .net "in", 0 0, L_0xe4dd90;  alias, 1 drivers
v0xe33d30_0 .var "out", 0 0;
E_0xe33ae0 .event edge, v0xe330f0_0, v0xe33c70_0;
S_0xe342e0 .scope module, "ro_pol_eve" "ro_block_1x" 2 51, 2 22 0, S_0xe2fd80;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xe38170_0 .net "clk_ext", 0 0, L_0xe4f260;  alias, 1 drivers
v0xe38210_0 .net "eff_out", 0 0, v0xe37420_0;  1 drivers
v0xe382d0_0 .net "gray", 0 0, L_0xe4f1c0;  alias, 1 drivers
v0xe38370_0 .net "in", 0 0, L_0xe4f4f0;  alias, 1 drivers
v0xe38440_0 .net8 "out_mux", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe38530_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe34550 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xe342e0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xe37640_0 .net "buff_out", 0 0, L_0xe4ed90;  1 drivers
v0xe37790_0 .net "clk", 0 0, L_0xe4f1c0;  alias, 1 drivers
v0xe37960_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe37a00_0 .net "out", 0 0, v0xe37420_0;  alias, 1 drivers
v0xe37aa0_0 .net "q", 1 0, L_0xe4ef80;  1 drivers
v0xe37b40_0 .net "rstb", 0 0, L_0xe4f260;  alias, 1 drivers
L_0xe4ef80 .concat8 [ 1 1 0 0], v0xe36dc0_0, v0xe36760_0;
L_0xe4f050 .part L_0xe4ef80, 0, 1;
L_0xe4f120 .part L_0xe4ef80, 1, 1;
S_0xe347c0 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xe34550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xe36020_0 .net "in", 0 0, L_0xe4f1c0;  alias, 1 drivers
v0xe360c0_0 .net "out", 0 0, L_0xe4ed90;  alias, 1 drivers
v0xe361b0_0 .net "w", 2 0, L_0xe4ec00;  1 drivers
L_0xe4e890 .part L_0xe4ec00, 0, 1;
L_0xe4ea50 .part L_0xe4ec00, 1, 1;
L_0xe4ec00 .concat8 [ 1 1 1 0], L_0xe4eb90, L_0xe4e7c0, L_0xe4e980;
L_0xe4ee00 .part L_0xe4ec00, 2, 1;
S_0xe34a10 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xe347c0;
 .timescale -9 -12;
P_0xe34c20 .param/l "i" 0 4 15, +C4<00>;
S_0xe34d00 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe34a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4e7c0 .functor NOT 1, L_0xe4e890, C4<0>, C4<0>, C4<0>;
v0xe34f30_0 .net "a", 0 0, L_0xe4e890;  1 drivers
v0xe35010_0 .net "out", 0 0, L_0xe4e7c0;  1 drivers
S_0xe35130 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xe347c0;
 .timescale -9 -12;
P_0xe35320 .param/l "i" 0 4 15, +C4<01>;
S_0xe353e0 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe35130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4e980 .functor NOT 1, L_0xe4ea50, C4<0>, C4<0>, C4<0>;
v0xe35610_0 .net "a", 0 0, L_0xe4ea50;  1 drivers
v0xe356f0_0 .net "out", 0 0, L_0xe4e980;  1 drivers
S_0xe35810 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xe347c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4eb90 .functor NOT 1, L_0xe4f1c0, C4<0>, C4<0>, C4<0>;
v0xe35a50_0 .net "a", 0 0, L_0xe4f1c0;  alias, 1 drivers
v0xe35af0_0 .net "out", 0 0, L_0xe4eb90;  1 drivers
S_0xe35c10 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xe347c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4ed90 .functor NOT 1, L_0xe4ee00, C4<0>, C4<0>, C4<0>;
v0xe35e20_0 .net "a", 0 0, L_0xe4ee00;  1 drivers
v0xe35f00_0 .net "out", 0 0, L_0xe4ed90;  alias, 1 drivers
S_0xe362c0 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xe34550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe36590_0 .net "clk", 0 0, L_0xe4ed90;  alias, 1 drivers
v0xe366a0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe36760_0 .var "q", 0 0;
v0xe36800_0 .net "rstb", 0 0, L_0xe4f260;  alias, 1 drivers
E_0xe36530/0 .event negedge, v0xe324e0_0;
E_0xe36530/1 .event posedge, v0xe35f00_0;
E_0xe36530 .event/or E_0xe36530/0, E_0xe36530/1;
S_0xe369c0 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xe34550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe36c40_0 .net "clk", 0 0, L_0xe4ed90;  alias, 1 drivers
v0xe36d00_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe36dc0_0 .var "q", 0 0;
v0xe36e90_0 .net "rstb", 0 0, L_0xe4f260;  alias, 1 drivers
E_0xe36be0 .event negedge, v0xe324e0_0, v0xe35f00_0;
S_0xe36fc0 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xe34550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xe37280_0 .net "in_0", 0 0, L_0xe4f050;  1 drivers
v0xe37360_0 .net "in_1", 0 0, L_0xe4f120;  1 drivers
v0xe37420_0 .var "out", 0 0;
v0xe374f0_0 .net "sel", 0 0, L_0xe4f1c0;  alias, 1 drivers
E_0xe37200 .event edge, v0xe31730_0, v0xe37280_0, v0xe37360_0;
S_0xe37be0 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xe342e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xe37ea0_0 .net "ctrl", 0 0, v0xe37420_0;  alias, 1 drivers
v0xe37fb0_0 .net "in", 0 0, L_0xe4f4f0;  alias, 1 drivers
v0xe38070_0 .var "out", 0 0;
E_0xe37e20 .event edge, v0xe37420_0, v0xe37fb0_0;
S_0xe38d00 .scope generate, "ro_loop[7]" "ro_loop[7]" 9 11, 9 11 0, S_0xdf7fa0;
 .timescale -9 -15;
P_0xe38f10 .param/l "i" 0 9 11, +C4<0111>;
S_0xe38fd0 .scope module, "rox1" "ro_block_1" 9 12, 2 39 0, S_0xe38d00;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in_pol"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_pol"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xe41ca0_0 .net "clk_ext", 0 0, L_0xe50be0;  1 drivers
v0xe41e70_0 .net "gray", 0 0, L_0xe50a30;  1 drivers
v0xe41f10_0 .net "in_pol", 0 0, L_0xe50c80;  1 drivers
v0xe41fb0_0 .net "in_pol_eve", 0 0, L_0xe50d20;  1 drivers
v0xe420a0_0 .net8 "out_mux_pol", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe42190_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe42230_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe39250 .scope module, "ro_pol" "ro_block_1x" 2 44, 2 22 0, S_0xe38fd0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xe3d4c0_0 .net "clk_ext", 0 0, L_0xe50be0;  alias, 1 drivers
v0xe3d560_0 .net "eff_out", 0 0, v0xe3c780_0;  1 drivers
v0xe3d620_0 .net "gray", 0 0, L_0xe50a30;  alias, 1 drivers
v0xe3d750_0 .net "in", 0 0, L_0xe50c80;  alias, 1 drivers
v0xe3d7f0_0 .net8 "out_mux", 0 0, RS_0x7fd25d0e9f88;  alias, 8 drivers
v0xe3d890_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe394c0 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xe39250;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xe3c9c0_0 .net "buff_out", 0 0, L_0xe4fc00;  1 drivers
v0xe3cb10_0 .net "clk", 0 0, L_0xe50a30;  alias, 1 drivers
v0xe3cbd0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe3cc70_0 .net "out", 0 0, v0xe3c780_0;  alias, 1 drivers
v0xe3cd40_0 .net "q", 1 0, L_0xe4fdf0;  1 drivers
v0xe3cde0_0 .net "rstb", 0 0, L_0xe50be0;  alias, 1 drivers
L_0xe4fdf0 .concat8 [ 1 1 0 0], v0xe1b200_0, v0xe3b6c0_0;
L_0xe4fec0 .part L_0xe4fdf0, 0, 1;
L_0xe4ff90 .part L_0xe4fdf0, 1, 1;
S_0xe39720 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xe394c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xe3af70_0 .net "in", 0 0, L_0xe50a30;  alias, 1 drivers
v0xe3b040_0 .net "out", 0 0, L_0xe4fc00;  alias, 1 drivers
v0xe3b110_0 .net "w", 2 0, L_0xe4fa70;  1 drivers
L_0xe4f440 .part L_0xe4fa70, 0, 1;
L_0xe4f8c0 .part L_0xe4fa70, 1, 1;
L_0xe4fa70 .concat8 [ 1 1 1 0], L_0xe4fa00, L_0xe496e0, L_0xe4f7f0;
L_0xe4fc70 .part L_0xe4fa70, 2, 1;
S_0xe39970 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xe39720;
 .timescale -9 -12;
P_0xe39b80 .param/l "i" 0 4 15, +C4<00>;
S_0xe39c60 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe39970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe496e0 .functor NOT 1, L_0xe4f440, C4<0>, C4<0>, C4<0>;
v0xe39e90_0 .net "a", 0 0, L_0xe4f440;  1 drivers
v0xe39f70_0 .net "out", 0 0, L_0xe496e0;  1 drivers
S_0xe3a090 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xe39720;
 .timescale -9 -12;
P_0xe3a280 .param/l "i" 0 4 15, +C4<01>;
S_0xe3a340 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe3a090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4f7f0 .functor NOT 1, L_0xe4f8c0, C4<0>, C4<0>, C4<0>;
v0xe3a570_0 .net "a", 0 0, L_0xe4f8c0;  1 drivers
v0xe3a650_0 .net "out", 0 0, L_0xe4f7f0;  1 drivers
S_0xe3a770 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xe39720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4fa00 .functor NOT 1, L_0xe50a30, C4<0>, C4<0>, C4<0>;
v0xe3a980_0 .net "a", 0 0, L_0xe50a30;  alias, 1 drivers
v0xe3aa40_0 .net "out", 0 0, L_0xe4fa00;  1 drivers
S_0xe3ab60 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xe39720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe4fc00 .functor NOT 1, L_0xe4fc70, C4<0>, C4<0>, C4<0>;
v0xe3ad70_0 .net "a", 0 0, L_0xe4fc70;  1 drivers
v0xe3ae50_0 .net "out", 0 0, L_0xe4fc00;  alias, 1 drivers
S_0xe3b220 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xe394c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe3b4f0_0 .net "clk", 0 0, L_0xe4fc00;  alias, 1 drivers
v0xe3b600_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe3b6c0_0 .var "q", 0 0;
v0xe3b760_0 .net "rstb", 0 0, L_0xe50be0;  alias, 1 drivers
E_0xe3b490/0 .event negedge, v0xe3b760_0;
E_0xe3b490/1 .event posedge, v0xe3ae50_0;
E_0xe3b490 .event/or E_0xe3b490/0, E_0xe3b490/1;
S_0xe3b8b0 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xe394c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe3bb80_0 .net "clk", 0 0, L_0xe4fc00;  alias, 1 drivers
v0xe3bc40_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe1b200_0 .var "q", 0 0;
v0xe1b2d0_0 .net "rstb", 0 0, L_0xe50be0;  alias, 1 drivers
E_0xe3bb20 .event negedge, v0xe3b760_0, v0xe3ae50_0;
S_0xe1b410 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xe394c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xe3c5e0_0 .net "in_0", 0 0, L_0xe4fec0;  1 drivers
v0xe3c6c0_0 .net "in_1", 0 0, L_0xe4ff90;  1 drivers
v0xe3c780_0 .var "out", 0 0;
v0xe3c850_0 .net "sel", 0 0, L_0xe50a30;  alias, 1 drivers
E_0xe3c580 .event edge, v0xe3a980_0, v0xe3c5e0_0, v0xe3c6c0_0;
S_0xe3cf30 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xe39250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xe3d1f0_0 .net "ctrl", 0 0, v0xe3c780_0;  alias, 1 drivers
v0xe3d300_0 .net "in", 0 0, L_0xe50c80;  alias, 1 drivers
v0xe3d3c0_0 .var "out", 0 0;
E_0xe3d170 .event edge, v0xe3c780_0, v0xe3d300_0;
S_0xe3d970 .scope module, "ro_pol_eve" "ro_block_1x" 2 51, 2 22 0, S_0xe38fd0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "pwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_ext"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out_mux"
v0xe41800_0 .net "clk_ext", 0 0, L_0xe50be0;  alias, 1 drivers
v0xe418a0_0 .net "eff_out", 0 0, v0xe40ab0_0;  1 drivers
v0xe41960_0 .net "gray", 0 0, L_0xe50a30;  alias, 1 drivers
v0xe41a00_0 .net "in", 0 0, L_0xe50d20;  alias, 1 drivers
v0xe41ad0_0 .net8 "out_mux", 0 0, RS_0x7fd25d0ea8e8;  alias, 8 drivers
v0xe41bc0_0 .net "pwr", 0 0, v0xe43d70_0;  alias, 1 drivers
S_0xe3dbe0 .scope module, "ef" "edge_ff" 2 27, 2 9 0, S_0xe3d970;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xe40cd0_0 .net "buff_out", 0 0, L_0xe50600;  1 drivers
v0xe40e20_0 .net "clk", 0 0, L_0xe50a30;  alias, 1 drivers
v0xe40ff0_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe41090_0 .net "out", 0 0, v0xe40ab0_0;  alias, 1 drivers
v0xe41130_0 .net "q", 1 0, L_0xe507f0;  1 drivers
v0xe411d0_0 .net "rstb", 0 0, L_0xe50be0;  alias, 1 drivers
L_0xe507f0 .concat8 [ 1 1 0 0], v0xe40450_0, v0xe3fdf0_0;
L_0xe508c0 .part L_0xe507f0, 0, 1;
L_0xe50990 .part L_0xe507f0, 1, 1;
S_0xe3de50 .scope module, "bf" "buffer" 2 14, 4 9 0, S_0xe3dbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xe3f6b0_0 .net "in", 0 0, L_0xe50a30;  alias, 1 drivers
v0xe3f750_0 .net "out", 0 0, L_0xe50600;  alias, 1 drivers
v0xe3f840_0 .net "w", 2 0, L_0xe50470;  1 drivers
L_0xe50100 .part L_0xe50470, 0, 1;
L_0xe502c0 .part L_0xe50470, 1, 1;
L_0xe50470 .concat8 [ 1 1 1 0], L_0xe50400, L_0xe50030, L_0xe501f0;
L_0xe50670 .part L_0xe50470, 2, 1;
S_0xe3e0a0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 4 15, 4 15 0, S_0xe3de50;
 .timescale -9 -12;
P_0xe3e2b0 .param/l "i" 0 4 15, +C4<00>;
S_0xe3e390 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe3e0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe50030 .functor NOT 1, L_0xe50100, C4<0>, C4<0>, C4<0>;
v0xe3e5c0_0 .net "a", 0 0, L_0xe50100;  1 drivers
v0xe3e6a0_0 .net "out", 0 0, L_0xe50030;  1 drivers
S_0xe3e7c0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 4 15, 4 15 0, S_0xe3de50;
 .timescale -9 -12;
P_0xe3e9b0 .param/l "i" 0 4 15, +C4<01>;
S_0xe3ea70 .scope module, "g2" "not_gate" 4 16, 4 3 0, S_0xe3e7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe501f0 .functor NOT 1, L_0xe502c0, C4<0>, C4<0>, C4<0>;
v0xe3eca0_0 .net "a", 0 0, L_0xe502c0;  1 drivers
v0xe3ed80_0 .net "out", 0 0, L_0xe501f0;  1 drivers
S_0xe3eea0 .scope module, "g1" "not_gate" 4 14, 4 3 0, S_0xe3de50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe50400 .functor NOT 1, L_0xe50a30, C4<0>, C4<0>, C4<0>;
v0xe3f0e0_0 .net "a", 0 0, L_0xe50a30;  alias, 1 drivers
v0xe3f180_0 .net "out", 0 0, L_0xe50400;  1 drivers
S_0xe3f2a0 .scope module, "g3" "not_gate" 4 19, 4 3 0, S_0xe3de50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xe50600 .functor NOT 1, L_0xe50670, C4<0>, C4<0>, C4<0>;
v0xe3f4b0_0 .net "a", 0 0, L_0xe50670;  1 drivers
v0xe3f590_0 .net "out", 0 0, L_0xe50600;  alias, 1 drivers
S_0xe3f950 .scope module, "dff" "asyn_rstb_dff" 2 15, 5 2 0, S_0xe3dbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe3fc20_0 .net "clk", 0 0, L_0xe50600;  alias, 1 drivers
v0xe3fd30_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe3fdf0_0 .var "q", 0 0;
v0xe3fe90_0 .net "rstb", 0 0, L_0xe50be0;  alias, 1 drivers
E_0xe3fbc0/0 .event negedge, v0xe3b760_0;
E_0xe3fbc0/1 .event posedge, v0xe3f590_0;
E_0xe3fbc0 .event/or E_0xe3fbc0/0, E_0xe3fbc0/1;
S_0xe40050 .scope module, "dff_n" "asyn_rstb_dff_n" 2 16, 6 2 0, S_0xe3dbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xe402d0_0 .net "clk", 0 0, L_0xe50600;  alias, 1 drivers
v0xe40390_0 .net "d", 0 0, v0xe43d70_0;  alias, 1 drivers
v0xe40450_0 .var "q", 0 0;
v0xe40520_0 .net "rstb", 0 0, L_0xe50be0;  alias, 1 drivers
E_0xe40270 .event negedge, v0xe3b760_0, v0xe3f590_0;
S_0xe40650 .scope module, "mux" "mux_2_1" 2 17, 7 2 0, S_0xe3dbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xe40910_0 .net "in_0", 0 0, L_0xe508c0;  1 drivers
v0xe409f0_0 .net "in_1", 0 0, L_0xe50990;  1 drivers
v0xe40ab0_0 .var "out", 0 0;
v0xe40b80_0 .net "sel", 0 0, L_0xe50a30;  alias, 1 drivers
E_0xe40890 .event edge, v0xe3a980_0, v0xe40910_0, v0xe409f0_0;
S_0xe41270 .scope module, "tribuf" "tbuf" 2 33, 8 2 0, S_0xe3d970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xe41530_0 .net "ctrl", 0 0, v0xe40ab0_0;  alias, 1 drivers
v0xe41640_0 .net "in", 0 0, L_0xe50d20;  alias, 1 drivers
v0xe41700_0 .var "out", 0 0;
E_0xe414b0 .event edge, v0xe40ab0_0, v0xe41640_0;
    .scope S_0xdd3840;
T_0 ;
    %wait E_0xdc2900;
    %load/vec4 v0xdb3120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdc9160, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd7c370_0, 0, 32;
T_0.2 ;
    %load/vec4 v0xd7c370_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0xd7c370_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdc9160, 0, 4;
    %load/vec4 v0xd7c370_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd7c370_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xd7c1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdc9160, 4;
    %inv;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdc9160, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd7c370_0, 0, 32;
T_0.6 ;
    %load/vec4 v0xd7c370_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.7, 5;
    %load/vec4 v0xd7c370_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0xdc9160, 4;
    %load/vec4 v0xd7c370_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xdc9160, 4;
    %load/vec4 v0xd7c370_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xdd45c0, 4;
    %and;
    %xor;
    %load/vec4 v0xd7c370_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdc9160, 0, 4;
    %load/vec4 v0xd7c370_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd7c370_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdc9160, 4;
    %load/vec4 v0xdb2fd0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdd45c0, 4;
    %and;
    %xor;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdc9160, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xdd3840;
T_1 ;
    %wait E_0xdc33f0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdd45c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdd43b0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0xdd43b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0xdd43b0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xdd45c0, 4;
    %load/vec4 v0xdd43b0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xdc9160, 4;
    %inv;
    %and;
    %load/vec4 v0xdd43b0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdd45c0, 0, 4;
    %load/vec4 v0xdd43b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xdd43b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdc9160, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdc9160, 4;
    %or;
    %assign/vec4 v0xdb2fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdd44e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0xdd44e0_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0xdd44e0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0xdc9160, 4;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0xdd44e0_0;
    %assign/vec4/off/d v0xd7c2b0_0, 4, 5;
    %load/vec4 v0xdd44e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xdd44e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xcc01d0;
T_2 ;
    %wait E_0xcc03f0;
    %load/vec4 v0xcbec00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcbeb60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xcba480_0;
    %assign/vec4 v0xcbeb60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xcbed70;
T_3 ;
    %wait E_0xcc8630;
    %load/vec4 v0xcc88e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcc8810_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xcc8750_0;
    %assign/vec4 v0xcc8810_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xcc1cd0;
T_4 ;
    %wait E_0xcc1f10;
    %load/vec4 v0xccab80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0xcc1f70_0;
    %store/vec4 v0xccaab0_0, 0, 1;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0xcca9f0_0;
    %store/vec4 v0xccaab0_0, 0, 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xdf0e20;
T_5 ;
    %wait E_0xdf1060;
    %load/vec4 v0xdf10e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xdf12b0_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0xdf11f0_0;
    %store/vec4 v0xdf12b0_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xdf3870;
T_6 ;
    %wait E_0xdf3ae0;
    %load/vec4 v0xdf3e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf3da0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xdf3c50_0;
    %assign/vec4 v0xdf3da0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xdf4000;
T_7 ;
    %wait E_0xdf4220;
    %load/vec4 v0xdf44d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf4400_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xdf4340_0;
    %assign/vec4 v0xdf4400_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xdf4600;
T_8 ;
    %wait E_0xdf47f0;
    %load/vec4 v0xdf4ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0xdf4870_0;
    %store/vec4 v0xdf4a10_0, 0, 1;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0xdf4950_0;
    %store/vec4 v0xdf4a10_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xdf51d0;
T_9 ;
    %wait E_0xdf5410;
    %load/vec4 v0xdf5490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xdf56b0_0, 0, 1;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0xdf55a0_0;
    %store/vec4 v0xdf56b0_0, 0, 1;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xdd9860;
T_10 ;
    %pushi/real 1638400000, 4073; load=195.312
    %store/real v0xdf6600_0;
    %pushi/real 1638400000, 4073; load=195.312
    %store/real v0xdf6560_0;
    %pushi/real 1638400000, 4074; load=390.625
    %store/real v0xdf6790_0;
    %end;
    .thread T_10;
    .scope S_0xdd9860;
T_11 ;
    %vpi_call 2 93 "$dumpfile", "ro_block_1.vcd" {0 0 0};
    %vpi_call 2 94 "$dumpvars" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xdd9860;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdf64a0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdf64a0_0, 0, 1;
T_12.0 ;
    %load/real v0xdf6600_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xdf64a0_0;
    %inv;
    %store/vec4 v0xdf64a0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0xdd9860;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdf63e0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdf63e0_0, 0, 1;
T_13.0 ;
    %load/real v0xdf6560_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xdf63e0_0;
    %inv;
    %store/vec4 v0xdf63e0_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0xdd9860;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdf66a0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdf66a0_0, 0, 1;
    %load/real v0xdf6560_0;
    %pushi/vec4 1, 0, 32;
    %ix/vec4/s 5;
    %cvt/rs 5;
    %add/wr;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdf66a0_0, 0, 1;
T_14.0 ;
    %load/real v0xdf6790_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xdf66a0_0;
    %inv;
    %store/vec4 v0xdf66a0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0xdd9860;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdf6b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdf6830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdf6970_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdf6970_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdd8cb0;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %pushi/vec4 340, 0, 32;
T_15.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.3, 5;
    %jmp/1 T_15.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdd8cb0;
    %jmp T_15.2;
T_15.3 ;
    %pop/vec4 1;
    %delay 100000000, 0;
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0xdf6c50;
T_16 ;
    %wait E_0xdf7030;
    %load/vec4 v0xdf7e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdf7990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdf7320_0, 0, 32;
T_16.2 ;
    %load/vec4 v0xdf7320_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0xdf7320_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdf7990, 0, 4;
    %load/vec4 v0xdf7320_0;
    %addi 1, 0, 32;
    %store/vec4 v0xdf7320_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xdf7170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdf7990, 4;
    %inv;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdf7990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdf7320_0, 0, 32;
T_16.6 ;
    %load/vec4 v0xdf7320_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_16.7, 5;
    %load/vec4 v0xdf7320_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0xdf7990, 4;
    %load/vec4 v0xdf7320_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xdf7990, 4;
    %load/vec4 v0xdf7320_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xdf7610, 4;
    %and;
    %xor;
    %load/vec4 v0xdf7320_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdf7990, 0, 4;
    %load/vec4 v0xdf7320_0;
    %addi 1, 0, 32;
    %store/vec4 v0xdf7320_0, 0, 32;
    %jmp T_16.6;
T_16.7 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdf7990, 4;
    %load/vec4 v0xdf7d10_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdf7610, 4;
    %and;
    %xor;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdf7990, 0, 4;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xdf6c50;
T_17 ;
    %wait E_0xdf6e90;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdf7610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdf7400_0, 0, 32;
T_17.0 ;
    %load/vec4 v0xdf7400_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_17.1, 5;
    %load/vec4 v0xdf7400_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xdf7610, 4;
    %load/vec4 v0xdf7400_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xdf7990, 4;
    %inv;
    %and;
    %load/vec4 v0xdf7400_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdf7610, 0, 4;
    %load/vec4 v0xdf7400_0;
    %addi 1, 0, 32;
    %store/vec4 v0xdf7400_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdf7990, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdf7990, 4;
    %or;
    %assign/vec4 v0xdf7d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdf7530_0, 0, 32;
T_17.2 ;
    %load/vec4 v0xdf7530_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_17.3, 5;
    %load/vec4 v0xdf7530_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0xdf7990, 4;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0xdf7530_0;
    %assign/vec4/off/d v0xdf7230_0, 4, 5;
    %load/vec4 v0xdf7530_0;
    %addi 1, 0, 32;
    %store/vec4 v0xdf7530_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xdfa7f0;
T_18 ;
    %wait E_0xdfaa60;
    %load/vec4 v0xdfad30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdfac90_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xdfabd0_0;
    %assign/vec4 v0xdfac90_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xdfaea0;
T_19 ;
    %wait E_0xdfb110;
    %load/vec4 v0xdfb3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdfb320_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xdfb230_0;
    %assign/vec4 v0xdfb320_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xdfb510;
T_20 ;
    %wait E_0xdfb750;
    %load/vec4 v0xdfba40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %jmp T_20.2;
T_20.0 ;
    %load/vec4 v0xdfb7d0_0;
    %store/vec4 v0xdfb970_0, 0, 1;
    %jmp T_20.2;
T_20.1 ;
    %load/vec4 v0xdfb8b0_0;
    %store/vec4 v0xdfb970_0, 0, 1;
    %jmp T_20.2;
T_20.2 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0xdfc140;
T_21 ;
    %wait E_0xdfc380;
    %load/vec4 v0xdfc400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %jmp T_21.2;
T_21.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xdfc5d0_0, 0, 1;
    %jmp T_21.2;
T_21.1 ;
    %load/vec4 v0xdfc510_0;
    %store/vec4 v0xdfc5d0_0, 0, 1;
    %jmp T_21.2;
T_21.2 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0xdfeb90;
T_22 ;
    %wait E_0xdfee00;
    %load/vec4 v0xdff160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdff0c0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0xdfef70_0;
    %assign/vec4 v0xdff0c0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xdff320;
T_23 ;
    %wait E_0xdff540;
    %load/vec4 v0xdff7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdff720_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0xdff660_0;
    %assign/vec4 v0xdff720_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xdff920;
T_24 ;
    %wait E_0xdffb10;
    %load/vec4 v0xdffe00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %jmp T_24.2;
T_24.0 ;
    %load/vec4 v0xdffb90_0;
    %store/vec4 v0xdffd30_0, 0, 1;
    %jmp T_24.2;
T_24.1 ;
    %load/vec4 v0xdffc70_0;
    %store/vec4 v0xdffd30_0, 0, 1;
    %jmp T_24.2;
T_24.2 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0xe004f0;
T_25 ;
    %wait E_0xe00730;
    %load/vec4 v0xe007b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %jmp T_25.2;
T_25.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xe00980_0, 0, 1;
    %jmp T_25.2;
T_25.1 ;
    %load/vec4 v0xe008c0_0;
    %store/vec4 v0xe00980_0, 0, 1;
    %jmp T_25.2;
T_25.2 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0xe03c30;
T_26 ;
    %wait E_0xe03ea0;
    %load/vec4 v0xe04170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe040d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xe04010_0;
    %assign/vec4 v0xe040d0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xe042c0;
T_27 ;
    %wait E_0xe04530;
    %load/vec4 v0xe047e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe04710_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0xe04650_0;
    %assign/vec4 v0xe04710_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xe04920;
T_28 ;
    %wait E_0xe04b60;
    %load/vec4 v0xe04e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %jmp T_28.2;
T_28.0 ;
    %load/vec4 v0xe04be0_0;
    %store/vec4 v0xe04d80_0, 0, 1;
    %jmp T_28.2;
T_28.1 ;
    %load/vec4 v0xe04cc0_0;
    %store/vec4 v0xe04d80_0, 0, 1;
    %jmp T_28.2;
T_28.2 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xe05530;
T_29 ;
    %wait E_0xe05770;
    %load/vec4 v0xe057f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %jmp T_29.2;
T_29.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xe059c0_0, 0, 1;
    %jmp T_29.2;
T_29.1 ;
    %load/vec4 v0xe05900_0;
    %store/vec4 v0xe059c0_0, 0, 1;
    %jmp T_29.2;
T_29.2 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0xe07f90;
T_30 ;
    %wait E_0xe08200;
    %load/vec4 v0xe084d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08430_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0xe08370_0;
    %assign/vec4 v0xe08430_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0xe08690;
T_31 ;
    %wait E_0xe088b0;
    %load/vec4 v0xe08b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08a90_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0xe089d0_0;
    %assign/vec4 v0xe08a90_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0xe08c90;
T_32 ;
    %wait E_0xe08ed0;
    %load/vec4 v0xe091c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %jmp T_32.2;
T_32.0 ;
    %load/vec4 v0xe08f50_0;
    %store/vec4 v0xe090f0_0, 0, 1;
    %jmp T_32.2;
T_32.1 ;
    %load/vec4 v0xe09030_0;
    %store/vec4 v0xe090f0_0, 0, 1;
    %jmp T_32.2;
T_32.2 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0xe098b0;
T_33 ;
    %wait E_0xe09af0;
    %load/vec4 v0xe09b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %jmp T_33.2;
T_33.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xe09d40_0, 0, 1;
    %jmp T_33.2;
T_33.1 ;
    %load/vec4 v0xe09c80_0;
    %store/vec4 v0xe09d40_0, 0, 1;
    %jmp T_33.2;
T_33.2 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0xe0d040;
T_34 ;
    %wait E_0xe0d2b0;
    %load/vec4 v0xe0d580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe0d4e0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0xe0d420_0;
    %assign/vec4 v0xe0d4e0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0xe0d6d0;
T_35 ;
    %wait E_0xe0d940;
    %load/vec4 v0xe0dbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe0db20_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xe0da60_0;
    %assign/vec4 v0xe0db20_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xe0dd30;
T_36 ;
    %wait E_0xe0df70;
    %load/vec4 v0xe0e260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %jmp T_36.2;
T_36.0 ;
    %load/vec4 v0xe0dff0_0;
    %store/vec4 v0xe0e190_0, 0, 1;
    %jmp T_36.2;
T_36.1 ;
    %load/vec4 v0xe0e0d0_0;
    %store/vec4 v0xe0e190_0, 0, 1;
    %jmp T_36.2;
T_36.2 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0xe0e940;
T_37 ;
    %wait E_0xe0eb80;
    %load/vec4 v0xe0ec00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %jmp T_37.2;
T_37.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xe0edd0_0, 0, 1;
    %jmp T_37.2;
T_37.1 ;
    %load/vec4 v0xe0ed10_0;
    %store/vec4 v0xe0edd0_0, 0, 1;
    %jmp T_37.2;
T_37.2 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0xe11360;
T_38 ;
    %wait E_0xe115d0;
    %load/vec4 v0xe118a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe11800_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0xe11740_0;
    %assign/vec4 v0xe11800_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0xe11a60;
T_39 ;
    %wait E_0xe11c80;
    %load/vec4 v0xe11f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe11e60_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0xe11da0_0;
    %assign/vec4 v0xe11e60_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0xe12060;
T_40 ;
    %wait E_0xe122a0;
    %load/vec4 v0xe12590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %jmp T_40.2;
T_40.0 ;
    %load/vec4 v0xe12320_0;
    %store/vec4 v0xe124c0_0, 0, 1;
    %jmp T_40.2;
T_40.1 ;
    %load/vec4 v0xe12400_0;
    %store/vec4 v0xe124c0_0, 0, 1;
    %jmp T_40.2;
T_40.2 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0xe12c80;
T_41 ;
    %wait E_0xe12ec0;
    %load/vec4 v0xe12f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xe13110_0, 0, 1;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0xe13050_0;
    %store/vec4 v0xe13110_0, 0, 1;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0xe163e0;
T_42 ;
    %wait E_0xe16650;
    %load/vec4 v0xe16920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe16880_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0xe167c0_0;
    %assign/vec4 v0xe16880_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xe16a70;
T_43 ;
    %wait E_0xe16ce0;
    %load/vec4 v0xe16f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe16ec0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0xe16e00_0;
    %assign/vec4 v0xe16ec0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0xe170d0;
T_44 ;
    %wait E_0xe17310;
    %load/vec4 v0xe17600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %jmp T_44.2;
T_44.0 ;
    %load/vec4 v0xe17390_0;
    %store/vec4 v0xe17530_0, 0, 1;
    %jmp T_44.2;
T_44.1 ;
    %load/vec4 v0xe17470_0;
    %store/vec4 v0xe17530_0, 0, 1;
    %jmp T_44.2;
T_44.2 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0xe17ce0;
T_45 ;
    %wait E_0xe17f20;
    %load/vec4 v0xe17fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %jmp T_45.2;
T_45.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xe18170_0, 0, 1;
    %jmp T_45.2;
T_45.1 ;
    %load/vec4 v0xe180b0_0;
    %store/vec4 v0xe18170_0, 0, 1;
    %jmp T_45.2;
T_45.2 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0xe1a700;
T_46 ;
    %wait E_0xe1a970;
    %load/vec4 v0xe1ac40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe1aba0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0xe1aae0_0;
    %assign/vec4 v0xe1aba0_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0xe1ae00;
T_47 ;
    %wait E_0xe1b020;
    %load/vec4 v0xe0a400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe0a330_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0xe1b140_0;
    %assign/vec4 v0xe0a330_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0xe1b610;
T_48 ;
    %wait E_0xe1b850;
    %load/vec4 v0xe1bb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0xe1b8d0_0;
    %store/vec4 v0xe1ba70_0, 0, 1;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0xe1b9b0_0;
    %store/vec4 v0xe1ba70_0, 0, 1;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0xe1c230;
T_49 ;
    %wait E_0xe1c470;
    %load/vec4 v0xe1c4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xe1c6c0_0, 0, 1;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0xe1c600_0;
    %store/vec4 v0xe1c6c0_0, 0, 1;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0xe1f890;
T_50 ;
    %wait E_0xe1fb00;
    %load/vec4 v0xe1fdd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe1fd30_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0xe1fc70_0;
    %assign/vec4 v0xe1fd30_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0xe1ff20;
T_51 ;
    %wait E_0xe20190;
    %load/vec4 v0xe20440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe20370_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0xe202b0_0;
    %assign/vec4 v0xe20370_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0xe20580;
T_52 ;
    %wait E_0xe207c0;
    %load/vec4 v0xe20ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %jmp T_52.2;
T_52.0 ;
    %load/vec4 v0xe20840_0;
    %store/vec4 v0xe209e0_0, 0, 1;
    %jmp T_52.2;
T_52.1 ;
    %load/vec4 v0xe20920_0;
    %store/vec4 v0xe209e0_0, 0, 1;
    %jmp T_52.2;
T_52.2 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0xe21190;
T_53 ;
    %wait E_0xe213d0;
    %load/vec4 v0xe21450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %jmp T_53.2;
T_53.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xe21620_0, 0, 1;
    %jmp T_53.2;
T_53.1 ;
    %load/vec4 v0xe21560_0;
    %store/vec4 v0xe21620_0, 0, 1;
    %jmp T_53.2;
T_53.2 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0xe23bb0;
T_54 ;
    %wait E_0xe23e20;
    %load/vec4 v0xe240f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe24050_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0xe23f90_0;
    %assign/vec4 v0xe24050_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0xe242b0;
T_55 ;
    %wait E_0xe244d0;
    %load/vec4 v0xe24780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe246b0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0xe245f0_0;
    %assign/vec4 v0xe246b0_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0xe248b0;
T_56 ;
    %wait E_0xe24af0;
    %load/vec4 v0xe24de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %jmp T_56.2;
T_56.0 ;
    %load/vec4 v0xe24b70_0;
    %store/vec4 v0xe24d10_0, 0, 1;
    %jmp T_56.2;
T_56.1 ;
    %load/vec4 v0xe24c50_0;
    %store/vec4 v0xe24d10_0, 0, 1;
    %jmp T_56.2;
T_56.2 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0xe254d0;
T_57 ;
    %wait E_0xe25710;
    %load/vec4 v0xe25790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %jmp T_57.2;
T_57.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xe25960_0, 0, 1;
    %jmp T_57.2;
T_57.1 ;
    %load/vec4 v0xe258a0_0;
    %store/vec4 v0xe25960_0, 0, 1;
    %jmp T_57.2;
T_57.2 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0xe28b10;
T_58 ;
    %wait E_0xe28d80;
    %load/vec4 v0xe29050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe28fb0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0xe28ef0_0;
    %assign/vec4 v0xe28fb0_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0xe291a0;
T_59 ;
    %wait E_0xe29410;
    %load/vec4 v0xe296c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe295f0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0xe29530_0;
    %assign/vec4 v0xe295f0_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0xe29800;
T_60 ;
    %wait E_0xe29a40;
    %load/vec4 v0xe29d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %jmp T_60.2;
T_60.0 ;
    %load/vec4 v0xe29ac0_0;
    %store/vec4 v0xe29c60_0, 0, 1;
    %jmp T_60.2;
T_60.1 ;
    %load/vec4 v0xe29ba0_0;
    %store/vec4 v0xe29c60_0, 0, 1;
    %jmp T_60.2;
T_60.2 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0xe2a410;
T_61 ;
    %wait E_0xe2a650;
    %load/vec4 v0xe2a6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %jmp T_61.2;
T_61.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xe2a8a0_0, 0, 1;
    %jmp T_61.2;
T_61.1 ;
    %load/vec4 v0xe2a7e0_0;
    %store/vec4 v0xe2a8a0_0, 0, 1;
    %jmp T_61.2;
T_61.2 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0xe2cf40;
T_62 ;
    %wait E_0xe2d1b0;
    %load/vec4 v0xe2d480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe2d3e0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0xe2d320_0;
    %assign/vec4 v0xe2d3e0_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0xe2d640;
T_63 ;
    %wait E_0xe2d860;
    %load/vec4 v0xe2db10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe2da40_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0xe2d980_0;
    %assign/vec4 v0xe2da40_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0xe2dc40;
T_64 ;
    %wait E_0xe2de80;
    %load/vec4 v0xe2e170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_64.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_64.1, 6;
    %jmp T_64.2;
T_64.0 ;
    %load/vec4 v0xe2df00_0;
    %store/vec4 v0xe2e0a0_0, 0, 1;
    %jmp T_64.2;
T_64.1 ;
    %load/vec4 v0xe2dfe0_0;
    %store/vec4 v0xe2e0a0_0, 0, 1;
    %jmp T_64.2;
T_64.2 ;
    %pop/vec4 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0xe2e860;
T_65 ;
    %wait E_0xe2eaa0;
    %load/vec4 v0xe2eb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %jmp T_65.2;
T_65.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xe2ecf0_0, 0, 1;
    %jmp T_65.2;
T_65.1 ;
    %load/vec4 v0xe2ec30_0;
    %store/vec4 v0xe2ecf0_0, 0, 1;
    %jmp T_65.2;
T_65.2 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0xe31fa0;
T_66 ;
    %wait E_0xe32210;
    %load/vec4 v0xe324e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe32440_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0xe32380_0;
    %assign/vec4 v0xe32440_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0xe32630;
T_67 ;
    %wait E_0xe328a0;
    %load/vec4 v0xe32b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe32a80_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0xe329c0_0;
    %assign/vec4 v0xe32a80_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0xe32c90;
T_68 ;
    %wait E_0xe32ed0;
    %load/vec4 v0xe331c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_68.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_68.1, 6;
    %jmp T_68.2;
T_68.0 ;
    %load/vec4 v0xe32f50_0;
    %store/vec4 v0xe330f0_0, 0, 1;
    %jmp T_68.2;
T_68.1 ;
    %load/vec4 v0xe33030_0;
    %store/vec4 v0xe330f0_0, 0, 1;
    %jmp T_68.2;
T_68.2 ;
    %pop/vec4 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0xe338a0;
T_69 ;
    %wait E_0xe33ae0;
    %load/vec4 v0xe33b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_69.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_69.1, 6;
    %jmp T_69.2;
T_69.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xe33d30_0, 0, 1;
    %jmp T_69.2;
T_69.1 ;
    %load/vec4 v0xe33c70_0;
    %store/vec4 v0xe33d30_0, 0, 1;
    %jmp T_69.2;
T_69.2 ;
    %pop/vec4 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0xe362c0;
T_70 ;
    %wait E_0xe36530;
    %load/vec4 v0xe36800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe36760_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0xe366a0_0;
    %assign/vec4 v0xe36760_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0xe369c0;
T_71 ;
    %wait E_0xe36be0;
    %load/vec4 v0xe36e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe36dc0_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0xe36d00_0;
    %assign/vec4 v0xe36dc0_0, 0;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0xe36fc0;
T_72 ;
    %wait E_0xe37200;
    %load/vec4 v0xe374f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_72.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_72.1, 6;
    %jmp T_72.2;
T_72.0 ;
    %load/vec4 v0xe37280_0;
    %store/vec4 v0xe37420_0, 0, 1;
    %jmp T_72.2;
T_72.1 ;
    %load/vec4 v0xe37360_0;
    %store/vec4 v0xe37420_0, 0, 1;
    %jmp T_72.2;
T_72.2 ;
    %pop/vec4 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0xe37be0;
T_73 ;
    %wait E_0xe37e20;
    %load/vec4 v0xe37ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_73.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_73.1, 6;
    %jmp T_73.2;
T_73.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xe38070_0, 0, 1;
    %jmp T_73.2;
T_73.1 ;
    %load/vec4 v0xe37fb0_0;
    %store/vec4 v0xe38070_0, 0, 1;
    %jmp T_73.2;
T_73.2 ;
    %pop/vec4 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0xe3b220;
T_74 ;
    %wait E_0xe3b490;
    %load/vec4 v0xe3b760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe3b6c0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0xe3b600_0;
    %assign/vec4 v0xe3b6c0_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0xe3b8b0;
T_75 ;
    %wait E_0xe3bb20;
    %load/vec4 v0xe1b2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe1b200_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0xe3bc40_0;
    %assign/vec4 v0xe1b200_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0xe1b410;
T_76 ;
    %wait E_0xe3c580;
    %load/vec4 v0xe3c850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_76.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_76.1, 6;
    %jmp T_76.2;
T_76.0 ;
    %load/vec4 v0xe3c5e0_0;
    %store/vec4 v0xe3c780_0, 0, 1;
    %jmp T_76.2;
T_76.1 ;
    %load/vec4 v0xe3c6c0_0;
    %store/vec4 v0xe3c780_0, 0, 1;
    %jmp T_76.2;
T_76.2 ;
    %pop/vec4 1;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0xe3cf30;
T_77 ;
    %wait E_0xe3d170;
    %load/vec4 v0xe3d1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_77.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_77.1, 6;
    %jmp T_77.2;
T_77.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xe3d3c0_0, 0, 1;
    %jmp T_77.2;
T_77.1 ;
    %load/vec4 v0xe3d300_0;
    %store/vec4 v0xe3d3c0_0, 0, 1;
    %jmp T_77.2;
T_77.2 ;
    %pop/vec4 1;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0xe3f950;
T_78 ;
    %wait E_0xe3fbc0;
    %load/vec4 v0xe3fe90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe3fdf0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0xe3fd30_0;
    %assign/vec4 v0xe3fdf0_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0xe40050;
T_79 ;
    %wait E_0xe40270;
    %load/vec4 v0xe40520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe40450_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0xe40390_0;
    %assign/vec4 v0xe40450_0, 0;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0xe40650;
T_80 ;
    %wait E_0xe40890;
    %load/vec4 v0xe40b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_80.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_80.1, 6;
    %jmp T_80.2;
T_80.0 ;
    %load/vec4 v0xe40910_0;
    %store/vec4 v0xe40ab0_0, 0, 1;
    %jmp T_80.2;
T_80.1 ;
    %load/vec4 v0xe409f0_0;
    %store/vec4 v0xe40ab0_0, 0, 1;
    %jmp T_80.2;
T_80.2 ;
    %pop/vec4 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0xe41270;
T_81 ;
    %wait E_0xe414b0;
    %load/vec4 v0xe41530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_81.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_81.1, 6;
    %jmp T_81.2;
T_81.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xe41700_0, 0, 1;
    %jmp T_81.2;
T_81.1 ;
    %load/vec4 v0xe41640_0;
    %store/vec4 v0xe41700_0, 0, 1;
    %jmp T_81.2;
T_81.2 ;
    %pop/vec4 1;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0xdd54c0;
T_82 ;
    %pushi/real 1638400000, 4073; load=195.312
    %store/real v0xe43210_0;
    %pushi/real 1638400000, 4073; load=195.312
    %store/real v0xe42b60_0;
    %pushi/real 1638400000, 4074; load=390.625
    %store/real v0xe43390_0;
    %pushi/real 1638400000, 4074; load=390.625
    %store/real v0xe42c30_0;
    %pushi/real 1638400000, 4075; load=781.250
    %store/real v0xe43450_0;
    %pushi/real 1638400000, 4075; load=781.250
    %store/real v0xe42cd0_0;
    %pushi/real 1638400000, 4076; load=1562.50
    %store/real v0xe43510_0;
    %pushi/real 1638400000, 4076; load=1562.50
    %store/real v0xe42dc0_0;
    %pushi/real 1638400000, 4077; load=3125.00
    %store/real v0xe435d0_0;
    %pushi/real 1638400000, 4077; load=3125.00
    %store/real v0xe42e80_0;
    %pushi/real 1638400000, 4078; load=6250.00
    %store/real v0xe43690_0;
    %pushi/real 1638400000, 4078; load=6250.00
    %store/real v0xe42f40_0;
    %pushi/real 1638400000, 4079; load=12500.0
    %store/real v0xe43840_0;
    %pushi/real 1638400000, 4079; load=12500.0
    %store/real v0xe43000_0;
    %pushi/real 1638400000, 4080; load=25000.0
    %store/real v0xe438e0_0;
    %pushi/real 1638400000, 4080; load=25000.0
    %store/real v0xe43150_0;
    %pushi/real 1638400000, 4081; load=50000.0
    %store/real v0xe43980_0;
    %end;
    .thread T_82;
    .scope S_0xdd54c0;
T_83 ;
    %vpi_call 9 64 "$dumpfile", "ro_in.vcd" {0 0 0};
    %vpi_call 9 65 "$dumpvars" {0 0 0};
    %end;
    .thread T_83;
    .scope S_0xdd54c0;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe42ac0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe42ac0_0, 0, 1;
T_84.0 ;
    %load/real v0xe43210_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe42ac0_0;
    %inv;
    %store/vec4 v0xe42ac0_0, 0, 1;
    %jmp T_84.0;
    %end;
    .thread T_84;
    .scope S_0xdd54c0;
T_85 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
T_85.0 ;
    %load/real v0xe42b60_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe429e0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %jmp T_85.0;
    %end;
    .thread T_85;
    .scope S_0xdd54c0;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %load/real v0xe42b60_0;
    %pushi/vec4 1, 0, 32;
    %ix/vec4/s 5;
    %cvt/rs 5;
    %add/wr;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
T_86.0 ;
    %load/real v0xe43390_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe432d0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %jmp T_86.0;
    %end;
    .thread T_86;
    .scope S_0xdd54c0;
T_87 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
T_87.0 ;
    %load/real v0xe42c30_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe429e0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %jmp T_87.0;
    %end;
    .thread T_87;
    .scope S_0xdd54c0;
T_88 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %load/real v0xe42c30_0;
    %pushi/vec4 1, 0, 32;
    %ix/vec4/s 5;
    %cvt/rs 5;
    %add/wr;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
T_88.0 ;
    %load/real v0xe43450_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe432d0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %jmp T_88.0;
    %end;
    .thread T_88;
    .scope S_0xdd54c0;
T_89 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
T_89.0 ;
    %load/real v0xe42cd0_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe429e0_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %jmp T_89.0;
    %end;
    .thread T_89;
    .scope S_0xdd54c0;
T_90 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %load/real v0xe42cd0_0;
    %pushi/vec4 1, 0, 32;
    %ix/vec4/s 5;
    %cvt/rs 5;
    %add/wr;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
T_90.0 ;
    %load/real v0xe43510_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe432d0_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %jmp T_90.0;
    %end;
    .thread T_90;
    .scope S_0xdd54c0;
T_91 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
T_91.0 ;
    %load/real v0xe42dc0_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe429e0_0;
    %parti/s 1, 3, 3;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %jmp T_91.0;
    %end;
    .thread T_91;
    .scope S_0xdd54c0;
T_92 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %load/real v0xe42dc0_0;
    %pushi/vec4 1, 0, 32;
    %ix/vec4/s 5;
    %cvt/rs 5;
    %add/wr;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
T_92.0 ;
    %load/real v0xe435d0_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe432d0_0;
    %parti/s 1, 3, 3;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %jmp T_92.0;
    %end;
    .thread T_92;
    .scope S_0xdd54c0;
T_93 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
T_93.0 ;
    %load/real v0xe42e80_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe429e0_0;
    %parti/s 1, 4, 4;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %jmp T_93.0;
    %end;
    .thread T_93;
    .scope S_0xdd54c0;
T_94 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %load/real v0xe42e80_0;
    %pushi/vec4 1, 0, 32;
    %ix/vec4/s 5;
    %cvt/rs 5;
    %add/wr;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
T_94.0 ;
    %load/real v0xe43690_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe432d0_0;
    %parti/s 1, 4, 4;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %jmp T_94.0;
    %end;
    .thread T_94;
    .scope S_0xdd54c0;
T_95 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
T_95.0 ;
    %load/real v0xe42f40_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe429e0_0;
    %parti/s 1, 5, 4;
    %inv;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %jmp T_95.0;
    %end;
    .thread T_95;
    .scope S_0xdd54c0;
T_96 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %load/real v0xe42f40_0;
    %pushi/vec4 1, 0, 32;
    %ix/vec4/s 5;
    %cvt/rs 5;
    %add/wr;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
T_96.0 ;
    %load/real v0xe43840_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe432d0_0;
    %parti/s 1, 5, 4;
    %inv;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %jmp T_96.0;
    %end;
    .thread T_96;
    .scope S_0xdd54c0;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
T_97.0 ;
    %load/real v0xe43000_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe429e0_0;
    %parti/s 1, 6, 4;
    %inv;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %jmp T_97.0;
    %end;
    .thread T_97;
    .scope S_0xdd54c0;
T_98 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %load/real v0xe43000_0;
    %pushi/vec4 1, 0, 32;
    %ix/vec4/s 5;
    %cvt/rs 5;
    %add/wr;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
T_98.0 ;
    %load/real v0xe438e0_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe432d0_0;
    %parti/s 1, 6, 4;
    %inv;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %jmp T_98.0;
    %end;
    .thread T_98;
    .scope S_0xdd54c0;
T_99 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
T_99.0 ;
    %load/real v0xe43150_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe429e0_0;
    %parti/s 1, 7, 4;
    %inv;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe429e0_0, 4, 1;
    %jmp T_99.0;
    %end;
    .thread T_99;
    .scope S_0xdd54c0;
T_100 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %load/real v0xe43150_0;
    %pushi/vec4 1, 0, 32;
    %ix/vec4/s 5;
    %cvt/rs 5;
    %add/wr;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
T_100.0 ;
    %load/real v0xe43980_0;
    %pushi/real 2048000000, 4085; load=1.00000e+06
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xe432d0_0;
    %parti/s 1, 7, 4;
    %inv;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe432d0_0, 4, 1;
    %jmp T_100.0;
    %end;
    .thread T_100;
    .scope S_0xdd54c0;
T_101 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe43d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe43a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe43b60_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe43b60_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_101.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_101.1, 5;
    %jmp/1 T_101.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdad0d0;
    %jmp T_101.0;
T_101.1 ;
    %pop/vec4 1;
    %pushi/vec4 340, 0, 32;
T_101.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_101.3, 5;
    %jmp/1 T_101.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdad0d0;
    %jmp T_101.2;
T_101.3 ;
    %pop/vec4 1;
    %delay 100000000, 0;
    %vpi_call 9 238 "$finish" {0 0 0};
    %end;
    .thread T_101;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./ro_block_1.v";
    "././../feedback/gray_count.v";
    "././../feedback/buffer.v";
    "././../feedback/asyn_rstb_dff.v";
    "././../feedback/asyn_rstb_dff_n.v";
    "././../feedback/mux_2_1.v";
    "././../feedback/tbuf.v";
    "ro_integrated.v";
