// Seed: 2362506318
module module_0 (
    output tri   module_0,
    output wor   id_1,
    input  uwire id_2
);
  wire id_4;
  assign id_0 = 1;
  assign id_0 = 1;
  assign id_0 = 1;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output tri id_4,
    output logic id_5,
    input supply0 id_6,
    input wire id_7
);
  always @(posedge id_3) begin
    if (id_3) id_5 <= 1;
    else id_0 <= 1;
  end
  module_0(
      id_2, id_2, id_6
  );
  assign id_2 = id_6 && id_3;
endmodule
