==28265== Cachegrind, a cache and branch-prediction profiler
==28265== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28265== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28265== Command: ./mser .
==28265== 
--28265-- warning: L3 cache found, using its data for the LL simulation.
--28265-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28265-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==28265== 
==28265== Process terminating with default action of signal 15 (SIGTERM)
==28265==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28265==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28265== 
==28265== I   refs:      1,903,914,071
==28265== I1  misses:            1,229
==28265== LLi misses:            1,206
==28265== I1  miss rate:          0.00%
==28265== LLi miss rate:          0.00%
==28265== 
==28265== D   refs:        789,366,771  (534,364,005 rd   + 255,002,766 wr)
==28265== D1  misses:        3,258,081  (  2,024,669 rd   +   1,233,412 wr)
==28265== LLd misses:        1,645,000  (    470,021 rd   +   1,174,979 wr)
==28265== D1  miss rate:           0.4% (        0.4%     +         0.5%  )
==28265== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28265== 
==28265== LL refs:           3,259,310  (  2,025,898 rd   +   1,233,412 wr)
==28265== LL misses:         1,646,206  (    471,227 rd   +   1,174,979 wr)
==28265== LL miss rate:            0.1% (        0.0%     +         0.5%  )
