
*** Running vivado
    with args -log molt_booth.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source molt_booth.tcl


ECHO disattivato.
ECHO disattivato.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source molt_booth.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 463.562 ; gain = 199.402
Command: synth_design -top molt_booth -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20360
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1290.547 ; gain = 409.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'molt_booth' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/molt_booth.vhd:13]
INFO: [Synth 8-3491] module 'unita_controllo' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/unita_controllo.vhd:7' bound to instance 'UC' of component 'unita_controllo' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/molt_booth.vhd:58]
INFO: [Synth 8-638] synthesizing module 'unita_controllo' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/unita_controllo.vhd:16]
WARNING: [Synth 8-614] signal 'qLSB' is read in the process but is not in the sensitivity list [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/unita_controllo.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'unita_controllo' (0#1) [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/unita_controllo.vhd:16]
INFO: [Synth 8-3491] module 'unita_operativa' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/unita_operativa.vhd:5' bound to instance 'UO' of component 'unita_operativa' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/molt_booth.vhd:66]
INFO: [Synth 8-638] synthesizing module 'unita_operativa' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/unita_operativa.vhd:13]
INFO: [Synth 8-3491] module 'registro8' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/registro8.vhd:4' bound to instance 'M' of component 'registro8' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/unita_operativa.vhd:66]
INFO: [Synth 8-638] synthesizing module 'registro8' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/registro8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registro8' (0#1) [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/registro8.vhd:10]
	Parameter width bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'mux_21' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/mux_21.vhd:5' bound to instance 'MUX_SR_parallel_in' of component 'mux_21' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/unita_operativa.vhd:80]
INFO: [Synth 8-638] synthesizing module 'mux_21' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/mux_21.vhd:12]
	Parameter width bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_21' (0#1) [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/mux_21.vhd:12]
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/shift_register.vhd:7' bound to instance 'SR' of component 'shift_register' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/unita_operativa.vhd:86]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/shift_register.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/shift_register.vhd:14]
INFO: [Synth 8-3491] module 'adder_sub' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/adder_sub.vhd:4' bound to instance 'ADD_SUB' of component 'adder_sub' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/unita_operativa.vhd:90]
INFO: [Synth 8-638] synthesizing module 'adder_sub' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/adder_sub.vhd:11]
INFO: [Synth 8-3491] module 'ripple_carry' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ripple_carry.vhd:4' bound to instance 'RA' of component 'ripple_carry' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/adder_sub.vhd:27]
INFO: [Synth 8-638] synthesizing module 'ripple_carry' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ripple_carry.vhd:11]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA0' of component 'full_adder' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ripple_carry.vhd:23]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/full_adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (0#1) [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/full_adder.vhd:12]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA' of component 'full_adder' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ripple_carry.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/full_adder.vhd:4' bound to instance 'RA7' of component 'full_adder' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ripple_carry.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry' (0#1) [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ripple_carry.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'adder_sub' (0#1) [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/adder_sub.vhd:11]
INFO: [Synth 8-3491] module 'cont_mod8' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/cont_mod8.vhd:6' bound to instance 'CONT' of component 'cont_mod8' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/unita_operativa.vhd:93]
INFO: [Synth 8-638] synthesizing module 'cont_mod8' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/cont_mod8.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'cont_mod8' (0#1) [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/cont_mod8.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'unita_operativa' (0#1) [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/unita_operativa.vhd:13]
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ButtonDebouncer.vhd:34' bound to instance 'DEB_START' of component 'ButtonDebouncer' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/molt_booth.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ButtonDebouncer' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ButtonDebouncer.vhd:46]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 10000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ButtonDebouncer.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'ButtonDebouncer' (0#1) [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ButtonDebouncer.vhd:46]
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/ButtonDebouncer.vhd:34' bound to instance 'DEB_RESET' of component 'ButtonDebouncer' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/molt_booth.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'molt_booth' (0#1) [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/molt_booth.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1382.496 ; gain = 501.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1382.496 ; gain = 501.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1382.496 ; gain = 501.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1382.496 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/molt_booth_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/molt_booth_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1485.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1485.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1485.867 ; gain = 604.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1485.867 ; gain = 604.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1485.867 ; gain = 604.691
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'unita_controllo'
INFO: [Synth 8-802] inferred FSM for state register 'BTN_state_reg' in module 'ButtonDebouncer'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/unita_controllo.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/unita_controllo.vhd:29]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
           acquisisci_op |                              001 |                              001
                  waitsr |                              010 |                              010
             avvia_somma |                              011 |                              011
             avvia_shift |                              100 |                              100
                    fine |                              101 |                              110
              incr_count |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'unita_controllo'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.srcs/sources_1/new/unita_controllo.vhd:29]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             not_pressed |                               00 |                               00
             chk_pressed |                               01 |                               01
                 pressed |                               10 |                               10
         chk_not_pressed |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BTN_state_reg' using encoding 'sequential' in module 'ButtonDebouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1485.867 ; gain = 604.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   7 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1485.867 ; gain = 604.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1485.867 ; gain = 604.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1485.867 ; gain = 604.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1485.867 ; gain = 604.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.867 ; gain = 604.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.867 ; gain = 604.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.867 ; gain = 604.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.867 ; gain = 604.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.867 ; gain = 604.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.867 ; gain = 604.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT2   |     7|
|4     |LUT3   |     8|
|5     |LUT4   |    16|
|6     |LUT5   |    28|
|7     |LUT6   |    19|
|8     |FDRE   |   101|
|9     |LD     |     3|
|10    |IBUF   |    19|
|11    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1485.867 ; gain = 604.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1485.867 ; gain = 501.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1485.867 ; gain = 604.691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1485.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1485.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

Synth Design complete | Checksum: 1a5a6e62
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1485.867 ; gain = 1022.305
INFO: [Common 17-1381] The checkpoint 'C:/Users/Fabio/Downloads/Esercizio_7_2/Esercizio_7_2/Esercizio_7_2.runs/synth_1/molt_booth.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file molt_booth_utilization_synth.rpt -pb molt_booth_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 11:49:57 2025...
