{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569445268944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569445268960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 16:01:08 2019 " "Processing started: Wed Sep 25 16:01:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569445268960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569445268960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3step1 -c lab3step1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3step1 -c lab3step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569445268960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569445269476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569445269476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3step1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3step1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3step1 " "Found entity 1: lab3step1" {  } { { "lab3step1.v" "" { Text "U:/CPRE281/Lab03/lab3step1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569445276645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569445276645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lab3step.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/lab3step.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569445276692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3step3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3step3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3step3 " "Found entity 1: lab3step3" {  } { { "lab3step3.v" "" { Text "U:/CPRE281/Lab03/lab3step3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569445276739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569445276739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre281/lab04/lab4step1.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpre281/lab04/lab4step1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4step1 " "Found entity 1: lab4step1" {  } { { "../Lab04/lab4step1.v" "" { Text "U:/CPRE281/Lab04/lab4step1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569445276802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569445276802 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "W lab4step1.v(1) " "Verilog HDL error at lab4step1.v(1): object \"W\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../Lab04/lab4step1.v" "" { Text "U:/CPRE281/Lab04/lab4step1.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1569445276802 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "w lab4step1.v(2) " "Verilog HDL Module Declaration error at lab4step1.v(2): top module port \"w\" is not found in the port list" {  } { { "../Lab04/lab4step1.v" "" { Text "U:/CPRE281/Lab04/lab4step1.v" 2 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1569445276802 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "W lab4step1.v(6) " "Verilog HDL error at lab4step1.v(6): object \"W\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../Lab04/lab4step1.v" "" { Text "U:/CPRE281/Lab04/lab4step1.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1569445276802 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "W lab4step1.v(8) " "Verilog HDL error at lab4step1.v(8): object \"W\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../Lab04/lab4step1.v" "" { Text "U:/CPRE281/Lab04/lab4step1.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1569445276802 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "z lab4step1.v(14) " "Verilog HDL error at lab4step1.v(14): object \"z\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../Lab04/lab4step1.v" "" { Text "U:/CPRE281/Lab04/lab4step1.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1569445276802 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569445277038 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 25 16:01:17 2019 " "Processing ended: Wed Sep 25 16:01:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569445277038 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569445277038 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569445277038 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569445277038 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569445277906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569445268944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569445268960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 16:01:08 2019 " "Processing started: Wed Sep 25 16:01:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569445268960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569445268960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3step1 -c lab3step1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3step1 -c lab3step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569445268960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569445269476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569445269476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3step1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3step1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3step1 " "Found entity 1: lab3step1" {  } { { "lab3step1.v" "" { Text "U:/CPRE281/Lab03/lab3step1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569445276645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569445276645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lab3step.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/lab3step.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569445276692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3step3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3step3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3step3 " "Found entity 1: lab3step3" {  } { { "lab3step3.v" "" { Text "U:/CPRE281/Lab03/lab3step3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569445276739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569445276739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre281/lab04/lab4step1.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpre281/lab04/lab4step1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4step1 " "Found entity 1: lab4step1" {  } { { "../Lab04/lab4step1.v" "" { Text "U:/CPRE281/Lab04/lab4step1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569445276802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569445276802 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "W lab4step1.v(1) " "Verilog HDL error at lab4step1.v(1): object \"W\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../Lab04/lab4step1.v" "" { Text "U:/CPRE281/Lab04/lab4step1.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1569445276802 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "w lab4step1.v(2) " "Verilog HDL Module Declaration error at lab4step1.v(2): top module port \"w\" is not found in the port list" {  } { { "../Lab04/lab4step1.v" "" { Text "U:/CPRE281/Lab04/lab4step1.v" 2 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1569445276802 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "W lab4step1.v(6) " "Verilog HDL error at lab4step1.v(6): object \"W\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../Lab04/lab4step1.v" "" { Text "U:/CPRE281/Lab04/lab4step1.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1569445276802 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "W lab4step1.v(8) " "Verilog HDL error at lab4step1.v(8): object \"W\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../Lab04/lab4step1.v" "" { Text "U:/CPRE281/Lab04/lab4step1.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1569445276802 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "z lab4step1.v(14) " "Verilog HDL error at lab4step1.v(14): object \"z\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../Lab04/lab4step1.v" "" { Text "U:/CPRE281/Lab04/lab4step1.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1569445276802 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569445277038 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 25 16:01:17 2019 " "Processing ended: Wed Sep 25 16:01:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569445277038 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569445277038 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569445277038 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569445277038 ""}
