INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uzivatel/Documents/github/DE1_project/project_de1/project_de1.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uzivatel/Documents/github/DE1_project/project_de1/project_de1.srcs/sim_1/new/tb_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_fsm'
