#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Nov 11 15:20:26 2015
# Process ID: 14680
# Log file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/test_reg/test_reg.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/test_reg/test_reg.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/test_reg/test_reg.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/test_reg/test_reg.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/test_reg/test_reg.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/test_reg/test_reg.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/test_reg/test_reg.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/test_reg/test_reg.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 462.621 ; gain = 264.660
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 466.281 ; gain = 3.660
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1450c88b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.414 . Memory (MB): peak = 915.113 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 8 cells.
Phase 2 Constant Propagation | Checksum: 1d1e897d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 915.113 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 303 unconnected nets.
INFO: [Opt 31-11] Eliminated 397 unconnected cells.
Phase 3 Sweep | Checksum: 93618f90

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 915.113 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 915.113 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 93618f90

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 915.113 ; gain = 0.000
Implement Debug Cores | Checksum: 181f1f1e0
Logic Optimization | Checksum: 181f1f1e0

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 93618f90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 915.113 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 915.113 ; gain = 452.492
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 915.113 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/test_reg/test_reg.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 7c001871

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 915.113 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 915.113 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 915.113 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 915.113 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: a4069ec1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 926.117 ; gain = 11.004
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c423674e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 19eeb1498

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 926.117 ; gain = 11.004
Phase 2.2.1 Place Init Design | Checksum: 101f0f608

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 926.117 ; gain = 11.004
Phase 2.2 Build Placer Netlist Model | Checksum: 101f0f608

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 101f0f608

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 926.117 ; gain = 11.004
Phase 2.3 Constrain Clocks/Macros | Checksum: 101f0f608

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 926.117 ; gain = 11.004
Phase 2 Placer Initialization | Checksum: 101f0f608

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 17a8abe1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 17a8abe1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 189737d7b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: f167887d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: f167887d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1812f0664

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: faeee370

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 16a3fd563

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 926.117 ; gain = 11.004
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 16a3fd563

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 16a3fd563

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 16a3fd563

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 926.117 ; gain = 11.004
Phase 4.6 Small Shape Detail Placement | Checksum: 16a3fd563

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 16a3fd563

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 926.117 ; gain = 11.004
Phase 4 Detail Placement | Checksum: 16a3fd563

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 209d273bc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 209d273bc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.132. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1bd62d16c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 926.117 ; gain = 11.004
Phase 5.2.2 Post Placement Optimization | Checksum: 1bd62d16c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 926.117 ; gain = 11.004
Phase 5.2 Post Commit Optimization | Checksum: 1bd62d16c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1bd62d16c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1bd62d16c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1bd62d16c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 926.117 ; gain = 11.004
Phase 5.5 Placer Reporting | Checksum: 1bd62d16c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 926.117 ; gain = 11.004

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: f9971ab7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 926.117 ; gain = 11.004
Phase 5 Post Placement Optimization and Clean-Up | Checksum: f9971ab7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 926.117 ; gain = 11.004
Ending Placer Task | Checksum: 9a885fb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 926.117 ; gain = 11.004
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 926.117 ; gain = 11.004
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.606 . Memory (MB): peak = 926.117 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 926.117 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 926.117 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 926.117 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1e172aedd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 972.445 ; gain = 46.328

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1e172aedd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 976.031 ; gain = 49.914

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e172aedd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 982.387 ; gain = 56.270
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f797ac4f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 989.754 ; gain = 63.637
INFO: [Route 35-57] Estimated Timing Summary | WNS=14.232 | TNS=0.000  | WHS=-0.174 | THS=-15.375|

Phase 2 Router Initialization | Checksum: 248154435

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 989.754 ; gain = 63.637

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: faa91f91

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 989.754 ; gain = 63.637

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1fe51388f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 989.754 ; gain = 63.637
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.718 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: da21336a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 989.754 ; gain = 63.637

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1d7885916

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 989.754 ; gain = 63.637
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.718 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 152a96d45

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 989.754 ; gain = 63.637
Phase 4 Rip-up And Reroute | Checksum: 152a96d45

Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 989.754 ; gain = 63.637

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19221697b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 989.754 ; gain = 63.637
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.833 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19221697b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 989.754 ; gain = 63.637

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19221697b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 989.754 ; gain = 63.637
Phase 5 Delay and Skew Optimization | Checksum: 19221697b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 989.754 ; gain = 63.637

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1aa4e3bd9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 989.754 ; gain = 63.637
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.833 | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1c5acdf1f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 989.754 ; gain = 63.637

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.281391 %
  Global Horizontal Routing Utilization  = 0.409926 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2180358ac

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 989.754 ; gain = 63.637

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2180358ac

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 989.754 ; gain = 63.637

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2b2d6a28d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 989.754 ; gain = 63.637

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.833 | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2b2d6a28d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 989.754 ; gain = 63.637
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 989.754 ; gain = 63.637

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:45 . Memory (MB): peak = 989.754 ; gain = 63.637
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.701 . Memory (MB): peak = 989.754 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/test_reg/test_reg.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Nov 11 15:22:30 2015...
#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Nov 11 15:22:43 2015
# Process ID: 15708
# Log file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/test_reg/test_reg.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/test_reg/test_reg.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/test_reg/test_reg.runs/impl_1/.Xil/Vivado-15708-Austin/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/test_reg/test_reg.runs/impl_1/.Xil/Vivado-15708-Austin/dcp/design_1_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.897 . Memory (MB): peak = 453.219 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.897 . Memory (MB): peak = 453.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1266856
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 453.219 ; gain = 264.914
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 793.086 ; gain = 339.867
INFO: [Common 17-206] Exiting Vivado at Wed Nov 11 15:23:53 2015...
