// Seed: 2497491744
module module_0 (
    input  wire id_0,
    input  wor  id_1,
    output tri0 id_2,
    output wire id_3,
    output wand id_4,
    output tri0 id_5,
    input  tri1 id_6
);
  tri  id_8;
  wire id_9;
  final id_8 = id_1;
endmodule
module module_1 (
    output wire id_0,
    output tri id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri0 id_4,
    output supply1 id_5,
    output wire id_6,
    output wire id_7,
    input uwire id_8,
    input tri id_9,
    input uwire id_10,
    output wand id_11,
    input wand id_12,
    output tri id_13,
    input wor id_14,
    output wand id_15,
    input tri id_16,
    input supply1 id_17,
    output wor id_18
);
  assign id_18 = id_4;
  wire id_20;
  module_0(
      id_14, id_14, id_6, id_13, id_6, id_6, id_3
  );
endmodule
