// Seed: 1793484691
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    output wire id_2
    , id_6,
    input wand id_3
    , id_7,
    output wor id_4
);
  assign id_0 = id_6;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input uwire id_2,
    input wand id_3,
    input uwire id_4,
    input wand id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wand id_8,
    input wire id_9,
    output uwire id_10,
    input uwire id_11,
    output uwire id_12,
    input supply0 id_13,
    input wand id_14,
    input tri id_15,
    input wand id_16,
    output tri1 id_17,
    output wire id_18,
    input wor id_19,
    input tri0 id_20,
    input wand id_21,
    input uwire id_22
);
  logic id_24;
  ;
  module_0 modCall_1 (
      id_12,
      id_18,
      id_17,
      id_13,
      id_12
  );
  assign modCall_1.id_1 = 0;
endmodule
