INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/e2prom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module e2prom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/i2c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/key_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/key_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol sys_clk, assumed default net type wire [D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/main.v:181]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/smg_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/smg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sources_1/new/tim_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tim_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/01_my_document/desktop/01_contest_about/FPGACT137X/my_code/100_sim2WithE2prom/100_sim2.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
