Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Oct 27 12:37:00 2024
| Host         : duncan-Ub22 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file QCS_4_Top_wrapper_timing_summary_routed.rpt -pb QCS_4_Top_wrapper_timing_summary_routed.pb -rpx QCS_4_Top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : QCS_4_Top_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                            7           
LUTAR-1    Warning           LUT drives async reset alert                     7           
PDRC-190   Warning           Suboptimally placed synchronized register chain  10          
TIMING-9   Warning           Unknown CDC Logic                                1           
TIMING-20  Warning           Non-clocked latch                                20          
LATCH-1    Advisory          Existing latches in the design                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (20)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (20)
-----------------------------
 There are 20 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.516        0.000                      0                17039        0.030        0.000                      0                17023        2.833        0.000                       0                  7420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                   {0.000 16.666}       33.333          30.000          
QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                 {0.000 16.666}       33.333          30.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clock                                                                                   {0.000 5.000}        10.000          100.000         
  clk_out1_QCS_4_Top_clk_wiz_0_0                                                            {0.000 16.667}       33.333          30.000          
  clk_out2_QCS_4_Top_clk_wiz_0_0                                                            {0.000 5.556}        11.111          90.000          
  clk_out3_QCS_4_Top_clk_wiz_0_0                                                            {0.000 6.667}        13.333          75.000          
  clk_out4_QCS_4_Top_clk_wiz_0_0                                                            {0.000 16.667}       33.333          30.000          
  clk_out5_QCS_4_Top_clk_wiz_0_0                                                            {0.000 3.333}        6.667           150.000         
  clkfbout_QCS_4_Top_clk_wiz_0_0                                                            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                        13.485        0.000                      0                  222        0.108        0.000                      0                  222       15.686        0.000                       0                   234  
QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                      11.091        0.000                      0                   47        0.263        0.000                      0                   47       16.166        0.000                       0                    40  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.190        0.000                      0                  928        0.069        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clock                                                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_QCS_4_Top_clk_wiz_0_0                                                                 22.661        0.000                      0                14918        0.030        0.000                      0                14918       15.417        0.000                       0                  6600  
  clk_out2_QCS_4_Top_clk_wiz_0_0                                                                  8.496        0.000                      0                   14        0.264        0.000                      0                   14        5.056        0.000                       0                    16  
  clk_out3_QCS_4_Top_clk_wiz_0_0                                                                 10.711        0.000                      0                   14        0.246        0.000                      0                   14        6.167        0.000                       0                    16  
  clk_out4_QCS_4_Top_clk_wiz_0_0                                                                 30.533        0.000                      0                   14        0.264        0.000                      0                   14       16.167        0.000                       0                    16  
  clk_out5_QCS_4_Top_clk_wiz_0_0                                                                                                                                                                                                              2.833        0.000                       0                    11  
  clkfbout_QCS_4_Top_clk_wiz_0_0                                                                                                                                                                                                              7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_QCS_4_Top_clk_wiz_0_0                                                              dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.952        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_QCS_4_Top_clk_wiz_0_0                                                                   31.424        0.000                      0                    8                                                                        
clk_out2_QCS_4_Top_clk_wiz_0_0                                                              clk_out1_QCS_4_Top_clk_wiz_0_0                                                                    6.638        0.000                      0                   67        0.033        0.000                      0                   67  
clk_out3_QCS_4_Top_clk_wiz_0_0                                                              clk_out1_QCS_4_Top_clk_wiz_0_0                                                                    1.607        0.000                      0                   67        0.182        0.000                      0                   67  
clk_out4_QCS_4_Top_clk_wiz_0_0                                                              clk_out1_QCS_4_Top_clk_wiz_0_0                                                                   25.121        0.000                      0                   67        0.194        0.000                      0                   67  
clk_out5_QCS_4_Top_clk_wiz_0_0                                                              clk_out1_QCS_4_Top_clk_wiz_0_0                                                                    0.516        0.000                      0                   64        0.107        0.000                      0                   64  
clk_out1_QCS_4_Top_clk_wiz_0_0                                                              clk_out5_QCS_4_Top_clk_wiz_0_0                                                                    1.931        0.000                      0                  112        0.081        0.000                      0                  112  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_QCS_4_Top_clk_wiz_0_0                                                              clk_out1_QCS_4_Top_clk_wiz_0_0                                                                   26.290        0.000                      0                  541        0.076        0.000                      0                  541  
**async_default**                                                                           clk_out1_QCS_4_Top_clk_wiz_0_0                                                              clk_out2_QCS_4_Top_clk_wiz_0_0                                                                    6.352        0.000                      0                   14        0.875        0.000                      0                   14  
**async_default**                                                                           clk_out1_QCS_4_Top_clk_wiz_0_0                                                              clk_out3_QCS_4_Top_clk_wiz_0_0                                                                    2.164        0.000                      0                   14        0.943        0.000                      0                   14  
**async_default**                                                                           clk_out1_QCS_4_Top_clk_wiz_0_0                                                              clk_out4_QCS_4_Top_clk_wiz_0_0                                                                   27.502        0.000                      0                   14        0.845        0.000                      0                   14  
**async_default**                                                                           clk_out1_QCS_4_Top_clk_wiz_0_0                                                              clk_out5_QCS_4_Top_clk_wiz_0_0                                                                    2.638        0.000                      0                    1        0.748        0.000                      0                    1  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.998        0.000                      0                  100        0.303        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                   
(none)                                                                                      QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                   
(none)                                                                                      clk_out1_QCS_4_Top_clk_wiz_0_0                                                              QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                   
(none)                                                                                                                                                                                  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                 
(none)                                                                                      QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                   QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                 
(none)                                                                                      clk_out1_QCS_4_Top_clk_wiz_0_0                                                              QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                 
(none)                                                                                                                                                                                  clk_out1_QCS_4_Top_clk_wiz_0_0                                                              
(none)                                                                                      QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                   clk_out1_QCS_4_Top_clk_wiz_0_0                                                              
(none)                                                                                      QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                 clk_out1_QCS_4_Top_clk_wiz_0_0                                                              
(none)                                                                                      clk_out1_QCS_4_Top_clk_wiz_0_0                                                              clk_out1_QCS_4_Top_clk_wiz_0_0                                                              
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_QCS_4_Top_clk_wiz_0_0                                                              
(none)                                                                                      clk_out1_QCS_4_Top_clk_wiz_0_0                                                              dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      clk_out1_QCS_4_Top_clk_wiz_0_0                                                                                                                                                          
(none)                                                                                      clkfbout_QCS_4_Top_clk_wiz_0_0                                                                                                                                                          
(none)                                                                                                                                                                                  clk_out1_QCS_4_Top_clk_wiz_0_0                                                              
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.485ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.042ns  (logic 0.707ns (23.243%)  route 2.335ns (76.757%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 36.267 - 33.333 ) 
    Source Clock Delay      (SCD):    3.292ns = ( 19.958 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656    18.322    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.418 f  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.540    19.958    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.459    20.417 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.959    21.377    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    21.501 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.996    22.497    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.124    22.621 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.379    23.000    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X31Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424    34.757    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.848 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.420    36.267    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.315    36.583    
                         clock uncertainty           -0.035    36.547    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)       -0.062    36.485    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.485    
                         arrival time                         -23.000    
  -------------------------------------------------------------------
                         slack                                 13.485    

Slack (MET) :             13.656ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.704ns (25.745%)  route 2.031ns (74.255%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 19.605 - 16.667 ) 
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.541     3.293    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           1.036     4.785    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_reg
    SLICE_X30Y78         LUT6 (Prop_lut6_I2_O)        0.124     4.909 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.466     5.375    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.499 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.528     6.027    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X32Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424    18.090    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.181 f  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.424    19.605    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.315    19.920    
                         clock uncertainty           -0.035    19.885    
    SLICE_X32Y79         FDRE (Setup_fdre_C_CE)      -0.202    19.683    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.683    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                 13.656    

Slack (MET) :             13.735ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.884ns  (logic 0.707ns (24.516%)  route 2.177ns (75.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns = ( 36.268 - 33.333 ) 
    Source Clock Delay      (SCD):    3.292ns = ( 19.958 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656    18.322    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.418 f  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.540    19.958    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.459    20.417 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.959    21.377    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    21.501 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.217    22.718    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X31Y72         LUT4 (Prop_lut4_I2_O)        0.124    22.842 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.842    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X31Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424    34.757    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.848 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.421    36.268    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.315    36.584    
                         clock uncertainty           -0.035    36.548    
    SLICE_X31Y72         FDRE (Setup_fdre_C_D)        0.029    36.577    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.577    
                         arrival time                         -22.842    
  -------------------------------------------------------------------
                         slack                                 13.735    

Slack (MET) :             13.753ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.912ns  (logic 0.735ns (25.241%)  route 2.177ns (74.759%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns = ( 36.268 - 33.333 ) 
    Source Clock Delay      (SCD):    3.292ns = ( 19.958 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656    18.322    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.418 f  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.540    19.958    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.459    20.417 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.959    21.377    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    21.501 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.217    22.718    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X31Y72         LUT5 (Prop_lut5_I3_O)        0.152    22.870 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.870    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X31Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424    34.757    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.848 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.421    36.268    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.315    36.584    
                         clock uncertainty           -0.035    36.548    
    SLICE_X31Y72         FDRE (Setup_fdre_C_D)        0.075    36.623    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.623    
                         arrival time                         -22.870    
  -------------------------------------------------------------------
                         slack                                 13.753    

Slack (MET) :             13.802ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.819ns  (logic 0.707ns (25.078%)  route 2.112ns (74.922%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 36.270 - 33.333 ) 
    Source Clock Delay      (SCD):    3.292ns = ( 19.958 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656    18.322    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.418 f  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.540    19.958    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.459    20.417 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.959    21.377    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    21.501 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.153    22.653    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X32Y71         LUT3 (Prop_lut3_I1_O)        0.124    22.777 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.777    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X32Y71         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424    34.757    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.848 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.423    36.270    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y71         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.315    36.586    
                         clock uncertainty           -0.035    36.550    
    SLICE_X32Y71         FDRE (Setup_fdre_C_D)        0.029    36.579    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.579    
                         arrival time                         -22.777    
  -------------------------------------------------------------------
                         slack                                 13.802    

Slack (MET) :             13.822ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.845ns  (logic 0.733ns (25.763%)  route 2.112ns (74.237%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 36.270 - 33.333 ) 
    Source Clock Delay      (SCD):    3.292ns = ( 19.958 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656    18.322    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.418 f  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.540    19.958    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.459    20.417 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.959    21.377    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    21.501 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.153    22.653    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X32Y71         LUT4 (Prop_lut4_I2_O)        0.150    22.803 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.803    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X32Y71         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424    34.757    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.848 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.423    36.270    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y71         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.315    36.586    
                         clock uncertainty           -0.035    36.550    
    SLICE_X32Y71         FDRE (Setup_fdre_C_D)        0.075    36.625    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.625    
                         arrival time                         -22.803    
  -------------------------------------------------------------------
                         slack                                 13.822    

Slack (MET) :             13.956ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.665ns  (logic 0.707ns (26.525%)  route 1.958ns (73.475%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 36.267 - 33.333 ) 
    Source Clock Delay      (SCD):    3.292ns = ( 19.958 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656    18.322    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.418 f  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.540    19.958    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.459    20.417 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.959    21.377    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    21.501 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.999    22.500    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X31Y73         LUT6 (Prop_lut6_I4_O)        0.124    22.624 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.624    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X31Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424    34.757    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.848 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.420    36.267    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.315    36.583    
                         clock uncertainty           -0.035    36.547    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)        0.032    36.579    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.579    
                         arrival time                         -22.624    
  -------------------------------------------------------------------
                         slack                                 13.956    

Slack (MET) :             13.962ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.659ns  (logic 0.707ns (26.590%)  route 1.952ns (73.410%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns = ( 36.268 - 33.333 ) 
    Source Clock Delay      (SCD):    3.292ns = ( 19.958 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656    18.322    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.418 f  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.540    19.958    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.459    20.417 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.959    21.377    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    21.501 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.992    22.493    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X31Y72         LUT6 (Prop_lut6_I4_O)        0.124    22.617 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.617    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X31Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424    34.757    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.848 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.421    36.268    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.315    36.584    
                         clock uncertainty           -0.035    36.548    
    SLICE_X31Y72         FDRE (Setup_fdre_C_D)        0.031    36.579    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.579    
                         arrival time                         -22.617    
  -------------------------------------------------------------------
                         slack                                 13.962    

Slack (MET) :             14.073ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.564ns  (logic 0.707ns (27.578%)  route 1.857ns (72.422%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 36.271 - 33.333 ) 
    Source Clock Delay      (SCD):    3.292ns = ( 19.958 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656    18.322    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.418 f  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.540    19.958    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.459    20.417 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.045    21.462    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X28Y79         LUT6 (Prop_lut6_I4_O)        0.124    21.586 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.812    22.398    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X31Y79         LUT6 (Prop_lut6_I1_O)        0.124    22.522 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.522    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X31Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424    34.757    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.848 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.424    36.271    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.330    36.602    
                         clock uncertainty           -0.035    36.566    
    SLICE_X31Y79         FDRE (Setup_fdre_C_D)        0.029    36.595    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.595    
                         arrival time                         -22.522    
  -------------------------------------------------------------------
                         slack                                 14.073    

Slack (MET) :             14.237ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.383ns  (logic 0.707ns (29.663%)  route 1.676ns (70.337%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 36.267 - 33.333 ) 
    Source Clock Delay      (SCD):    3.292ns = ( 19.958 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656    18.322    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.418 f  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.540    19.958    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.459    20.417 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.959    21.377    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    21.501 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.717    22.218    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.124    22.342 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.342    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X31Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424    34.757    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.848 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.420    36.267    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.315    36.583    
                         clock uncertainty           -0.035    36.547    
    SLICE_X31Y73         FDRE (Setup_fdre_C_D)        0.031    36.578    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.578    
                         arrival time                         -22.342    
  -------------------------------------------------------------------
                         slack                                 14.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.551     1.216    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y72         FDPE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.357 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.114     1.472    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X30Y73         SRL16E                                       r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.814     1.582    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y73         SRL16E                                       r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.336     1.246    
    SLICE_X30Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.363    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.976%)  route 0.232ns (61.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.551     1.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X42Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.148     1.364 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.232     1.596    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_brki_hit_synced
    SLICE_X34Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.817     1.584    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.107     1.477    
    SLICE_X34Y78         FDRE (Hold_fdre_C_D)         0.006     1.483    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.223    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y67         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.141     1.364 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.420    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X15Y67         FDPE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.593    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y67         FDPE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.370     1.223    
    SLICE_X15Y67         FDPE (Hold_fdpe_C_D)         0.075     1.298    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.708%)  route 0.318ns (69.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.224    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y60         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141     1.365 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.318     1.684    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X37Y60         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.595    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y60         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.107     1.488    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.070     1.558    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.223    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y67         FDPE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.364 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.481    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X14Y67         SRL16E                                       r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.593    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y67         SRL16E                                       r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.357     1.236    
    SLICE_X14Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.351    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.916%)  route 0.111ns (44.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.224    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y60         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141     1.365 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.111     1.477    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X33Y61         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.595    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y61         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.355     1.240    
    SLICE_X33Y61         FDRE (Hold_fdre_C_D)         0.070     1.310    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.223    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y67         FDPE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDPE (Prop_fdpe_C_Q)         0.128     1.351 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.468    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X14Y67         SRL16E                                       r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.593    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y67         SRL16E                                       r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.357     1.236    
    SLICE_X14Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.299    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.817%)  route 0.366ns (72.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.548     1.213    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y74         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.141     1.354 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.366     1.720    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK
    SLICE_X41Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.820     1.587    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X41Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                         clock pessimism             -0.107     1.480    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.070     1.550    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.551     1.216    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y72         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDCE (Prop_fdce_C_Q)         0.141     1.357 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/Q
                         net (fo=1, routed)           0.115     1.472    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2_n_0
    SLICE_X29Y73         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.816     1.583    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y73         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                         clock pessimism             -0.356     1.227    
    SLICE_X29Y73         FDCE (Hold_fdce_C_D)         0.072     1.299    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.549     1.214    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X33Y76         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     1.355 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.116     1.471    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X32Y75         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.813     1.581    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y75         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.355     1.226    
    SLICE_X32Y75         FDRE (Hold_fdre_C_D)         0.070     1.296    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X29Y73   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y72   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X14Y67   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X29Y73   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X15Y67   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X15Y67   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X14Y67   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X29Y73   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X15Y67   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y67   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y67   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y67   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y67   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y73   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y73   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y77   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y77   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y77   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y77   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X14Y67   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X14Y67   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X14Y67   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X14Y67   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y73   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X30Y73   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y77   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X30Y77   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y77   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X30Y77   QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.091ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.665ns  (logic 1.059ns (22.701%)  route 3.606ns (77.299%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 34.919 - 33.333 ) 
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT4 (Prop_lut4_I1_O)        0.326    21.542 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.847    22.389    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X33Y79         LUT5 (Prop_lut5_I4_O)        0.124    22.513 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.195    23.707    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X31Y62         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.586    34.919    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X31Y62         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.120    35.039    
                         clock uncertainty           -0.035    35.004    
    SLICE_X31Y62         FDCE (Setup_fdce_C_CE)      -0.205    34.799    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.799    
                         arrival time                         -23.707    
  -------------------------------------------------------------------
                         slack                                 11.091    

Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.524ns  (logic 1.059ns (23.409%)  route 3.465ns (76.591%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 34.855 - 33.333 ) 
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT4 (Prop_lut4_I1_O)        0.326    21.542 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.847    22.389    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X33Y79         LUT5 (Prop_lut5_I4_O)        0.124    22.513 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.054    23.566    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X30Y64         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.522    34.855    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X30Y64         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.120    34.975    
                         clock uncertainty           -0.035    34.940    
    SLICE_X30Y64         FDCE (Setup_fdce_C_CE)      -0.169    34.771    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.771    
                         arrival time                         -23.566    
  -------------------------------------------------------------------
                         slack                                 11.205    

Slack (MET) :             12.177ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.822ns  (logic 1.059ns (27.705%)  route 2.763ns (72.295%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 35.096 - 33.333 ) 
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT4 (Prop_lut4_I1_O)        0.326    21.542 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    21.987    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124    22.111 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.754    22.865    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X36Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.763    35.096    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.186    35.282    
                         clock uncertainty           -0.035    35.247    
    SLICE_X36Y72         FDRE (Setup_fdre_C_CE)      -0.205    35.042    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         35.042    
                         arrival time                         -22.865    
  -------------------------------------------------------------------
                         slack                                 12.177    

Slack (MET) :             12.177ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.822ns  (logic 1.059ns (27.705%)  route 2.763ns (72.295%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 35.096 - 33.333 ) 
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT4 (Prop_lut4_I1_O)        0.326    21.542 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    21.987    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124    22.111 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.754    22.865    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X36Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.763    35.096    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.186    35.282    
                         clock uncertainty           -0.035    35.247    
    SLICE_X36Y72         FDRE (Setup_fdre_C_CE)      -0.205    35.042    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.042    
                         arrival time                         -22.865    
  -------------------------------------------------------------------
                         slack                                 12.177    

Slack (MET) :             12.290ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.711ns  (logic 1.059ns (28.537%)  route 2.652ns (71.463%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 35.164 - 33.333 ) 
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT4 (Prop_lut4_I1_O)        0.326    21.542 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    21.987    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124    22.111 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.643    22.753    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X37Y77         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.831    35.164    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y77         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.120    35.284    
                         clock uncertainty           -0.035    35.248    
    SLICE_X37Y77         FDCE (Setup_fdce_C_CE)      -0.205    35.043    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.043    
                         arrival time                         -22.753    
  -------------------------------------------------------------------
                         slack                                 12.290    

Slack (MET) :             12.383ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.598ns  (logic 1.059ns (29.429%)  route 2.539ns (70.571%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 35.108 - 33.333 ) 
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT4 (Prop_lut4_I1_O)        0.326    21.542 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    21.987    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124    22.111 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.530    22.641    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X38Y78         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.775    35.108    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X38Y78         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.120    35.228    
                         clock uncertainty           -0.035    35.193    
    SLICE_X38Y78         FDCE (Setup_fdce_C_CE)      -0.169    35.024    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.024    
                         arrival time                         -22.641    
  -------------------------------------------------------------------
                         slack                                 12.383    

Slack (MET) :             12.403ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.796ns  (logic 1.059ns (27.898%)  route 2.737ns (72.102%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.927ns = ( 35.260 - 33.333 ) 
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT4 (Prop_lut4_I1_O)        0.326    21.542 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    21.987    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124    22.111 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.728    22.838    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X38Y75         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.927    35.260    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X38Y75         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.186    35.446    
                         clock uncertainty           -0.035    35.411    
    SLICE_X38Y75         FDCE (Setup_fdce_C_CE)      -0.169    35.242    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.242    
                         arrival time                         -22.838    
  -------------------------------------------------------------------
                         slack                                 12.403    

Slack (MET) :             12.526ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.591ns  (logic 1.059ns (29.488%)  route 2.532ns (70.512%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 35.281 - 33.333 ) 
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT4 (Prop_lut4_I1_O)        0.326    21.542 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    21.987    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124    22.111 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.523    22.634    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.948    35.281    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.120    35.401    
                         clock uncertainty           -0.035    35.365    
    SLICE_X36Y78         FDRE (Setup_fdre_C_CE)      -0.205    35.160    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.160    
                         arrival time                         -22.634    
  -------------------------------------------------------------------
                         slack                                 12.526    

Slack (MET) :             12.526ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.591ns  (logic 1.059ns (29.488%)  route 2.532ns (70.512%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 35.281 - 33.333 ) 
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT4 (Prop_lut4_I1_O)        0.326    21.542 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    21.987    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124    22.111 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.523    22.634    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.948    35.281    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.120    35.401    
                         clock uncertainty           -0.035    35.365    
    SLICE_X36Y78         FDRE (Setup_fdre_C_CE)      -0.205    35.160    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.160    
                         arrival time                         -22.634    
  -------------------------------------------------------------------
                         slack                                 12.526    

Slack (MET) :             12.526ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.591ns  (logic 1.059ns (29.488%)  route 2.532ns (70.512%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 35.281 - 33.333 ) 
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT4 (Prop_lut4_I1_O)        0.326    21.542 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    21.987    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124    22.111 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.523    22.634    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.948    35.281    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.120    35.401    
                         clock uncertainty           -0.035    35.365    
    SLICE_X36Y78         FDRE (Setup_fdre_C_CE)      -0.205    35.160    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.160    
                         arrival time                         -22.634    
  -------------------------------------------------------------------
                         slack                                 12.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.846ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.846     0.846    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     0.987 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.168     1.155    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X29Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.200 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.200    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X29Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.992     0.992    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.146     0.846    
    SLICE_X29Y78         FDRE (Hold_fdre_C_D)         0.091     0.937    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.021ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.858     0.858    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     0.999 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.184    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.229 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.229    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X32Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.021     1.021    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.163     0.858    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.091     0.949    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.025ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.874     0.874    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     1.015 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.186     1.201    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.246 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.246    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X32Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.025     1.025    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.151     0.874    
    SLICE_X32Y78         FDRE (Hold_fdre_C_D)         0.091     0.965    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.581ns  (logic 0.191ns (32.886%)  route 0.390ns (67.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns = ( 17.733 - 16.667 ) 
    Source Clock Delay      (SCD):    0.975ns = ( 17.642 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.975    17.642    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.146    17.788 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.224    18.011    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X31Y80         LUT5 (Prop_lut5_I2_O)        0.045    18.056 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.166    18.223    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.066    17.733    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.123    17.610    
    SLICE_X33Y79         FDRE (Hold_fdre_C_CE)       -0.032    17.578    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.578    
                         arrival time                          18.223    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.581ns  (logic 0.191ns (32.886%)  route 0.390ns (67.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns = ( 17.733 - 16.667 ) 
    Source Clock Delay      (SCD):    0.975ns = ( 17.642 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.975    17.642    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.146    17.788 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.224    18.011    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X31Y80         LUT5 (Prop_lut5_I2_O)        0.045    18.056 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.166    18.223    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.066    17.733    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.123    17.610    
    SLICE_X33Y79         FDRE (Hold_fdre_C_CE)       -0.032    17.578    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.578    
                         arrival time                          18.223    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.581ns  (logic 0.191ns (32.886%)  route 0.390ns (67.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns = ( 17.733 - 16.667 ) 
    Source Clock Delay      (SCD):    0.975ns = ( 17.642 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.975    17.642    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.146    17.788 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.224    18.011    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X31Y80         LUT5 (Prop_lut5_I2_O)        0.045    18.056 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.166    18.223    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.066    17.733    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.123    17.610    
    SLICE_X33Y79         FDRE (Hold_fdre_C_CE)       -0.032    17.578    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.578    
                         arrival time                          18.223    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.581ns  (logic 0.191ns (32.886%)  route 0.390ns (67.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns = ( 17.733 - 16.667 ) 
    Source Clock Delay      (SCD):    0.975ns = ( 17.642 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.975    17.642    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.146    17.788 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.224    18.011    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X31Y80         LUT5 (Prop_lut5_I2_O)        0.045    18.056 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.166    18.223    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.066    17.733    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.123    17.610    
    SLICE_X33Y79         FDRE (Hold_fdre_C_CE)       -0.032    17.578    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.578    
                         arrival time                          18.223    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.581ns  (logic 0.191ns (32.886%)  route 0.390ns (67.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns = ( 17.733 - 16.667 ) 
    Source Clock Delay      (SCD):    0.975ns = ( 17.642 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.975    17.642    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.146    17.788 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.224    18.011    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X31Y80         LUT5 (Prop_lut5_I2_O)        0.045    18.056 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.166    18.223    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.066    17.733    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.123    17.610    
    SLICE_X33Y79         FDRE (Hold_fdre_C_CE)       -0.032    17.578    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.578    
                         arrival time                          18.223    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.651ns  (logic 0.191ns (29.336%)  route 0.460ns (70.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns = ( 17.763 - 16.667 ) 
    Source Clock Delay      (SCD):    0.975ns = ( 17.642 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.975    17.642    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.146    17.788 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.224    18.011    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X31Y80         LUT5 (Prop_lut5_I2_O)        0.045    18.056 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.237    18.293    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.097    17.763    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.131    17.632    
    SLICE_X30Y80         FDRE (Hold_fdre_C_CE)       -0.012    17.620    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.620    
                         arrival time                          18.293    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.651ns  (logic 0.191ns (29.336%)  route 0.460ns (70.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns = ( 17.763 - 16.667 ) 
    Source Clock Delay      (SCD):    0.975ns = ( 17.642 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.975    17.642    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.146    17.788 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.224    18.011    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X31Y80         LUT5 (Prop_lut5_I2_O)        0.045    18.056 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.237    18.293    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.097    17.763    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.131    17.632    
    SLICE_X30Y80         FDRE (Hold_fdre_C_CE)       -0.012    17.620    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.620    
                         arrival time                          18.293    
  -------------------------------------------------------------------
                         slack                                  0.672    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X32Y80  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X32Y78  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y81  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.190ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 2.090ns (30.818%)  route 4.692ns (69.182%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 36.016 - 33.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.556     3.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     3.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.817     5.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y23         LUT4 (Prop_lut4_I1_O)        0.325     5.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           1.126     7.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X10Y22         LUT6 (Prop_lut6_I1_O)        0.348     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.071     9.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I1_O)        0.117     9.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.678     9.814    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X13Y21         LUT3 (Prop_lut3_I1_O)        0.348    10.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X13Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.438    36.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.340    36.356    
                         clock uncertainty           -0.035    36.321    
    SLICE_X13Y21         FDRE (Setup_fdre_C_D)        0.031    36.352    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.352    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                 26.190    

Slack (MET) :             26.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 0.952ns (15.198%)  route 5.312ns (84.802%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.023 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.022     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT5 (Prop_lut5_I3_O)        0.124     6.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     8.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I1_O)        0.124     8.319 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.438     8.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y7          LUT5 (Prop_lut5_I4_O)        0.124     8.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.766     9.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445    36.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.326    36.349    
                         clock uncertainty           -0.035    36.314    
    SLICE_X28Y10         FDRE (Setup_fdre_C_R)       -0.429    35.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.885    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 26.239    

Slack (MET) :             26.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 0.952ns (15.198%)  route 5.312ns (84.802%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.023 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.022     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT5 (Prop_lut5_I3_O)        0.124     6.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     8.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I1_O)        0.124     8.319 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.438     8.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y7          LUT5 (Prop_lut5_I4_O)        0.124     8.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.766     9.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445    36.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.326    36.349    
                         clock uncertainty           -0.035    36.314    
    SLICE_X28Y10         FDRE (Setup_fdre_C_R)       -0.429    35.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.885    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 26.239    

Slack (MET) :             26.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 0.952ns (15.198%)  route 5.312ns (84.802%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.023 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.022     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT5 (Prop_lut5_I3_O)        0.124     6.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     8.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I1_O)        0.124     8.319 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.438     8.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y7          LUT5 (Prop_lut5_I4_O)        0.124     8.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.766     9.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445    36.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.326    36.349    
                         clock uncertainty           -0.035    36.314    
    SLICE_X28Y10         FDRE (Setup_fdre_C_R)       -0.429    35.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.885    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 26.239    

Slack (MET) :             26.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 0.952ns (15.198%)  route 5.312ns (84.802%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.023 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.022     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT5 (Prop_lut5_I3_O)        0.124     6.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     8.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I1_O)        0.124     8.319 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.438     8.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y7          LUT5 (Prop_lut5_I4_O)        0.124     8.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.766     9.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445    36.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.326    36.349    
                         clock uncertainty           -0.035    36.314    
    SLICE_X28Y10         FDRE (Setup_fdre_C_R)       -0.429    35.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.885    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 26.239    

Slack (MET) :             26.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 0.952ns (15.198%)  route 5.312ns (84.802%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.023 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.022     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT5 (Prop_lut5_I3_O)        0.124     6.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     8.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I1_O)        0.124     8.319 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.438     8.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y7          LUT5 (Prop_lut5_I4_O)        0.124     8.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.766     9.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445    36.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.326    36.349    
                         clock uncertainty           -0.035    36.314    
    SLICE_X28Y10         FDRE (Setup_fdre_C_R)       -0.429    35.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.885    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 26.239    

Slack (MET) :             26.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 0.952ns (15.198%)  route 5.312ns (84.802%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.023 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.022     5.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT5 (Prop_lut5_I3_O)        0.124     6.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     8.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I1_O)        0.124     8.319 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.438     8.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y7          LUT5 (Prop_lut5_I4_O)        0.124     8.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.766     9.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445    36.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.326    36.349    
                         clock uncertainty           -0.035    36.314    
    SLICE_X28Y10         FDRE (Setup_fdre_C_R)       -0.429    35.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         35.885    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 26.239    

Slack (MET) :             26.253ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 2.090ns (30.882%)  route 4.678ns (69.118%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 36.017 - 33.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.556     3.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     3.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.817     5.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y23         LUT4 (Prop_lut4_I1_O)        0.325     5.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           1.126     7.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X10Y22         LUT6 (Prop_lut6_I1_O)        0.348     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.071     9.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I1_O)        0.117     9.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.663     9.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y20         LUT3 (Prop_lut3_I1_O)        0.348    10.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439    36.017    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.340    36.357    
                         clock uncertainty           -0.035    36.322    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.079    36.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.401    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                 26.253    

Slack (MET) :             26.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 2.090ns (30.960%)  route 4.661ns (69.040%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 36.017 - 33.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.556     3.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     3.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.817     5.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y23         LUT4 (Prop_lut4_I1_O)        0.325     5.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           1.126     7.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X10Y22         LUT6 (Prop_lut6_I1_O)        0.348     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.071     9.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y20         LUT5 (Prop_lut5_I1_O)        0.117     9.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.646     9.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X12Y20         LUT3 (Prop_lut3_I1_O)        0.348    10.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439    36.017    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.340    36.357    
                         clock uncertainty           -0.035    36.322    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.079    36.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.401    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                 26.270    

Slack (MET) :             26.300ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 1.873ns (27.983%)  route 4.820ns (72.017%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 36.017 - 33.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.556     3.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     3.799 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.817     5.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X10Y23         LUT4 (Prop_lut4_I1_O)        0.325     5.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           1.126     7.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X10Y22         LUT6 (Prop_lut6_I1_O)        0.348     7.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.474     9.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.547 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.403     9.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X15Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439    36.017    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.363    36.380    
                         clock uncertainty           -0.035    36.345    
    SLICE_X15Y20         FDRE (Setup_fdre_C_D)        0.029    36.374    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.374    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                 26.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.596%)  route 0.204ns (61.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X36Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDCE (Prop_fdce_C_Q)         0.128     1.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.204     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[3]
    SLICE_X34Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X34Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.114     1.536    
    SLICE_X34Y8          FDCE (Hold_fdce_C_D)         0.000     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.392%)  route 0.269ns (65.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X31Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/Q
                         net (fo=4, routed)           0.269     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg_0
    SLICE_X37Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X37Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                         clock pessimism             -0.114     1.538    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.066     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.227ns (48.658%)  route 0.240ns (51.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X36Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDCE (Prop_fdce_C_Q)         0.128     1.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.240     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[0]
    SLICE_X34Y7          LUT4 (Prop_lut4_I2_O)        0.099     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__2/i__n_0
    SLICE_X34Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X34Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.114     1.536    
    SLICE_X34Y7          FDCE (Hold_fdce_C_D)         0.121     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.125     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X34Y10         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y10         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.343     1.306    
    SLICE_X34Y10         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.141     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.113     1.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X38Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.362     1.288    
    SLICE_X38Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.128     1.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.074     1.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X34Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.365     1.284    
    SLICE_X34Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y12          FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDSE (Prop_fdse_C_Q)         0.141     1.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/Q
                         net (fo=1, routed)           0.052     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[8]
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.045     1.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1/O
                         net (fo=1, routed)           0.000     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1_n_0
    SLICE_X8Y12          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y12          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
                         clock pessimism             -0.365     1.287    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.121     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDCE (Prop_fdce_C_Q)         0.141     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.111     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X38Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.362     1.288    
    SLICE_X38Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/Q
                         net (fo=2, routed)           0.056     1.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]
    SLICE_X15Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X15Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                         clock pessimism             -0.377     1.268    
    SLICE_X15Y20         FDRE (Hold_fdre_C_D)         0.075     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X35Y11         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.128     1.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.075     1.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X34Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.365     1.284    
    SLICE_X34Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y12   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X14Y11   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y10   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.661ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.835ns  (logic 1.606ns (16.330%)  route 8.229ns (83.670%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 31.345 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.534    -2.440    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X42Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.922 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          2.688     0.766    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.890 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.890    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_9
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.291 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.526 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=35, routed)          1.261     2.787    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.328     3.115 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          4.279     7.395    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y18         RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.481    31.345    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.425    30.920    
                         clock uncertainty           -0.095    30.825    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.769    30.056    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         30.056    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 22.661    

Slack (MET) :             22.722ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.922ns  (logic 2.057ns (20.731%)  route 7.865ns (79.269%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 31.328 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.534    -2.440    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X42Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.922 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          2.688     0.766    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.890 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.890    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_9
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.291 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.405 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.405    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.519 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.519    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.633 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.633    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.747 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.747    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.003 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=8, routed)           1.148     3.151    QCS_4_Top_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[10]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.302     3.453 r  QCS_4_Top_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[2]_INST_0/O
                         net (fo=8, routed)           4.029     7.482    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.464    31.328    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.496    30.832    
                         clock uncertainty           -0.095    30.736    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    30.204    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         30.204    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                 22.722    

Slack (MET) :             22.853ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.575ns  (logic 1.629ns (17.013%)  route 7.946ns (82.987%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 31.362 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.534    -2.440    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X42Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.922 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          2.688     0.766    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.890 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.890    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_9
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.291 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     1.547 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=35, routed)          1.300     2.847    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.330     3.177 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          3.958     7.135    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y8          RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.498    31.362    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.504    30.857    
                         clock uncertainty           -0.095    30.762    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.774    29.988    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         29.988    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                 22.853    

Slack (MET) :             22.897ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.536ns  (logic 1.937ns (20.313%)  route 7.599ns (79.687%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 31.362 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.534    -2.440    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X42Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.922 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          2.688     0.766    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.890 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.890    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_9
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.291 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.405 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.405    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.519 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.519    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.853 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=34, routed)          1.110     2.964    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.332     3.296 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          3.800     7.096    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y8          RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.498    31.362    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.504    30.857    
                         clock uncertainty           -0.095    30.762    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.769    29.993    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         29.993    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                 22.897    

Slack (MET) :             22.973ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 1.840ns (19.460%)  route 7.615ns (80.540%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 31.362 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.534    -2.440    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X42Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.922 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          2.688     0.766    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.890 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.890    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_9
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.291 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.405 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.405    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.519 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.519    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.758 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=34, routed)          1.480     3.238    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.330     3.568 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          3.447     7.015    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y8          RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.498    31.362    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.504    30.857    
                         clock uncertainty           -0.095    30.762    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774    29.988    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         29.988    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                 22.973    

Slack (MET) :             22.984ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.652ns  (logic 2.036ns (21.095%)  route 7.616ns (78.905%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 31.362 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.534    -2.440    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X42Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.922 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          2.688     0.766    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.890 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.890    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_9
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.291 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.405 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.405    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.519 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.519    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.633 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.633    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.981 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=35, routed)          1.152     3.133    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X34Y63         LUT3 (Prop_lut3_I1_O)        0.303     3.436 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          3.776     7.212    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y8          RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.498    31.362    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.504    30.857    
                         clock uncertainty           -0.095    30.762    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    30.196    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         30.196    
                         arrival time                          -7.212    
  -------------------------------------------------------------------
                         slack                                 22.984    

Slack (MET) :             22.995ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 1.606ns (16.911%)  route 7.891ns (83.089%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 31.341 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.534    -2.440    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X42Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.922 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          2.688     0.766    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.890 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.890    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_9
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.291 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.526 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=35, routed)          1.261     2.787    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.328     3.115 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          3.941     7.057    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y17         RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.477    31.341    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.425    30.916    
                         clock uncertainty           -0.095    30.821    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.769    30.052    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         30.052    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                 22.995    

Slack (MET) :             23.025ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 1.726ns (18.356%)  route 7.677ns (81.644%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 31.362 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.534    -2.440    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X42Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.922 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          2.688     0.766    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.890 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.890    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_9
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.291 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.405 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.405    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.644 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=34, routed)          1.686     3.330    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X33Y62         LUT3 (Prop_lut3_I1_O)        0.330     3.660 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          3.303     6.963    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y8          RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.498    31.362    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.504    30.857    
                         clock uncertainty           -0.095    30.762    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.774    29.988    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         29.988    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 23.025    

Slack (MET) :             23.035ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 1.840ns (19.460%)  route 7.615ns (80.540%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 31.345 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.534    -2.440    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X42Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.922 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          2.688     0.766    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.890 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.890    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_9
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.291 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.405 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.405    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.519 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.519    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.758 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=34, routed)          1.480     3.238    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.330     3.568 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          3.447     7.015    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y18         RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.481    31.345    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.425    30.920    
                         clock uncertainty           -0.095    30.825    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774    30.051    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         30.051    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                 23.035    

Slack (MET) :             23.066ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.570ns  (logic 1.890ns (19.750%)  route 7.680ns (80.250%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 31.362 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.440ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.534    -2.440    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X42Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.922 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          2.688     0.766    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124     0.890 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.890    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_9
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.291 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.291    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.405 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.405    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.519 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.519    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.832 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=34, routed)          1.505     3.337    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X33Y63         LUT3 (Prop_lut3_I1_O)        0.306     3.643 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          3.487     7.130    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y8          RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.498    31.362    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.504    30.857    
                         clock uncertainty           -0.095    30.762    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    30.196    QCS_4_Top_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         30.196    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                 23.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.273%)  route 0.225ns (63.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.559    -0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X36Y17         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/Q
                         net (fo=1, routed)           0.225    -0.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X30Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.826    -0.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y17         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.034    -0.274    
    SLICE_X30Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061    -0.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.522%)  route 0.205ns (52.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.555    -0.540    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF/Clk
    SLICE_X37Y63         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.205    -0.194    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/data_rd_reg_reg[12]
    SLICE_X33Y64         LUT5 (Prop_lut5_I0_O)        0.045    -0.149 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/data_rd_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_18
    SLICE_X33Y64         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.822    -0.311    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X33Y64         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/C
                         clock pessimism              0.034    -0.277    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.091    -0.186    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.091%)  route 0.209ns (52.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.557    -0.538    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF/Clk
    SLICE_X36Y61         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.209    -0.188    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.045    -0.143 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF/data_rd_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/D[0]
    SLICE_X33Y60         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.826    -0.308    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X33Y60         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/C
                         clock pessimism              0.034    -0.274    
    SLICE_X33Y60         FDRE (Hold_fdre_C_D)         0.091    -0.183    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.256ns (61.659%)  route 0.159ns (38.341%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.561    -0.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X35Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/Q
                         net (fo=2, routed)           0.159    -0.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_0[0]
    SLICE_X36Y12         LUT3 (Prop_lut3_I1_O)        0.045    -0.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_6_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]_i_1_n_7
    SLICE_X36Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.830    -0.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X36Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                         clock pessimism              0.034    -0.270    
    SLICE_X36Y12         FDRE (Hold_fdre_C_D)         0.105    -0.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.308%)  route 0.247ns (63.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.565    -0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/Q
                         net (fo=2, routed)           0.247    -0.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]_0[1]
    SLICE_X35Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.833    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X35Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                         clock pessimism              0.034    -0.267    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.075    -0.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][251]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.560    -0.535    QCS_4_Top_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X56Y28         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][251]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][251]/Q
                         net (fo=1, routed)           0.108    -0.263    QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[17]
    RAMB36_X2Y5          RAMB36E1                                     r  QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.869    -0.265    QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.479    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155    -0.324    QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][210]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.566    -0.529    QCS_4_Top_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X56Y34         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][210]/Q
                         net (fo=1, routed)           0.108    -0.257    QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[12]
    RAMB36_X2Y6          RAMB36E1                                     r  QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.874    -0.260    QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.474    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155    -0.319    QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][241]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.561    -0.534    QCS_4_Top_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X56Y29         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][241]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][241]/Q
                         net (fo=1, routed)           0.108    -0.262    QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y5          RAMB36E1                                     r  QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.869    -0.265    QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.214    -0.479    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155    -0.324    QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.250ns (54.478%)  route 0.209ns (45.522%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.558    -0.537    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y18         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]/Q
                         net (fo=1, routed)           0.209    -0.187    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[0]
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.045    -0.142 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.142    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]_i_3_n_0
    SLICE_X34Y19         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.078 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]
    SLICE_X34Y19         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.823    -0.311    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X34Y19         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]/C
                         clock pessimism              0.034    -0.277    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.134    -0.143    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.244%)  route 0.248ns (63.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.565    -0.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X40Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/Q
                         net (fo=2, routed)           0.248    -0.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]_0[2]
    SLICE_X34Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.833    -0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X34Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                         clock pessimism              0.034    -0.267    
    SLICE_X34Y3          FDRE (Hold_fdre_C_D)         0.060    -0.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_QCS_4_Top_clk_wiz_0_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y10    QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y10    QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB36_X1Y6     QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB36_X1Y6     QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB36_X2Y7     QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB36_X2Y7     QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB36_X1Y7     QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB36_X1Y7     QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB36_X2Y4     QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB36_X2Y4     QCS_4_Top_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       33.333      126.667    PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y64    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y64    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y70    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y64    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y64    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out2_QCS_4_Top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.496ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 1.595ns (60.301%)  route 1.050ns (39.699%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 9.096 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.572    -2.402    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.518    -1.884 f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.050    -0.834    QCS_4_Top_i/encoding_sequencer_1/inst/p_0_in
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124    -0.710 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.710    QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.197 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.197    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.080 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.243 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.243    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]_i_1_n_6
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.454     9.096    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[9]/C
                         clock pessimism             -0.386     8.710    
                         clock uncertainty           -0.079     8.631    
    SLICE_X52Y8          FDCE (Setup_fdce_C_D)        0.109     8.740    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  8.496    

Slack (MET) :             8.575ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 1.501ns (58.839%)  route 1.050ns (41.161%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 9.096 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.572    -2.402    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.518    -1.884 f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.050    -0.834    QCS_4_Top_i/encoding_sequencer_1/inst/p_0_in
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124    -0.710 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.710    QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.197 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.197    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.080 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.149 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]_i_1/CO[2]
                         net (fo=1, routed)           0.000     0.149    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]_i_1_n_1
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.454     9.096    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
                         clock pessimism             -0.386     8.710    
                         clock uncertainty           -0.079     8.631    
    SLICE_X52Y8          FDCE (Setup_fdce_C_D)        0.094     8.725    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  8.575    

Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 1.478ns (58.464%)  route 1.050ns (41.536%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 9.096 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.572    -2.402    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.518    -1.884 f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.050    -0.834    QCS_4_Top_i/encoding_sequencer_1/inst/p_0_in
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124    -0.710 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.710    QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.197 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.197    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.126 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.126    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1_n_6
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.454     9.096    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]/C
                         clock pessimism             -0.411     8.685    
                         clock uncertainty           -0.079     8.606    
    SLICE_X52Y7          FDCE (Setup_fdce_C_D)        0.109     8.715    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.470ns (58.332%)  route 1.050ns (41.668%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 9.096 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.572    -2.402    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.518    -1.884 f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.050    -0.834    QCS_4_Top_i/encoding_sequencer_1/inst/p_0_in
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124    -0.710 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.710    QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.197 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.197    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.118 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.118    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1_n_4
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.454     9.096    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]/C
                         clock pessimism             -0.411     8.685    
                         clock uncertainty           -0.079     8.606    
    SLICE_X52Y7          FDCE (Setup_fdce_C_D)        0.109     8.715    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.600ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.491ns (58.677%)  route 1.050ns (41.323%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 9.096 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.572    -2.402    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.518    -1.884 f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.050    -0.834    QCS_4_Top_i/encoding_sequencer_1/inst/p_0_in
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124    -0.710 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.710    QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.197 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.197    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.080 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.139 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.139    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]_i_1_n_7
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.454     9.096    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/C
                         clock pessimism             -0.386     8.710    
                         clock uncertainty           -0.079     8.631    
    SLICE_X52Y8          FDCE (Setup_fdce_C_D)        0.109     8.740    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  8.600    

Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 1.394ns (57.037%)  route 1.050ns (42.963%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 9.096 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.572    -2.402    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.518    -1.884 f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.050    -0.834    QCS_4_Top_i/encoding_sequencer_1/inst/p_0_in
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124    -0.710 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.710    QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.197 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.197    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.042 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.042    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1_n_5
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.454     9.096    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[6]/C
                         clock pessimism             -0.411     8.685    
                         clock uncertainty           -0.079     8.606    
    SLICE_X52Y7          FDCE (Setup_fdce_C_D)        0.109     8.715    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  8.672    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.374ns (56.682%)  route 1.050ns (43.318%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 9.096 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.572    -2.402    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.518    -1.884 f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.050    -0.834    QCS_4_Top_i/encoding_sequencer_1/inst/p_0_in
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124    -0.710 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.710    QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.197 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.197    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.022 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.022    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1_n_7
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.454     9.096    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]/C
                         clock pessimism             -0.411     8.685    
                         clock uncertainty           -0.079     8.606    
    SLICE_X52Y7          FDCE (Setup_fdce_C_D)        0.109     8.715    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.817ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 1.250ns (54.347%)  route 1.050ns (45.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.097 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.572    -2.402    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.518    -1.884 f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.050    -0.834    QCS_4_Top_i/encoding_sequencer_1/inst/p_0_in
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124    -0.710 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.710    QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    -0.102 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.102    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1_n_4
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.455     9.097    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]/C
                         clock pessimism             -0.411     8.686    
                         clock uncertainty           -0.079     8.607    
    SLICE_X52Y6          FDCE (Setup_fdce_C_D)        0.109     8.716    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  8.817    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.186ns (53.040%)  route 1.050ns (46.960%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.097 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.572    -2.402    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.518    -1.884 f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.050    -0.834    QCS_4_Top_i/encoding_sequencer_1/inst/p_0_in
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124    -0.710 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.710    QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    -0.166 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.166    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1_n_5
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.455     9.097    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[2]/C
                         clock pessimism             -0.411     8.686    
                         clock uncertainty           -0.079     8.607    
    SLICE_X52Y6          FDCE (Setup_fdce_C_D)        0.109     8.716    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 1.069ns (50.447%)  route 1.050ns (49.553%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.097 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.572    -2.402    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.518    -1.884 f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.050    -0.834    QCS_4_Top_i/encoding_sequencer_1/inst/p_0_in
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124    -0.710 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.710    QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    -0.283 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.283    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1_n_6
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.455     9.097    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[1]/C
                         clock pessimism             -0.411     8.686    
                         clock uncertainty           -0.079     8.607    
    SLICE_X52Y6          FDCE (Setup_fdce_C_D)        0.109     8.716    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  8.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.189    QCS_4_Top_i/encoding_sequencer_1/inst/seq_state[0]
    SLICE_X50Y9          LUT2 (Prop_lut2_I1_O)        0.045    -0.144 r  QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state[0]_i_1_n_0
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]/C
                         clock pessimism             -0.232    -0.528    
    SLICE_X50Y9          FDCE (Hold_fdce_C_D)         0.120    -0.408    QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.568    -0.527    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.226    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg_n_0_[3]
    SLICE_X52Y6          LUT2 (Prop_lut2_I0_O)        0.045    -0.181 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.181    QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_3_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.117 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.117    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1_n_4
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.839    -0.295    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]/C
                         clock pessimism             -0.232    -0.527    
    SLICE_X52Y6          FDCE (Hold_fdce_C_D)         0.134    -0.393    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.227    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg_n_0_[7]
    SLICE_X52Y7          LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    QCS_4_Top_i/encoding_sequencer_1/inst/counter[4]_i_2_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.118 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.118    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1_n_4
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]/C
                         clock pessimism             -0.232    -0.528    
    SLICE_X52Y7          FDCE (Hold_fdce_C_D)         0.134    -0.394    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.275ns (60.688%)  route 0.178ns (39.312%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.364 f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/Q
                         net (fo=14, routed)          0.178    -0.186    QCS_4_Top_i/encoding_sequencer_1/inst/p_0_in
    SLICE_X52Y7          LUT2 (Prop_lut2_I1_O)        0.045    -0.141 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.141    QCS_4_Top_i/encoding_sequencer_1/inst/counter[4]_i_4_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.075 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.075    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1_n_6
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]/C
                         clock pessimism             -0.216    -0.512    
    SLICE_X52Y7          FDCE (Hold_fdce_C_D)         0.134    -0.378    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.568    -0.527    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.200    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg_n_0_[0]
    SLICE_X52Y6          LUT2 (Prop_lut2_I0_O)        0.045    -0.155 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.155    QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_6_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.085 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.085    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1_n_7
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.839    -0.295    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/C
                         clock pessimism             -0.232    -0.527    
    SLICE_X52Y6          FDCE (Hold_fdce_C_D)         0.134    -0.393    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.201    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg_n_0_[4]
    SLICE_X52Y7          LUT2 (Prop_lut2_I0_O)        0.045    -0.156 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.156    QCS_4_Top_i/encoding_sequencer_1/inst/counter[4]_i_5_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.086 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.086    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]_i_1_n_7
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]/C
                         clock pessimism             -0.232    -0.528    
    SLICE_X52Y7          FDCE (Hold_fdce_C_D)         0.134    -0.394    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/Q
                         net (fo=1, routed)           0.163    -0.201    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg_n_0_[8]
    SLICE_X52Y8          LUT2 (Prop_lut2_I0_O)        0.045    -0.156 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.156    QCS_4_Top_i/encoding_sequencer_1/inst/counter[8]_i_3_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.086 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.086    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]_i_1_n_7
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/C
                         clock pessimism             -0.232    -0.528    
    SLICE_X52Y8          FDCE (Hold_fdce_C_D)         0.134    -0.394    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.022%)  route 0.235ns (52.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           0.235    -0.129    QCS_4_Top_i/encoding_sequencer_1/inst/ch_a
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.084 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.084    QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_i_1_n_0
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
                         clock pessimism             -0.232    -0.528    
    SLICE_X50Y9          FDCE (Hold_fdce_C_D)         0.121    -0.407    QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.302ns (64.932%)  route 0.163ns (35.068%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.568    -0.527    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.200    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg_n_0_[0]
    SLICE_X52Y6          LUT2 (Prop_lut2_I0_O)        0.043    -0.157 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    QCS_4_Top_i/encoding_sequencer_1/inst/counter[0]_i_2_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095    -0.062 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.062    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]_i_1_n_6
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.839    -0.295    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[1]/C
                         clock pessimism             -0.232    -0.527    
    SLICE_X52Y6          FDCE (Hold_fdce_C_D)         0.134    -0.393    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/Q
                         net (fo=1, routed)           0.163    -0.201    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg_n_0_[8]
    SLICE_X52Y8          LUT2 (Prop_lut2_I0_O)        0.045    -0.156 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.156    QCS_4_Top_i/encoding_sequencer_1/inst/counter[8]_i_3_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.051 r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.051    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]_i_1_n_6
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[9]/C
                         clock pessimism             -0.232    -0.528    
    SLICE_X52Y8          FDCE (Hold_fdce_C_D)         0.134    -0.394    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_QCS_4_Top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.556 }
Period(ns):         11.111
Sources:            { QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         11.111      8.956      BUFGCTRL_X0Y17  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         11.111      9.862      PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         11.111      10.111     SLICE_X50Y9     QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         11.111      10.111     SLICE_X50Y9     QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         11.111      10.111     SLICE_X50Y9     QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         11.111      10.111     SLICE_X52Y6     QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         11.111      10.111     SLICE_X52Y8     QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         11.111      10.111     SLICE_X52Y6     QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         11.111      10.111     SLICE_X52Y6     QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         11.111      10.111     SLICE_X52Y6     QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       11.111      148.889    PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X50Y9     QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X50Y9     QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X50Y9     QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X50Y9     QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X50Y9     QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X50Y9     QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X52Y6     QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X52Y6     QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X52Y8     QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X52Y8     QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X50Y9     QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X50Y9     QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X50Y9     QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X50Y9     QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X50Y9     QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X50Y9     QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X52Y6     QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X52Y6     QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X52Y8     QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.556       5.056      SLICE_X52Y8     QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out3_QCS_4_Top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.711ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@13.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 1.560ns (59.932%)  route 1.043ns (40.068%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 11.311 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.565    -2.409    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.953 f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.043    -0.910    QCS_4_Top_i/encoding_sequencer_2/inst/p_0_in
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.124    -0.786 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.786    QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.254 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.254    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.140 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.140    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.194 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.194    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]_i_1_n_6
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736     8.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     9.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.447    11.311    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[9]/C
                         clock pessimism             -0.386    10.925    
                         clock uncertainty           -0.081    10.844    
    SLICE_X44Y12         FDCE (Setup_fdce_C_D)        0.062    10.906    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         10.906    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                 10.711    

Slack (MET) :             10.801ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@13.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 1.454ns (58.231%)  route 1.043ns (41.769%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 11.311 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.565    -2.409    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.953 f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.043    -0.910    QCS_4_Top_i/encoding_sequencer_2/inst/p_0_in
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.124    -0.786 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.786    QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.254 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.254    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.140 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.140    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.088 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]_i_1/CO[2]
                         net (fo=1, routed)           0.000     0.088    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]_i_1_n_1
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736     8.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     9.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.447    11.311    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                         clock pessimism             -0.386    10.925    
                         clock uncertainty           -0.081    10.844    
    SLICE_X44Y12         FDCE (Setup_fdce_C_D)        0.046    10.890    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                 10.801    

Slack (MET) :             10.801ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@13.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 1.446ns (58.097%)  route 1.043ns (41.903%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 11.312 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.565    -2.409    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.953 f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.043    -0.910    QCS_4_Top_i/encoding_sequencer_2/inst/p_0_in
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.124    -0.786 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.786    QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.254 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.254    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.080 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.080    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1_n_6
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736     8.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     9.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.448    11.312    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]/C
                         clock pessimism             -0.411    10.901    
                         clock uncertainty           -0.081    10.820    
    SLICE_X44Y11         FDCE (Setup_fdce_C_D)        0.062    10.882    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                 10.801    

Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@13.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 1.425ns (57.740%)  route 1.043ns (42.260%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 11.312 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.565    -2.409    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.953 f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.043    -0.910    QCS_4_Top_i/encoding_sequencer_2/inst/p_0_in
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.124    -0.786 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.786    QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.254 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.254    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.059 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.059    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1_n_4
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736     8.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     9.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.448    11.312    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[7]/C
                         clock pessimism             -0.411    10.901    
                         clock uncertainty           -0.081    10.820    
    SLICE_X44Y11         FDCE (Setup_fdce_C_D)        0.062    10.882    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                 10.822    

Slack (MET) :             10.822ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@13.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 1.449ns (58.147%)  route 1.043ns (41.853%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 11.311 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.565    -2.409    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.953 f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.043    -0.910    QCS_4_Top_i/encoding_sequencer_2/inst/p_0_in
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.124    -0.786 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.786    QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.254 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.254    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.140 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.140    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.083 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.083    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]_i_1_n_7
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736     8.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     9.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.447    11.311    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]/C
                         clock pessimism             -0.386    10.925    
                         clock uncertainty           -0.081    10.844    
    SLICE_X44Y12         FDCE (Setup_fdce_C_D)        0.062    10.906    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         10.906    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                 10.822    

Slack (MET) :             10.896ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@13.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.351ns (56.434%)  route 1.043ns (43.566%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 11.312 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.565    -2.409    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.953 f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.043    -0.910    QCS_4_Top_i/encoding_sequencer_2/inst/p_0_in
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.124    -0.786 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.786    QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.254 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.254    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.015 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.015    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1_n_5
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736     8.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     9.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.448    11.312    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[6]/C
                         clock pessimism             -0.411    10.901    
                         clock uncertainty           -0.081    10.820    
    SLICE_X44Y11         FDCE (Setup_fdce_C_D)        0.062    10.882    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                 10.896    

Slack (MET) :             10.912ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@13.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 1.335ns (56.141%)  route 1.043ns (43.859%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 11.312 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.565    -2.409    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.953 f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.043    -0.910    QCS_4_Top_i/encoding_sequencer_2/inst/p_0_in
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.124    -0.786 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.786    QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.254 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.254    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.031 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.031    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1_n_7
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736     8.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     9.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.448    11.312    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]/C
                         clock pessimism             -0.411    10.901    
                         clock uncertainty           -0.081    10.820    
    SLICE_X44Y11         FDCE (Setup_fdce_C_D)        0.062    10.882    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                 10.912    

Slack (MET) :             11.062ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@13.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.186ns (53.209%)  route 1.043ns (46.791%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 11.313 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.565    -2.409    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.953 f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.043    -0.910    QCS_4_Top_i/encoding_sequencer_2/inst/p_0_in
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.124    -0.786 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.786    QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    -0.180 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.180    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1_n_4
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736     8.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     9.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.449    11.313    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]/C
                         clock pessimism             -0.411    10.902    
                         clock uncertainty           -0.081    10.821    
    SLICE_X44Y10         FDCE (Setup_fdce_C_D)        0.062    10.883    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                 11.062    

Slack (MET) :             11.121ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@13.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 1.127ns (51.936%)  route 1.043ns (48.064%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 11.313 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.565    -2.409    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.953 f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.043    -0.910    QCS_4_Top_i/encoding_sequencer_2/inst/p_0_in
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.124    -0.786 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.786    QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    -0.239 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.239    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1_n_5
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736     8.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     9.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.449    11.313    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[2]/C
                         clock pessimism             -0.411    10.902    
                         clock uncertainty           -0.081    10.821    
    SLICE_X44Y10         FDCE (Setup_fdce_C_D)        0.062    10.883    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                 11.121    

Slack (MET) :             11.244ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@13.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 1.004ns (49.048%)  route 1.043ns (50.952%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 11.313 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.565    -2.409    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.953 f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.043    -0.910    QCS_4_Top_i/encoding_sequencer_2/inst/p_0_in
    SLICE_X44Y10         LUT2 (Prop_lut2_I1_O)        0.124    -0.786 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.786    QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.362 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.362    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1_n_6
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736     8.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     9.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.449    11.313    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[1]/C
                         clock pessimism             -0.411    10.902    
                         clock uncertainty           -0.081    10.821    
    SLICE_X44Y10         FDCE (Setup_fdce_C_D)        0.062    10.883    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                 11.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]/Q
                         net (fo=2, routed)           0.169    -0.221    QCS_4_Top_i/encoding_sequencer_2/inst/seq_state[0]
    SLICE_X45Y11         LUT3 (Prop_lut3_I0_O)        0.043    -0.178 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.178    QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_i_1_n_0
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                         clock pessimism             -0.231    -0.531    
    SLICE_X45Y11         FDCE (Hold_fdce_C_D)         0.107    -0.424    QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.549%)  route 0.175ns (48.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.563    -0.532    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/Q
                         net (fo=14, routed)          0.175    -0.216    QCS_4_Top_i/encoding_sequencer_2/inst/p_0_in
    SLICE_X45Y11         LUT2 (Prop_lut2_I0_O)        0.045    -0.171 r  QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state[0]_i_1_n_0
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]/C
                         clock pessimism             -0.215    -0.515    
    SLICE_X45Y11         FDCE (Hold_fdce_C_D)         0.091    -0.424    QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]/Q
                         net (fo=1, routed)           0.161    -0.229    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg_n_0_[3]
    SLICE_X44Y10         LUT2 (Prop_lut2_I0_O)        0.045    -0.184 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.184    QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_3_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.121 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1_n_4
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]/C
                         clock pessimism             -0.231    -0.531    
    SLICE_X44Y10         FDCE (Hold_fdce_C_D)         0.105    -0.426    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.229    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg_n_0_[7]
    SLICE_X44Y11         LUT2 (Prop_lut2_I0_O)        0.045    -0.184 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    QCS_4_Top_i/encoding_sequencer_2/inst/counter[4]_i_2_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.121 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1_n_4
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[7]/C
                         clock pessimism             -0.231    -0.531    
    SLICE_X44Y11         FDCE (Hold_fdce_C_D)         0.105    -0.426    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.251ns (58.074%)  route 0.181ns (41.926%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.563    -0.532    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.391 f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/Q
                         net (fo=14, routed)          0.181    -0.210    QCS_4_Top_i/encoding_sequencer_2/inst/p_0_in
    SLICE_X44Y11         LUT2 (Prop_lut2_I1_O)        0.045    -0.165 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.165    QCS_4_Top_i/encoding_sequencer_2/inst/counter[4]_i_4_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.100 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.100    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1_n_6
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]/C
                         clock pessimism             -0.215    -0.515    
    SLICE_X44Y11         FDCE (Hold_fdce_C_D)         0.105    -0.410    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.256ns (58.420%)  route 0.182ns (41.580%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.563    -0.532    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.391 f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/Q
                         net (fo=14, routed)          0.182    -0.209    QCS_4_Top_i/encoding_sequencer_2/inst/p_0_in
    SLICE_X44Y11         LUT2 (Prop_lut2_I1_O)        0.045    -0.164 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.164    QCS_4_Top_i/encoding_sequencer_2/inst/counter[4]_i_5_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.094 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.094    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]_i_1_n_7
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]/C
                         clock pessimism             -0.215    -0.515    
    SLICE_X44Y11         FDCE (Hold_fdce_C_D)         0.105    -0.410    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.563    -0.532    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]/Q
                         net (fo=1, routed)           0.173    -0.219    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg_n_0_[8]
    SLICE_X44Y12         LUT2 (Prop_lut2_I0_O)        0.045    -0.174 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.174    QCS_4_Top_i/encoding_sequencer_2/inst/counter[8]_i_3_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.104 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.104    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]_i_1_n_7
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.832    -0.302    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]/C
                         clock pessimism             -0.230    -0.532    
    SLICE_X44Y12         FDCE (Hold_fdce_C_D)         0.105    -0.427    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.390 f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.173    -0.218    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg_n_0_[0]
    SLICE_X44Y10         LUT2 (Prop_lut2_I0_O)        0.045    -0.173 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.173    QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_6_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.103 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.103    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1_n_7
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/C
                         clock pessimism             -0.231    -0.531    
    SLICE_X44Y10         FDCE (Hold_fdce_C_D)         0.105    -0.426    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           0.233    -0.157    QCS_4_Top_i/encoding_sequencer_2/inst/ch_a
    SLICE_X45Y11         LUT3 (Prop_lut3_I2_O)        0.045    -0.112 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.112    QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_i_1_n_0
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/C
                         clock pessimism             -0.231    -0.531    
    SLICE_X45Y11         FDCE (Hold_fdce_C_D)         0.092    -0.439    QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.280ns (61.865%)  route 0.173ns (38.135%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.173    -0.218    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg_n_0_[0]
    SLICE_X44Y10         LUT2 (Prop_lut2_I0_O)        0.042    -0.176 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.176    QCS_4_Top_i/encoding_sequencer_2/inst/counter[0]_i_2_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097    -0.079 r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.079    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]_i_1_n_6
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[1]/C
                         clock pessimism             -0.231    -0.531    
    SLICE_X44Y10         FDCE (Hold_fdce_C_D)         0.105    -0.426    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_QCS_4_Top_clk_wiz_0_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         13.333      12.084     PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X45Y11    QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X45Y11    QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X45Y11    QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X44Y10    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X44Y12    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X44Y10    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X44Y10    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333     SLICE_X44Y10    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       13.333      146.667    PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X45Y11    QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X45Y11    QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X45Y11    QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X45Y11    QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X45Y11    QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X45Y11    QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X44Y10    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X44Y10    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X44Y12    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X44Y12    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X45Y11    QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X45Y11    QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X45Y11    QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X45Y11    QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X45Y11    QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X45Y11    QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X44Y10    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X44Y10    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X44Y12    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X44Y12    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out4_QCS_4_Top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.533ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 1.595ns (56.686%)  route 1.219ns (43.314%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 31.313 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.567    -2.407    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDCE (Prop_fdce_C_Q)         0.518    -1.889 f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.219    -0.670    QCS_4_Top_i/encoding_sequencer_3/inst/p_0_in
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.124    -0.546 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.546    QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.033 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.033    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.084 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.084    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.407 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.407    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]_i_1_n_6
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.449    31.313    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[9]/C
                         clock pessimism             -0.386    30.927    
                         clock uncertainty           -0.095    30.831    
    SLICE_X46Y10         FDCE (Setup_fdce_C_D)        0.109    30.940    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         30.940    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                 30.533    

Slack (MET) :             30.612ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 1.501ns (55.189%)  route 1.219ns (44.811%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 31.313 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.567    -2.407    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDCE (Prop_fdce_C_Q)         0.518    -1.889 f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.219    -0.670    QCS_4_Top_i/encoding_sequencer_3/inst/p_0_in
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.124    -0.546 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.546    QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.033 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.033    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.084 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.084    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.313 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]_i_1/CO[2]
                         net (fo=1, routed)           0.000     0.313    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]_i_1_n_1
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.449    31.313    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
                         clock pessimism             -0.386    30.927    
                         clock uncertainty           -0.095    30.831    
    SLICE_X46Y10         FDCE (Setup_fdce_C_D)        0.094    30.925    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         30.925    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                 30.612    

Slack (MET) :             30.625ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 1.478ns (54.807%)  route 1.219ns (45.193%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 31.313 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.567    -2.407    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDCE (Prop_fdce_C_Q)         0.518    -1.889 f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.219    -0.670    QCS_4_Top_i/encoding_sequencer_3/inst/p_0_in
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.124    -0.546 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.546    QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.033 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.033    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.290 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.290    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1_n_6
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.449    31.313    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]/C
                         clock pessimism             -0.411    30.902    
                         clock uncertainty           -0.095    30.806    
    SLICE_X46Y9          FDCE (Setup_fdce_C_D)        0.109    30.915    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         30.915    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                 30.625    

Slack (MET) :             30.633ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 1.470ns (54.673%)  route 1.219ns (45.327%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 31.313 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.567    -2.407    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDCE (Prop_fdce_C_Q)         0.518    -1.889 f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.219    -0.670    QCS_4_Top_i/encoding_sequencer_3/inst/p_0_in
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.124    -0.546 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.546    QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.033 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.033    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.282 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.282    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1_n_4
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.449    31.313    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[7]/C
                         clock pessimism             -0.411    30.902    
                         clock uncertainty           -0.095    30.806    
    SLICE_X46Y9          FDCE (Setup_fdce_C_D)        0.109    30.915    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         30.915    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                 30.633    

Slack (MET) :             30.637ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 1.491ns (55.024%)  route 1.219ns (44.976%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 31.313 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.567    -2.407    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDCE (Prop_fdce_C_Q)         0.518    -1.889 f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.219    -0.670    QCS_4_Top_i/encoding_sequencer_3/inst/p_0_in
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.124    -0.546 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.546    QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.033 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.033    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.084 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.084    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.303 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.303    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]_i_1_n_7
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.449    31.313    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]/C
                         clock pessimism             -0.386    30.927    
                         clock uncertainty           -0.095    30.831    
    SLICE_X46Y10         FDCE (Setup_fdce_C_D)        0.109    30.940    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         30.940    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                 30.637    

Slack (MET) :             30.709ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 1.394ns (53.354%)  route 1.219ns (46.646%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 31.313 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.567    -2.407    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDCE (Prop_fdce_C_Q)         0.518    -1.889 f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.219    -0.670    QCS_4_Top_i/encoding_sequencer_3/inst/p_0_in
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.124    -0.546 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.546    QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.033 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.033    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.206 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.206    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1_n_5
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.449    31.313    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[6]/C
                         clock pessimism             -0.411    30.902    
                         clock uncertainty           -0.095    30.806    
    SLICE_X46Y9          FDCE (Setup_fdce_C_D)        0.109    30.915    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         30.915    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                 30.709    

Slack (MET) :             30.729ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 1.374ns (52.995%)  route 1.219ns (47.005%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 31.313 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.567    -2.407    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDCE (Prop_fdce_C_Q)         0.518    -1.889 f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.219    -0.670    QCS_4_Top_i/encoding_sequencer_3/inst/p_0_in
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.124    -0.546 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.546    QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.033 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.033    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     0.186 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.186    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1_n_7
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.449    31.313    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]/C
                         clock pessimism             -0.411    30.902    
                         clock uncertainty           -0.095    30.806    
    SLICE_X46Y9          FDCE (Setup_fdce_C_D)        0.109    30.915    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         30.915    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                 30.729    

Slack (MET) :             30.854ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 1.250ns (50.633%)  route 1.219ns (49.367%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 31.314 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.567    -2.407    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDCE (Prop_fdce_C_Q)         0.518    -1.889 f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.219    -0.670    QCS_4_Top_i/encoding_sequencer_3/inst/p_0_in
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.124    -0.546 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.546    QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     0.062 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.062    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1_n_4
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.450    31.314    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]/C
                         clock pessimism             -0.411    30.903    
                         clock uncertainty           -0.095    30.807    
    SLICE_X46Y8          FDCE (Setup_fdce_C_D)        0.109    30.916    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         30.916    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                 30.854    

Slack (MET) :             30.918ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 1.186ns (49.320%)  route 1.219ns (50.680%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 31.314 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.567    -2.407    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDCE (Prop_fdce_C_Q)         0.518    -1.889 f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.219    -0.670    QCS_4_Top_i/encoding_sequencer_3/inst/p_0_in
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.124    -0.546 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.546    QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    -0.002 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.002    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1_n_5
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.450    31.314    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[2]/C
                         clock pessimism             -0.411    30.903    
                         clock uncertainty           -0.095    30.807    
    SLICE_X46Y8          FDCE (Setup_fdce_C_D)        0.109    30.916    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         30.916    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                 30.918    

Slack (MET) :             31.035ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 1.069ns (46.728%)  route 1.219ns (53.272%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 31.314 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.567    -2.407    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDCE (Prop_fdce_C_Q)         0.518    -1.889 f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/Q
                         net (fo=14, routed)          1.219    -0.670    QCS_4_Top_i/encoding_sequencer_3/inst/p_0_in
    SLICE_X46Y8          LUT2 (Prop_lut2_I1_O)        0.124    -0.546 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.546    QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    -0.119 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.119    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1_n_6
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.450    31.314    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]/C
                         clock pessimism             -0.411    30.903    
                         clock uncertainty           -0.095    30.807    
    SLICE_X46Y8          FDCE (Setup_fdce_C_D)        0.109    30.916    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         30.916    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                 31.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.561    -0.534    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]/Q
                         net (fo=2, routed)           0.175    -0.195    QCS_4_Top_i/encoding_sequencer_3/inst/seq_state[0]
    SLICE_X46Y16         LUT2 (Prop_lut2_I1_O)        0.045    -0.150 r  QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state[0]_i_1_n_0
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.829    -0.305    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]/C
                         clock pessimism             -0.229    -0.534    
    SLICE_X46Y16         FDCE (Hold_fdce_C_D)         0.120    -0.414    QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.565    -0.530    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.229    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg_n_0_[3]
    SLICE_X46Y8          LUT2 (Prop_lut2_I0_O)        0.045    -0.184 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.184    QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_3_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.120 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.120    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1_n_4
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.835    -0.299    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]/C
                         clock pessimism             -0.231    -0.530    
    SLICE_X46Y8          FDCE (Hold_fdce_C_D)         0.134    -0.396    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.565    -0.530    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.229    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg_n_0_[7]
    SLICE_X46Y9          LUT2 (Prop_lut2_I0_O)        0.045    -0.184 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    QCS_4_Top_i/encoding_sequencer_3/inst/counter[4]_i_2_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.120 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.120    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1_n_4
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.835    -0.299    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[7]/C
                         clock pessimism             -0.231    -0.530    
    SLICE_X46Y9          FDCE (Hold_fdce_C_D)         0.134    -0.396    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.275ns (62.041%)  route 0.168ns (37.959%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.367 f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/Q
                         net (fo=14, routed)          0.168    -0.199    QCS_4_Top_i/encoding_sequencer_3/inst/p_0_in
    SLICE_X46Y9          LUT2 (Prop_lut2_I1_O)        0.045    -0.154 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.154    QCS_4_Top_i/encoding_sequencer_3/inst/counter[4]_i_4_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.088 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.088    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1_n_6
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.835    -0.299    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]/C
                         clock pessimism             -0.215    -0.514    
    SLICE_X46Y9          FDCE (Hold_fdce_C_D)         0.134    -0.380    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.102%)  route 0.170ns (37.898%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.367 f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/Q
                         net (fo=14, routed)          0.170    -0.197    QCS_4_Top_i/encoding_sequencer_3/inst/p_0_in
    SLICE_X46Y9          LUT2 (Prop_lut2_I1_O)        0.045    -0.152 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.152    QCS_4_Top_i/encoding_sequencer_3/inst/counter[4]_i_5_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.082 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.082    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]_i_1_n_7
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.835    -0.299    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]/C
                         clock pessimism             -0.215    -0.514    
    SLICE_X46Y9          FDCE (Hold_fdce_C_D)         0.134    -0.380    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.565    -0.530    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.366 f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.203    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg_n_0_[0]
    SLICE_X46Y8          LUT2 (Prop_lut2_I0_O)        0.045    -0.158 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.158    QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_6_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.088 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1_n_7
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.835    -0.299    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/C
                         clock pessimism             -0.231    -0.530    
    SLICE_X46Y8          FDCE (Hold_fdce_C_D)         0.134    -0.396    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]/Q
                         net (fo=1, routed)           0.163    -0.204    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg_n_0_[8]
    SLICE_X46Y10         LUT2 (Prop_lut2_I0_O)        0.045    -0.159 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.159    QCS_4_Top_i/encoding_sequencer_3/inst/counter[8]_i_3_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.089 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.089    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]_i_1_n_7
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]/C
                         clock pessimism             -0.231    -0.531    
    SLICE_X46Y10         FDCE (Hold_fdce_C_D)         0.134    -0.397    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.022%)  route 0.235ns (52.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.561    -0.534    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           0.235    -0.135    QCS_4_Top_i/encoding_sequencer_3/inst/ch_a
    SLICE_X46Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.090 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.090    QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_i_1_n_0
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.829    -0.305    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
                         clock pessimism             -0.229    -0.534    
    SLICE_X46Y16         FDCE (Hold_fdce_C_D)         0.121    -0.413    QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.302ns (64.932%)  route 0.163ns (35.068%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.565    -0.530    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.203    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg_n_0_[0]
    SLICE_X46Y8          LUT2 (Prop_lut2_I0_O)        0.043    -0.160 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.160    QCS_4_Top_i/encoding_sequencer_3/inst/counter[0]_i_2_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095    -0.065 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.065    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]_i_1_n_6
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.835    -0.299    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]/C
                         clock pessimism             -0.231    -0.530    
    SLICE_X46Y8          FDCE (Hold_fdce_C_D)         0.134    -0.396    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out4_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]/Q
                         net (fo=1, routed)           0.163    -0.204    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg_n_0_[8]
    SLICE_X46Y10         LUT2 (Prop_lut2_I0_O)        0.045    -0.159 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.159    QCS_4_Top_i/encoding_sequencer_3/inst/counter[8]_i_3_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.054 r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.054    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]_i_1_n_6
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[9]/C
                         clock pessimism             -0.231    -0.531    
    SLICE_X46Y10         FDCE (Hold_fdce_C_D)         0.134    -0.397    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_QCS_4_Top_clk_wiz_0_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         33.333      31.178     BUFGCTRL_X0Y19  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         33.333      32.084     PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C             n/a            1.000         33.333      32.333     SLICE_X46Y16    QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         33.333      32.333     SLICE_X46Y16    QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         33.333      32.333     SLICE_X46Y16    QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         33.333      32.333     SLICE_X46Y8     QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         33.333      32.333     SLICE_X46Y10    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         33.333      32.333     SLICE_X46Y8     QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         33.333      32.333     SLICE_X46Y8     QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         33.333      32.333     SLICE_X46Y8     QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       33.333      126.667    PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y16    QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y16    QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y16    QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y16    QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y16    QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y16    QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y8     QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y8     QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y10    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y10    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y16    QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y16    QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y16    QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y16    QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y16    QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y16    QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y8     QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y8     QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y10    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         16.667      16.167     SLICE_X46Y10    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out5_QCS_4_Top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_QCS_4_Top_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y3     QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y1     QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y1     QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y2     QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y0     QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y0     QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y2     QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y3     QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y20  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT4   n/a            1.249         6.667       5.418      PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
Max Period        n/a     PLLE2_ADV/CLKOUT4   n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X51Y16    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X51Y16    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X51Y16    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.333       2.833      SLICE_X51Y16    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_QCS_4_Top_clk_wiz_0_0
  To Clock:  clkfbout_QCS_4_Top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_QCS_4_Top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y21  QCS_4_Top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.952ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.952ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.115ns  (logic 0.478ns (42.863%)  route 0.637ns (57.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X38Y9          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.637     1.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X36Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X36Y8          FDCE (Setup_fdce_C_D)       -0.266    33.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.067    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                 31.952    

Slack (MET) :             32.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.031ns  (logic 0.419ns (40.648%)  route 0.612ns (59.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.612     1.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X36Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X36Y8          FDCE (Setup_fdce_C_D)       -0.268    33.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.065    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                 32.034    

Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.342%)  route 0.646ns (60.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.646     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X30Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X30Y15         FDCE (Setup_fdce_C_D)       -0.220    33.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.113    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 32.048    

Slack (MET) :             32.050ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.382%)  route 0.594ns (58.618%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.594     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X32Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X32Y16         FDCE (Setup_fdce_C_D)       -0.270    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 32.050    

Slack (MET) :             32.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.217ns  (logic 0.518ns (42.571%)  route 0.699ns (57.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X38Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.699     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X34Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X34Y8          FDCE (Setup_fdce_C_D)       -0.024    33.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.309    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 32.092    

Slack (MET) :             32.139ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        1.170ns  (logic 0.456ns (38.966%)  route 0.714ns (61.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.714     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X34Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X34Y7          FDCE (Setup_fdce_C_D)       -0.024    33.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.309    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                 32.139    

Slack (MET) :             32.239ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.999ns  (logic 0.456ns (45.651%)  route 0.543ns (54.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.543     0.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X32Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X32Y15         FDCE (Setup_fdce_C_D)       -0.095    33.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.238    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                 32.239    

Slack (MET) :             32.339ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (MaxDelay Path 33.333ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.638%)  route 0.445ns (49.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.445     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X32Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.333    33.333    
    SLICE_X32Y15         FDCE (Setup_fdce_C_D)       -0.093    33.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.240    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                 32.339    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.424ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.424ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.308ns  (logic 0.419ns (32.024%)  route 0.889ns (67.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X36Y8          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.889     1.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X36Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y9          FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 31.424    

Slack (MET) :             31.626ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.102ns  (logic 0.478ns (43.393%)  route 0.624ns (56.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X30Y15         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.624     1.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X32Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y13         FDCE (Setup_fdce_C_D)       -0.272    32.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.728    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 31.626    

Slack (MET) :             31.627ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.105ns  (logic 0.419ns (37.935%)  route 0.686ns (62.065%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.686     1.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X32Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y14         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                 31.627    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.861ns  (logic 0.419ns (48.692%)  route 0.442ns (51.308%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X36Y8          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.442     0.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X36Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y9          FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 31.871    

Slack (MET) :             31.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.400%)  route 0.595ns (56.600%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.595     1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X34Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X34Y13         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 31.902    

Slack (MET) :             31.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.928ns  (logic 0.456ns (49.148%)  route 0.472ns (50.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.472     0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X32Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X32Y14         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                 31.979    

Slack (MET) :             31.989ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.918ns  (logic 0.456ns (49.664%)  route 0.462ns (50.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X36Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.462     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X36Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y9          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 31.989    

Slack (MET) :             31.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.906ns  (logic 0.456ns (50.322%)  route 0.450ns (49.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X36Y8          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.450     0.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X37Y9          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y9          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                 31.999    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@22.222ns)
  Data Path Delay:        6.531ns  (logic 0.779ns (11.927%)  route 5.752ns (88.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.665ns = ( 33.998 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( 19.820 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     22.222    22.222 r  
    E3                                                0.000    22.222 r  sys_clock (IN)
                         net (fo=0)                   0.000    22.222    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    23.711 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.964    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    16.497 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    18.152    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    18.248 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.571    19.820    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.478    20.298 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.515    22.813    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.301    23.114 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_1/O
                         net (fo=32, routed)          3.237    26.351    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg
    SLICE_X41Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.873    31.737    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    31.837 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.628    32.465    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.556 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         1.442    33.998    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[17]/C
                         clock pessimism             -0.589    33.409    
                         clock uncertainty           -0.215    33.194    
    SLICE_X41Y35         FDCE (Setup_fdce_C_CE)      -0.205    32.989    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         32.989    
                         arrival time                         -26.351    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@22.222ns)
  Data Path Delay:        6.531ns  (logic 0.779ns (11.927%)  route 5.752ns (88.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.665ns = ( 33.998 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( 19.820 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     22.222    22.222 r  
    E3                                                0.000    22.222 r  sys_clock (IN)
                         net (fo=0)                   0.000    22.222    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    23.711 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.964    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    16.497 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    18.152    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    18.248 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.571    19.820    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.478    20.298 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.515    22.813    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.301    23.114 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_1/O
                         net (fo=32, routed)          3.237    26.351    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg
    SLICE_X41Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.873    31.737    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    31.837 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.628    32.465    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.556 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         1.442    33.998    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[20]/C
                         clock pessimism             -0.589    33.409    
                         clock uncertainty           -0.215    33.194    
    SLICE_X41Y35         FDCE (Setup_fdce_C_CE)      -0.205    32.989    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         32.989    
                         arrival time                         -26.351    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@22.222ns)
  Data Path Delay:        6.531ns  (logic 0.779ns (11.927%)  route 5.752ns (88.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.665ns = ( 33.998 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( 19.820 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     22.222    22.222 r  
    E3                                                0.000    22.222 r  sys_clock (IN)
                         net (fo=0)                   0.000    22.222    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    23.711 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.964    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    16.497 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    18.152    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    18.248 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.571    19.820    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.478    20.298 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.515    22.813    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.301    23.114 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_1/O
                         net (fo=32, routed)          3.237    26.351    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg
    SLICE_X41Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.873    31.737    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    31.837 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.628    32.465    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.556 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         1.442    33.998    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[22]/C
                         clock pessimism             -0.589    33.409    
                         clock uncertainty           -0.215    33.194    
    SLICE_X41Y35         FDCE (Setup_fdce_C_CE)      -0.205    32.989    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         32.989    
                         arrival time                         -26.351    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@22.222ns)
  Data Path Delay:        6.531ns  (logic 0.779ns (11.927%)  route 5.752ns (88.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.665ns = ( 33.998 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( 19.820 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     22.222    22.222 r  
    E3                                                0.000    22.222 r  sys_clock (IN)
                         net (fo=0)                   0.000    22.222    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    23.711 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.964    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    16.497 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    18.152    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    18.248 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.571    19.820    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.478    20.298 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.515    22.813    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.301    23.114 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_1/O
                         net (fo=32, routed)          3.237    26.351    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg
    SLICE_X41Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.873    31.737    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    31.837 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.628    32.465    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.556 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         1.442    33.998    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[28]/C
                         clock pessimism             -0.589    33.409    
                         clock uncertainty           -0.215    33.194    
    SLICE_X41Y35         FDCE (Setup_fdce_C_CE)      -0.205    32.989    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         32.989    
                         arrival time                         -26.351    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@22.222ns)
  Data Path Delay:        6.678ns  (logic 1.131ns (16.935%)  route 5.547ns (83.065%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.664ns = ( 33.997 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( 19.820 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     22.222    22.222 r  
    E3                                                0.000    22.222 r  sys_clock (IN)
                         net (fo=0)                   0.000    22.222    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    23.711 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.964    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    16.497 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    18.152    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    18.248 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.571    19.820    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.478    20.298 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.728    23.026    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.327    23.353 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          2.819    26.172    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_4_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I2_O)        0.326    26.498 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    26.498    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[16]_i_1_n_0
    SLICE_X41Y34         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.873    31.737    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    31.837 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.628    32.465    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.556 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         1.441    33.997    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y34         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[16]/C
                         clock pessimism             -0.589    33.408    
                         clock uncertainty           -0.215    33.193    
    SLICE_X41Y34         FDCE (Setup_fdce_C_D)        0.031    33.224    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         33.224    
                         arrival time                         -26.498    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.734ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@22.222ns)
  Data Path Delay:        6.669ns  (logic 1.131ns (16.958%)  route 5.538ns (83.042%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.665ns = ( 33.998 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( 19.820 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     22.222    22.222 r  
    E3                                                0.000    22.222 r  sys_clock (IN)
                         net (fo=0)                   0.000    22.222    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    23.711 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.964    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    16.497 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    18.152    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    18.248 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.571    19.820    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.478    20.298 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.728    23.026    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.327    23.353 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          2.810    26.163    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.326    26.489 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    26.489    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[17]_i_1_n_0
    SLICE_X41Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.873    31.737    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    31.837 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.628    32.465    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.556 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         1.442    33.998    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[17]/C
                         clock pessimism             -0.589    33.409    
                         clock uncertainty           -0.215    33.194    
    SLICE_X41Y35         FDCE (Setup_fdce_C_D)        0.029    33.223    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         33.223    
                         arrival time                         -26.489    
  -------------------------------------------------------------------
                         slack                                  6.734    

Slack (MET) :             6.734ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@22.222ns)
  Data Path Delay:        6.671ns  (logic 1.131ns (16.953%)  route 5.540ns (83.047%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.665ns = ( 33.998 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( 19.820 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     22.222    22.222 r  
    E3                                                0.000    22.222 r  sys_clock (IN)
                         net (fo=0)                   0.000    22.222    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    23.711 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.964    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    16.497 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    18.152    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    18.248 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.571    19.820    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.478    20.298 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.728    23.026    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.327    23.353 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          2.812    26.165    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_4_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.326    26.491 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    26.491    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[20]_i_1_n_0
    SLICE_X41Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.873    31.737    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    31.837 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.628    32.465    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.556 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         1.442    33.998    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[20]/C
                         clock pessimism             -0.589    33.409    
                         clock uncertainty           -0.215    33.194    
    SLICE_X41Y35         FDCE (Setup_fdce_C_D)        0.031    33.225    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         33.225    
                         arrival time                         -26.491    
  -------------------------------------------------------------------
                         slack                                  6.734    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@22.222ns)
  Data Path Delay:        6.646ns  (logic 1.131ns (17.018%)  route 5.515ns (82.982%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.668ns = ( 34.001 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( 19.820 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     22.222    22.222 r  
    E3                                                0.000    22.222 r  sys_clock (IN)
                         net (fo=0)                   0.000    22.222    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    23.711 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.964    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    16.497 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    18.152    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    18.248 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.571    19.820    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.478    20.298 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.728    23.026    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.327    23.353 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          2.787    26.139    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_4_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.326    26.465 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    26.465    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[27]_i_1_n_0
    SLICE_X40Y39         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.873    31.737    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    31.837 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.628    32.465    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.556 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         1.445    34.001    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X40Y39         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[27]/C
                         clock pessimism             -0.589    33.412    
                         clock uncertainty           -0.215    33.197    
    SLICE_X40Y39         FDCE (Setup_fdce_C_D)        0.029    33.226    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         33.226    
                         arrival time                         -26.465    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@22.222ns)
  Data Path Delay:        6.586ns  (logic 1.131ns (17.174%)  route 5.455ns (82.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 33.995 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( 19.820 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     22.222    22.222 r  
    E3                                                0.000    22.222 r  sys_clock (IN)
                         net (fo=0)                   0.000    22.222    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    23.711 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.964    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    16.497 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    18.152    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    18.248 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.571    19.820    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.478    20.298 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.728    23.026    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.327    23.353 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          2.726    26.079    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_4_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I2_O)        0.326    26.405 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    26.405    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[5]_i_1_n_0
    SLICE_X41Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.873    31.737    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    31.837 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.628    32.465    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.556 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         1.439    33.995    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[5]/C
                         clock pessimism             -0.589    33.406    
                         clock uncertainty           -0.215    33.191    
    SLICE_X41Y32         FDCE (Setup_fdce_C_D)        0.029    33.220    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         33.220    
                         arrival time                         -26.405    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@22.222ns)
  Data Path Delay:        6.584ns  (logic 1.131ns (17.179%)  route 5.453ns (82.821%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns = ( 33.995 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.403ns = ( 19.820 - 22.222 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     22.222    22.222 r  
    E3                                                0.000    22.222 r  sys_clock (IN)
                         net (fo=0)                   0.000    22.222    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    23.711 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.964    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    16.497 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    18.152    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    18.248 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.571    19.820    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.478    20.298 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.728    23.026    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.327    23.353 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          2.724    26.077    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_4_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I2_O)        0.326    26.403 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    26.403    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[6]_i_1_n_0
    SLICE_X41Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.873    31.737    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    31.837 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.628    32.465    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.556 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         1.439    33.995    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[6]/C
                         clock pessimism             -0.589    33.406    
                         clock uncertainty           -0.215    33.191    
    SLICE_X41Y32         FDCE (Setup_fdce_C_D)        0.031    33.222    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         33.222    
                         arrival time                         -26.403    
  -------------------------------------------------------------------
                         slack                                  6.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_a_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.164ns (7.087%)  route 2.150ns (92.913%))
  Logic Levels:           0  
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.399ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           2.150     1.786    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_a
    SLICE_X52Y9          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_a_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.836     1.399    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X52Y9          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_a_reg_reg/C
                         clock pessimism              0.087     1.486    
                         clock uncertainty            0.215     1.701    
    SLICE_X52Y9          FDCE (Hold_fdce_C_D)         0.052     1.753    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_a_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.321ns (13.620%)  route 2.036ns (86.380%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           1.079     0.715    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_a
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.760 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          0.957     1.717    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.112     1.829 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.829    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[19]_i_1_n_0
    SLICE_X41Y34         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.827     1.390    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y34         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[19]/C
                         clock pessimism              0.087     1.477    
                         clock uncertainty            0.215     1.692    
    SLICE_X41Y34         FDCE (Hold_fdce_C_D)         0.092     1.784    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.148ns (6.460%)  route 2.143ns (93.540%))
  Logic Levels:           0  
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.399ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.148    -0.380 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.143     1.763    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b
    SLICE_X52Y9          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.836     1.399    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X52Y9          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b_reg_reg/C
                         clock pessimism              0.087     1.486    
                         clock uncertainty            0.215     1.701    
    SLICE_X52Y9          FDCE (Hold_fdce_C_D)         0.009     1.710    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.321ns (13.472%)  route 2.062ns (86.528%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           1.079     0.715    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_a
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.760 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          0.982     1.743    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_3_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.112     1.855 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.855    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[5]_i_1_n_0
    SLICE_X41Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.825     1.388    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[5]/C
                         clock pessimism              0.087     1.475    
                         clock uncertainty            0.215     1.690    
    SLICE_X41Y32         FDCE (Hold_fdce_C_D)         0.091     1.781    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.321ns (13.466%)  route 2.063ns (86.534%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           1.079     0.715    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_a
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.760 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          0.983     1.744    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_3_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.112     1.856 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.856    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[6]_i_1_n_0
    SLICE_X41Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.825     1.388    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[6]/C
                         clock pessimism              0.087     1.475    
                         clock uncertainty            0.215     1.690    
    SLICE_X41Y32         FDCE (Hold_fdce_C_D)         0.092     1.782    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.321ns (13.403%)  route 2.074ns (86.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           1.079     0.715    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_a
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.760 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          0.995     1.755    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_3_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.112     1.867 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.867    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[7]_i_1_n_0
    SLICE_X41Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.825     1.388    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[7]/C
                         clock pessimism              0.087     1.475    
                         clock uncertainty            0.215     1.690    
    SLICE_X41Y32         FDCE (Hold_fdce_C_D)         0.092     1.782    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.321ns (13.403%)  route 2.074ns (86.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           1.079     0.715    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_a
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.760 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          0.995     1.755    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_3_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.112     1.867 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.867    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[8]_i_1_n_0
    SLICE_X41Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.825     1.388    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[8]/C
                         clock pessimism              0.087     1.475    
                         clock uncertainty            0.215     1.690    
    SLICE_X41Y32         FDCE (Hold_fdce_C_D)         0.092     1.782    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.351ns (14.659%)  route 2.043ns (85.341%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.148    -0.380 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           1.079     0.699    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_b
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.096     0.795 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          0.964     1.759    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.107     1.866 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.866    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[2]_i_1_n_0
    SLICE_X39Y31         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.823     1.386    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X39Y31         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[2]/C
                         clock pessimism              0.087     1.473    
                         clock uncertainty            0.215     1.688    
    SLICE_X39Y31         FDCE (Hold_fdce_C_D)         0.092     1.780    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.321ns (13.361%)  route 2.082ns (86.639%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           1.079     0.715    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_a
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.760 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          1.002     1.762    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.112     1.874 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.874    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[15]_i_1_n_0
    SLICE_X41Y34         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.827     1.390    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y34         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[15]/C
                         clock pessimism              0.087     1.477    
                         clock uncertainty            0.215     1.692    
    SLICE_X41Y34         FDCE (Hold_fdce_C_D)         0.091     1.783    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.321ns (13.339%)  route 2.086ns (86.661%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.389ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.567    -0.528    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           1.079     0.715    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/ch_a
    SLICE_X44Y31         LUT2 (Prop_lut2_I0_O)        0.045     0.760 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          1.006     1.766    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[31]_i_3_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.112     1.878 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.878    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg[12]_i_1_n_0
    SLICE_X41Y33         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.826     1.389    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X41Y33         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[12]/C
                         clock pessimism              0.087     1.476    
                         clock uncertainty            0.215     1.691    
    SLICE_X41Y33         FDCE (Hold_fdce_C_D)         0.092     1.783    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rec_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        7.532ns  (logic 0.715ns (9.493%)  route 6.817ns (90.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 34.406 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 24.259 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.566    24.259    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.419    24.678 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           3.191    27.869    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT5 (Prop_lut5_I3_O)        0.296    28.165 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_1/O
                         net (fo=32, routed)          3.625    31.791    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg
    SLICE_X33Y41         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.839 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.430    32.269    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    32.369 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.502    32.871    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    32.962 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         1.444    34.406    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X33Y41         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[18]/C
                         clock pessimism             -0.589    33.818    
                         clock uncertainty           -0.215    33.602    
    SLICE_X33Y41         FDCE (Setup_fdce_C_CE)      -0.205    33.397    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         33.397    
                         arrival time                         -31.791    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        7.532ns  (logic 0.715ns (9.493%)  route 6.817ns (90.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 34.406 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 24.259 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.566    24.259    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.419    24.678 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           3.191    27.869    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT5 (Prop_lut5_I3_O)        0.296    28.165 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_1/O
                         net (fo=32, routed)          3.625    31.791    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg
    SLICE_X33Y41         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.839 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.430    32.269    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    32.369 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.502    32.871    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    32.962 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         1.444    34.406    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X33Y41         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[21]/C
                         clock pessimism             -0.589    33.818    
                         clock uncertainty           -0.215    33.602    
    SLICE_X33Y41         FDCE (Setup_fdce_C_CE)      -0.205    33.397    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         33.397    
                         arrival time                         -31.791    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        7.532ns  (logic 0.715ns (9.493%)  route 6.817ns (90.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 34.406 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 24.259 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.566    24.259    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.419    24.678 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           3.191    27.869    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT5 (Prop_lut5_I3_O)        0.296    28.165 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_1/O
                         net (fo=32, routed)          3.625    31.791    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg
    SLICE_X33Y41         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.839 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.430    32.269    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    32.369 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.502    32.871    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    32.962 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         1.444    34.406    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X33Y41         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[24]/C
                         clock pessimism             -0.589    33.818    
                         clock uncertainty           -0.215    33.602    
    SLICE_X33Y41         FDCE (Setup_fdce_C_CE)      -0.205    33.397    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         33.397    
                         arrival time                         -31.791    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        7.454ns  (logic 0.715ns (9.592%)  route 6.739ns (90.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.069ns = ( 34.402 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 24.259 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.566    24.259    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.419    24.678 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           3.191    27.869    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT5 (Prop_lut5_I3_O)        0.296    28.165 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_1/O
                         net (fo=32, routed)          3.548    31.713    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg
    SLICE_X35Y37         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.839 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.430    32.269    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    32.369 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.502    32.871    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    32.962 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         1.440    34.402    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X35Y37         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[0]/C
                         clock pessimism             -0.589    33.814    
                         clock uncertainty           -0.215    33.598    
    SLICE_X35Y37         FDCE (Setup_fdce_C_CE)      -0.205    33.393    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.393    
                         arrival time                         -31.713    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        7.454ns  (logic 0.715ns (9.592%)  route 6.739ns (90.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.069ns = ( 34.402 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 24.259 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.566    24.259    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.419    24.678 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           3.191    27.869    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT5 (Prop_lut5_I3_O)        0.296    28.165 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_1/O
                         net (fo=32, routed)          3.548    31.713    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg
    SLICE_X35Y37         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.839 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.430    32.269    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    32.369 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.502    32.871    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    32.962 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         1.440    34.402    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X35Y37         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[5]/C
                         clock pessimism             -0.589    33.814    
                         clock uncertainty           -0.215    33.598    
    SLICE_X35Y37         FDCE (Setup_fdce_C_CE)      -0.205    33.393    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         33.393    
                         arrival time                         -31.713    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        7.454ns  (logic 0.715ns (9.592%)  route 6.739ns (90.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.069ns = ( 34.402 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 24.259 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.566    24.259    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.419    24.678 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           3.191    27.869    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT5 (Prop_lut5_I3_O)        0.296    28.165 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_1/O
                         net (fo=32, routed)          3.548    31.713    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg
    SLICE_X35Y37         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.839 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.430    32.269    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    32.369 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.502    32.871    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    32.962 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         1.440    34.402    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X35Y37         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[7]/C
                         clock pessimism             -0.589    33.814    
                         clock uncertainty           -0.215    33.598    
    SLICE_X35Y37         FDCE (Setup_fdce_C_CE)      -0.205    33.393    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         33.393    
                         arrival time                         -31.713    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        7.454ns  (logic 0.715ns (9.592%)  route 6.739ns (90.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.069ns = ( 34.402 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 24.259 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.566    24.259    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.419    24.678 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           3.191    27.869    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT5 (Prop_lut5_I3_O)        0.296    28.165 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_1/O
                         net (fo=32, routed)          3.548    31.713    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg
    SLICE_X35Y37         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.839 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.430    32.269    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    32.369 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.502    32.871    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    32.962 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         1.440    34.402    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X35Y37         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[8]/C
                         clock pessimism             -0.589    33.814    
                         clock uncertainty           -0.215    33.598    
    SLICE_X35Y37         FDCE (Setup_fdce_C_CE)      -0.205    33.393    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         33.393    
                         arrival time                         -31.713    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        7.480ns  (logic 0.715ns (9.559%)  route 6.765ns (90.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.068ns = ( 34.401 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 24.259 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.566    24.259    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.419    24.678 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           3.191    27.869    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT5 (Prop_lut5_I3_O)        0.296    28.165 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_1/O
                         net (fo=32, routed)          3.574    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg
    SLICE_X34Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.839 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.430    32.269    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    32.369 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.502    32.871    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    32.962 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         1.439    34.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X34Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[2]/C
                         clock pessimism             -0.589    33.813    
                         clock uncertainty           -0.215    33.597    
    SLICE_X34Y35         FDCE (Setup_fdce_C_CE)      -0.169    33.428    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.428    
                         arrival time                         -31.739    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        7.480ns  (logic 0.715ns (9.559%)  route 6.765ns (90.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.068ns = ( 34.401 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 24.259 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.566    24.259    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.419    24.678 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           3.191    27.869    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT5 (Prop_lut5_I3_O)        0.296    28.165 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_1/O
                         net (fo=32, routed)          3.574    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg
    SLICE_X34Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.839 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.430    32.269    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    32.369 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.502    32.871    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    32.962 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         1.439    34.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X34Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[6]/C
                         clock pessimism             -0.589    33.813    
                         clock uncertainty           -0.215    33.597    
    SLICE_X34Y35         FDCE (Setup_fdce_C_CE)      -0.169    33.428    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         33.428    
                         arrival time                         -31.739    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        7.434ns  (logic 0.715ns (9.617%)  route 6.719ns (90.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 34.403 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 24.259 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.566    24.259    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.419    24.678 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           3.191    27.869    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT5 (Prop_lut5_I3_O)        0.296    28.165 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_1/O
                         net (fo=32, routed)          3.528    31.694    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg
    SLICE_X35Y38         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.839 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.430    32.269    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    32.369 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.502    32.871    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    32.962 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         1.441    34.403    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X35Y38         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[10]/C
                         clock pessimism             -0.589    33.815    
                         clock uncertainty           -0.215    33.599    
    SLICE_X35Y38         FDCE (Setup_fdce_C_CE)      -0.205    33.394    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         33.394    
                         arrival time                         -31.694    
  -------------------------------------------------------------------
                         slack                                  1.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.338ns (13.500%)  route 2.166ns (86.500%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.403 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           1.326     0.923    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT2 (Prop_lut2_I0_O)        0.098     1.021 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          0.839     1.861    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.112     1.973 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.973    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[11]_i_1_n_0
    SLICE_X35Y38         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.829     1.397    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X35Y38         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[11]/C
                         clock pessimism              0.087     1.484    
                         clock uncertainty            0.215     1.699    
    SLICE_X35Y38         FDCE (Hold_fdce_C_D)         0.091     1.790    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.226ns (9.036%)  route 2.275ns (90.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.403 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.275     1.872    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT2 (Prop_lut2_I0_O)        0.098     1.970 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.970    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/state[0]_i_1_n_0
    SLICE_X35Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.826     1.394    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X35Y35         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/state_reg[0]/C
                         clock pessimism              0.087     1.481    
                         clock uncertainty            0.215     1.696    
    SLICE_X35Y35         FDCE (Hold_fdce_C_D)         0.091     1.787    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_a_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.141ns (5.664%)  route 2.348ns (94.336%))
  Logic Levels:           0  
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           2.348     1.958    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_a
    SLICE_X47Y8          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_a_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.833     1.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X47Y8          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_a_reg_reg/C
                         clock pessimism              0.087     1.488    
                         clock uncertainty            0.215     1.703    
    SLICE_X47Y8          FDCE (Hold_fdce_C_D)         0.066     1.769    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_a_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.231ns (9.192%)  route 2.282ns (90.808%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           1.337     0.947    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_a
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.045     0.992 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          0.945     1.937    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_3_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.982 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.982    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[4]_i_1_n_0
    SLICE_X35Y36         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.826     1.394    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X35Y36         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[4]/C
                         clock pessimism              0.087     1.481    
                         clock uncertainty            0.215     1.696    
    SLICE_X35Y36         FDCE (Hold_fdce_C_D)         0.092     1.788    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.338ns (13.414%)  route 2.182ns (86.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.403 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           1.326     0.923    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT2 (Prop_lut2_I0_O)        0.098     1.021 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          0.855     1.877    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.112     1.989 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.989    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[9]_i_1_n_0
    SLICE_X35Y38         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.829     1.397    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X35Y38         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[9]/C
                         clock pessimism              0.087     1.484    
                         clock uncertainty            0.215     1.699    
    SLICE_X35Y38         FDCE (Hold_fdce_C_D)         0.092     1.791    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.338ns (13.409%)  route 2.183ns (86.591%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.403 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           1.326     0.923    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT2 (Prop_lut2_I0_O)        0.098     1.021 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          0.856     1.878    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_4_n_0
    SLICE_X35Y38         LUT6 (Prop_lut6_I2_O)        0.112     1.990 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.990    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[10]_i_1_n_0
    SLICE_X35Y38         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.829     1.397    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X35Y38         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[10]/C
                         clock pessimism              0.087     1.484    
                         clock uncertainty            0.215     1.699    
    SLICE_X35Y38         FDCE (Hold_fdce_C_D)         0.092     1.791    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.338ns (13.396%)  route 2.185ns (86.604%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.403 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           1.326     0.923    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT2 (Prop_lut2_I0_O)        0.098     1.021 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          0.859     1.880    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_4_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.112     1.992 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.992    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[17]_i_1_n_0
    SLICE_X35Y40         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.398    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X35Y40         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[17]/C
                         clock pessimism              0.087     1.485    
                         clock uncertainty            0.215     1.700    
    SLICE_X35Y40         FDCE (Hold_fdce_C_D)         0.091     1.791    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.338ns (13.390%)  route 2.186ns (86.610%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.403 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           1.326     0.923    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X35Y35         LUT2 (Prop_lut2_I0_O)        0.098     1.021 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          0.860     1.881    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_4_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I2_O)        0.112     1.993 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.993    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[19]_i_1_n_0
    SLICE_X35Y40         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.398    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X35Y40         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[19]/C
                         clock pessimism              0.087     1.485    
                         clock uncertainty            0.215     1.700    
    SLICE_X35Y40         FDCE (Hold_fdce_C_D)         0.092     1.792    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.128ns (5.214%)  route 2.327ns (94.786%))
  Logic Levels:           0  
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.403 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.327     1.924    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b
    SLICE_X47Y8          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.833     1.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X47Y8          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b_reg_reg/C
                         clock pessimism              0.087     1.488    
                         clock uncertainty            0.215     1.703    
    SLICE_X47Y8          FDCE (Hold_fdce_C_D)         0.019     1.722    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_b_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.231ns (9.147%)  route 2.294ns (90.853%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.564    -0.531    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           1.337     0.947    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_a
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.045     0.992 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          0.957     1.949    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[31]_i_3_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.994 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.994    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg[26]_i_1_n_0
    SLICE_X35Y42         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.398    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X35Y42         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[26]/C
                         clock pessimism              0.087     1.485    
                         clock uncertainty            0.215     1.700    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.091     1.791    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rec_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       25.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.121ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.063ns  (logic 1.002ns (9.057%)  route 10.061ns (90.943%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 34.544 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.561    -2.413    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.518    -1.895 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           6.144     4.250    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.153     4.403 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          3.917     8.319    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.331     8.650 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     8.650    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[23]_i_1_n_0
    SLICE_X40Y42         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.120    31.859 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.370    32.229    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.264    32.493 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.514    33.007    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.098 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         1.446    34.544    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X40Y42         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[23]/C
                         clock pessimism             -0.589    33.956    
                         clock uncertainty           -0.215    33.740    
    SLICE_X40Y42         FDCE (Setup_fdce_C_D)        0.031    33.771    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         33.771    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                 25.121    

Slack (MET) :             25.127ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.058ns  (logic 1.002ns (9.062%)  route 10.056ns (90.938%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 34.544 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.561    -2.413    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.518    -1.895 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           6.144     4.250    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.153     4.403 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          3.911     8.314    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.331     8.645 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     8.645    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[24]_i_1_n_0
    SLICE_X40Y42         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.120    31.859 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.370    32.229    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.264    32.493 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.514    33.007    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.098 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         1.446    34.544    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X40Y42         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[24]/C
                         clock pessimism             -0.589    33.956    
                         clock uncertainty           -0.215    33.740    
    SLICE_X40Y42         FDCE (Setup_fdce_C_D)        0.032    33.772    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         33.772    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 25.127    

Slack (MET) :             25.392ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.791ns  (logic 1.002ns (9.286%)  route 9.789ns (90.714%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 34.543 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.561    -2.413    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.518    -1.895 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           6.144     4.250    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.153     4.403 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          3.644     8.047    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.331     8.378 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.378    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[8]_i_1_n_0
    SLICE_X44Y38         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.120    31.859 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.370    32.229    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.264    32.493 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.514    33.007    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.098 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         1.445    34.543    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X44Y38         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[8]/C
                         clock pessimism             -0.589    33.955    
                         clock uncertainty           -0.215    33.739    
    SLICE_X44Y38         FDCE (Setup_fdce_C_D)        0.031    33.770    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         33.770    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                 25.392    

Slack (MET) :             25.423ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.759ns  (logic 1.002ns (9.313%)  route 9.757ns (90.686%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 34.542 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.561    -2.413    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.518    -1.895 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           6.144     4.250    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.153     4.403 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          3.612     8.015    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.331     8.346 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     8.346    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_2_n_0
    SLICE_X39Y42         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.120    31.859 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.370    32.229    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.264    32.493 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.514    33.007    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.098 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         1.444    34.542    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X39Y42         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[31]/C
                         clock pessimism             -0.589    33.954    
                         clock uncertainty           -0.215    33.738    
    SLICE_X39Y42         FDCE (Setup_fdce_C_D)        0.031    33.769    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         33.769    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                 25.423    

Slack (MET) :             25.434ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.750ns  (logic 1.002ns (9.321%)  route 9.748ns (90.679%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 34.544 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.561    -2.413    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.518    -1.895 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           6.144     4.250    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.153     4.403 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          3.603     8.006    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3_n_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.331     8.337 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     8.337    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[22]_i_1_n_0
    SLICE_X40Y42         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.120    31.859 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.370    32.229    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.264    32.493 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.514    33.007    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.098 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         1.446    34.544    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X40Y42         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[22]/C
                         clock pessimism             -0.589    33.956    
                         clock uncertainty           -0.215    33.740    
    SLICE_X40Y42         FDCE (Setup_fdce_C_D)        0.031    33.771    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         33.771    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                 25.434    

Slack (MET) :             25.455ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.728ns  (logic 1.002ns (9.340%)  route 9.726ns (90.660%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 34.545 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.561    -2.413    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.518    -1.895 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           6.144     4.250    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.153     4.403 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          3.582     7.985    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I1_O)        0.331     8.316 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     8.316    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[25]_i_1_n_0
    SLICE_X40Y43         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.120    31.859 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.370    32.229    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.264    32.493 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.514    33.007    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.098 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         1.447    34.545    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X40Y43         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[25]/C
                         clock pessimism             -0.589    33.957    
                         clock uncertainty           -0.215    33.741    
    SLICE_X40Y43         FDCE (Setup_fdce_C_D)        0.029    33.770    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         33.770    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                 25.455    

Slack (MET) :             25.458ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.728ns  (logic 1.002ns (9.340%)  route 9.726ns (90.660%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 34.545 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.561    -2.413    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.518    -1.895 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           6.144     4.250    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.153     4.403 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          3.582     7.985    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I1_O)        0.331     8.316 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     8.316    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[30]_i_1_n_0
    SLICE_X40Y43         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.120    31.859 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.370    32.229    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.264    32.493 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.514    33.007    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.098 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         1.447    34.545    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X40Y43         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[30]/C
                         clock pessimism             -0.589    33.957    
                         clock uncertainty           -0.215    33.741    
    SLICE_X40Y43         FDCE (Setup_fdce_C_D)        0.032    33.773    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         33.773    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                 25.458    

Slack (MET) :             25.460ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.725ns  (logic 1.002ns (9.343%)  route 9.723ns (90.657%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 34.545 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.561    -2.413    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.518    -1.895 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           6.144     4.250    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.153     4.403 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          3.579     7.982    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I1_O)        0.331     8.313 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     8.313    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[27]_i_1_n_0
    SLICE_X40Y43         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.120    31.859 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.370    32.229    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.264    32.493 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.514    33.007    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.098 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         1.447    34.545    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X40Y43         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[27]/C
                         clock pessimism             -0.589    33.957    
                         clock uncertainty           -0.215    33.741    
    SLICE_X40Y43         FDCE (Setup_fdce_C_D)        0.031    33.772    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         33.772    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                 25.460    

Slack (MET) :             25.460ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.725ns  (logic 1.002ns (9.343%)  route 9.723ns (90.657%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 34.545 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.561    -2.413    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.518    -1.895 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           6.144     4.250    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.153     4.403 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          3.579     7.981    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I1_O)        0.331     8.312 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     8.312    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[29]_i_1_n_0
    SLICE_X40Y43         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.120    31.859 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.370    32.229    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.264    32.493 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.514    33.007    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.098 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         1.447    34.545    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X40Y43         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[29]/C
                         clock pessimism             -0.589    33.957    
                         clock uncertainty           -0.215    33.741    
    SLICE_X40Y43         FDCE (Setup_fdce_C_D)        0.031    33.772    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         33.772    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                 25.460    

Slack (MET) :             25.487ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.697ns  (logic 1.002ns (9.367%)  route 9.695ns (90.633%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 34.544 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.413ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.561    -2.413    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.518    -1.895 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           6.144     4.250    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.153     4.403 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3/O
                         net (fo=31, routed)          3.550     7.953    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_3_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.331     8.284 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     8.284    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[19]_i_1_n_0
    SLICE_X40Y41         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.120    31.859 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.370    32.229    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.264    32.493 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.514    33.007    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.098 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         1.446    34.544    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X40Y41         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[19]/C
                         clock pessimism             -0.589    33.956    
                         clock uncertainty           -0.215    33.740    
    SLICE_X40Y41         FDCE (Setup_fdce_C_D)        0.031    33.771    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         33.771    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                 25.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_b_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.148ns (6.124%)  route 2.269ns (93.876%))
  Logic Levels:           0  
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.561    -0.534    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.269     1.883    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_b
    SLICE_X48Y8          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_b_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.053    -0.034 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.172     0.139    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.138     0.277 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.228     0.505    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.534 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         0.835     1.368    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X48Y8          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_b_reg_reg/C
                         clock pessimism              0.087     1.455    
                         clock uncertainty            0.215     1.670    
    SLICE_X48Y8          FDCE (Hold_fdce_C_D)         0.018     1.688    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_b_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.247ns (9.826%)  route 2.267ns (90.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.561    -0.534    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.267     1.880    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_b
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.099     1.979 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.979    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/state[0]_i_1_n_0
    SLICE_X42Y36         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.053    -0.034 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.172     0.139    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.138     0.277 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.228     0.505    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.534 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         0.828     1.361    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X42Y36         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/state_reg[0]/C
                         clock pessimism              0.087     1.448    
                         clock uncertainty            0.215     1.663    
    SLICE_X42Y36         FDCE (Hold_fdce_C_D)         0.120     1.783    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.164ns (6.096%)  route 2.526ns (93.904%))
  Logic Levels:           0  
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.561    -0.534    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           2.526     2.156    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a
    SLICE_X48Y8          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.053    -0.034 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.172     0.139    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.138     0.277 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.228     0.505    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.534 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         0.835     1.368    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X48Y8          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a_reg_reg/C
                         clock pessimism              0.087     1.455    
                         clock uncertainty            0.215     1.670    
    SLICE_X48Y8          FDCE (Hold_fdce_C_D)         0.066     1.736    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.207ns (7.477%)  route 2.561ns (92.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.561    -0.534    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/Q
                         net (fo=5, routed)           2.561     2.191    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_a
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.043     2.234 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.234    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/state[1]_i_1_n_0
    SLICE_X42Y36         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.053    -0.034 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.172     0.139    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.138     0.277 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.228     0.505    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.534 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         0.828     1.361    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X42Y36         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/state_reg[1]/C
                         clock pessimism              0.087     1.448    
                         clock uncertainty            0.215     1.663    
    SLICE_X42Y36         FDCE (Hold_fdce_C_D)         0.131     1.794    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.368ns (10.130%)  route 3.265ns (89.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.561    -0.534    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.271     1.884    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_b
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.102     1.986 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          0.994     2.981    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_4_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.118     3.099 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.099    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[3]_i_1_n_0
    SLICE_X41Y36         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.053    -0.034 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.172     0.139    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.138     0.277 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.228     0.505    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.534 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         0.828     1.361    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X41Y36         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[3]/C
                         clock pessimism              0.087     1.448    
                         clock uncertainty            0.215     1.663    
    SLICE_X41Y36         FDCE (Hold_fdce_C_D)         0.092     1.755    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.368ns (10.099%)  route 3.276ns (89.901%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.561    -0.534    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.271     1.884    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_b
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.102     1.986 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          1.005     2.992    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_4_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.118     3.110 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.110    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[1]_i_1_n_0
    SLICE_X41Y36         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.053    -0.034 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.172     0.139    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.138     0.277 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.228     0.505    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.534 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         0.828     1.361    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X41Y36         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[1]/C
                         clock pessimism              0.087     1.448    
                         clock uncertainty            0.215     1.663    
    SLICE_X41Y36         FDCE (Hold_fdce_C_D)         0.091     1.754    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.368ns (10.094%)  route 3.278ns (89.906%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.561    -0.534    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.271     1.884    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_b
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.102     1.986 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          1.007     2.994    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_4_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.118     3.112 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.112    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[2]_i_1_n_0
    SLICE_X41Y36         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.053    -0.034 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.172     0.139    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.138     0.277 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.228     0.505    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.534 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         0.828     1.361    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X41Y36         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[2]/C
                         clock pessimism              0.087     1.448    
                         clock uncertainty            0.215     1.663    
    SLICE_X41Y36         FDCE (Hold_fdce_C_D)         0.092     1.755    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.368ns (9.774%)  route 3.397ns (90.226%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.561    -0.534    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.271     1.884    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_b
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.102     1.986 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          1.127     3.113    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_4_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.118     3.231 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.231    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[5]_i_1_n_0
    SLICE_X39Y38         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.053    -0.034 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.172     0.139    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.138     0.277 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.228     0.505    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.534 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.363    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X39Y38         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[5]/C
                         clock pessimism              0.087     1.450    
                         clock uncertainty            0.215     1.665    
    SLICE_X39Y38         FDCE (Hold_fdce_C_D)         0.091     1.756    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.482ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.368ns (9.749%)  route 3.407ns (90.251%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.561    -0.534    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.271     1.884    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_b
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.102     1.986 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_4/O
                         net (fo=31, routed)          1.136     3.123    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_4_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I2_O)        0.118     3.241 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     3.241    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[15]_i_1_n_0
    SLICE_X43Y39         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.053    -0.034 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.172     0.139    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.138     0.277 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.228     0.505    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.534 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         0.831     1.364    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X43Y39         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[15]/C
                         clock pessimism              0.087     1.451    
                         clock uncertainty            0.215     1.666    
    SLICE_X43Y39         FDCE (Hold_fdce_C_D)         0.092     1.758    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.489ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.247ns (6.769%)  route 3.402ns (93.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.561    -0.534    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/Q
                         net (fo=6, routed)           2.405     2.018    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/ch_b
    SLICE_X42Y36         LUT5 (Prop_lut5_I3_O)        0.099     2.117 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg[31]_i_1/O
                         net (fo=32, routed)          0.997     3.115    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg
    SLICE_X39Y38         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.053    -0.034 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.172     0.139    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.138     0.277 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.228     0.505    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.534 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.363    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X39Y38         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[0]/C
                         clock pessimism              0.087     1.450    
                         clock uncertainty            0.215     1.665    
    SLICE_X39Y38         FDCE (Hold_fdce_C_CE)       -0.039     1.626    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rec_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  1.489    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        8.075ns  (logic 2.604ns (32.248%)  route 5.471ns (67.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.664ns = ( 33.997 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 24.308 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.615    24.308    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    26.762 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/DOADO[1]
                         net (fo=1, routed)           1.699    28.461    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5_n_34
    SLICE_X51Y16         LUT2 (Prop_lut2_I0_O)        0.150    28.611 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[11]_INST_0/O
                         net (fo=4, routed)           3.772    32.383    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/data[11]
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.873    31.737    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    31.837 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.628    32.465    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.556 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         1.441    33.997    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[11]/C
                         clock pessimism             -0.589    33.408    
                         clock uncertainty           -0.215    33.193    
    SLICE_X57Y28         FDCE (Setup_fdce_C_D)       -0.295    32.898    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         32.898    
                         arrival time                         -32.383    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rpm_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        8.625ns  (logic 2.578ns (29.889%)  route 6.047ns (70.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.071ns = ( 34.404 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 24.307 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.614    24.307    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y1          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    26.761 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/DOADO[0]
                         net (fo=1, routed)           1.467    28.228    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1_n_35
    SLICE_X51Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.352 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[2]_INST_0/O
                         net (fo=4, routed)           4.580    32.932    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/data[2]
    SLICE_X57Y30         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rpm_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.100    31.839 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.430    32.269    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    32.369 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.502    32.871    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    32.962 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         1.442    34.404    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X57Y30         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rpm_reg_reg[2]/C
                         clock pessimism             -0.589    33.816    
                         clock uncertainty           -0.215    33.600    
    SLICE_X57Y30         FDCE (Setup_fdce_C_D)       -0.047    33.553    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rpm_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.553    
                         arrival time                         -32.932    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        8.064ns  (logic 2.578ns (31.971%)  route 5.486ns (68.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.632ns = ( 33.966 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 24.307 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.614    24.307    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y1          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    26.761 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/DOADO[0]
                         net (fo=1, routed)           1.467    28.228    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1_n_35
    SLICE_X51Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.352 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[2]_INST_0/O
                         net (fo=4, routed)           4.019    32.370    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/data[2]
    SLICE_X55Y27         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.972    31.836    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    31.936 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_INST_0/O
                         net (fo=1, routed)           0.500    32.436    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.527 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_BUFG_inst/O
                         net (fo=102, routed)         1.438    33.966    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/clk
    SLICE_X55Y27         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[2]/C
                         clock pessimism             -0.589    33.377    
                         clock uncertainty           -0.215    33.161    
    SLICE_X55Y27         FDCE (Setup_fdce_C_D)       -0.058    33.103    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.103    
                         arrival time                         -32.370    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rpm_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        8.374ns  (logic 2.607ns (31.133%)  route 5.767ns (68.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 34.543 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 24.307 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.614    24.307    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y1          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    26.761 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/DOADO[1]
                         net (fo=1, routed)           1.273    28.034    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1_n_34
    SLICE_X51Y16         LUT2 (Prop_lut2_I0_O)        0.153    28.187 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[3]_INST_0/O
                         net (fo=4, routed)           4.494    32.680    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/data[3]
    SLICE_X57Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rpm_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.120    31.859 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.370    32.229    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.264    32.493 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.514    33.007    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.098 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         1.445    34.543    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X57Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rpm_reg_reg[3]/C
                         clock pessimism             -0.589    33.955    
                         clock uncertainty           -0.215    33.739    
    SLICE_X57Y32         FDCE (Setup_fdce_C_D)       -0.261    33.478    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rpm_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.478    
                         arrival time                         -32.680    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rpm_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        8.375ns  (logic 2.604ns (31.091%)  route 5.771ns (68.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.207ns = ( 34.540 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 24.308 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.615    24.308    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    26.762 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/DOADO[1]
                         net (fo=1, routed)           1.699    28.461    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5_n_34
    SLICE_X51Y16         LUT2 (Prop_lut2_I0_O)        0.150    28.611 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[11]_INST_0/O
                         net (fo=4, routed)           4.072    32.683    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/data[11]
    SLICE_X54Y31         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rpm_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.120    31.859 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.370    32.229    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.264    32.493 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.514    33.007    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.098 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         1.442    34.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X54Y31         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rpm_reg_reg[11]/C
                         clock pessimism             -0.589    33.952    
                         clock uncertainty           -0.215    33.736    
    SLICE_X54Y31         FDCE (Setup_fdce_C_D)       -0.247    33.489    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rpm_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         33.489    
                         arrival time                         -32.683    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        8.012ns  (logic 2.578ns (32.178%)  route 5.434ns (67.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 34.032 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 24.308 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.615    24.308    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    26.762 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/DOADO[0]
                         net (fo=1, routed)           1.604    28.366    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5_n_35
    SLICE_X51Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.490 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[10]_INST_0/O
                         net (fo=4, routed)           3.829    32.319    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/data[10]
    SLICE_X59Y27         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.972    31.836    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    31.936 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_INST_0/O
                         net (fo=1, routed)           0.500    32.436    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.527 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_BUFG_inst/O
                         net (fo=102, routed)         1.504    34.032    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/clk
    SLICE_X59Y27         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[10]/C
                         clock pessimism             -0.589    33.443    
                         clock uncertainty           -0.215    33.227    
    SLICE_X59Y27         FDCE (Setup_fdce_C_D)       -0.081    33.146    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         33.146    
                         arrival time                         -32.319    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        8.004ns  (logic 2.578ns (32.211%)  route 5.426ns (67.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.663ns = ( 33.996 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 24.307 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.614    24.307    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y1          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    26.761 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/DOADO[0]
                         net (fo=1, routed)           1.467    28.228    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1_n_35
    SLICE_X51Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.352 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[2]_INST_0/O
                         net (fo=4, routed)           3.959    32.310    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/data[2]
    SLICE_X54Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.873    31.737    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    31.837 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.628    32.465    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.556 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         1.440    33.996    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X54Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[2]/C
                         clock pessimism             -0.589    33.407    
                         clock uncertainty           -0.215    33.192    
    SLICE_X54Y28         FDCE (Setup_fdce_C_D)       -0.045    33.147    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.147    
                         arrival time                         -32.310    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        7.819ns  (logic 2.604ns (33.302%)  route 5.215ns (66.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 34.032 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 24.308 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.615    24.308    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    26.762 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/DOADO[1]
                         net (fo=1, routed)           1.699    28.461    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5_n_34
    SLICE_X51Y16         LUT2 (Prop_lut2_I0_O)        0.150    28.611 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[11]_INST_0/O
                         net (fo=4, routed)           3.516    32.127    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/data[11]
    SLICE_X59Y27         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.972    31.836    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    31.936 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_INST_0/O
                         net (fo=1, routed)           0.500    32.436    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.527 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_BUFG_inst/O
                         net (fo=102, routed)         1.504    34.032    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/clk
    SLICE_X59Y27         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[11]/C
                         clock pessimism             -0.589    33.443    
                         clock uncertainty           -0.215    33.227    
    SLICE_X59Y27         FDCE (Setup_fdce_C_D)       -0.263    32.964    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         32.964    
                         arrival time                         -32.127    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        7.932ns  (logic 2.578ns (32.502%)  route 5.354ns (67.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.664ns = ( 33.997 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.359ns = ( 24.308 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.615    24.308    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    26.762 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/DOADO[0]
                         net (fo=1, routed)           1.604    28.366    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5_n_35
    SLICE_X51Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.490 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[10]_INST_0/O
                         net (fo=4, routed)           3.750    32.239    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/data[10]
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.873    31.737    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    31.837 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.628    32.465    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    32.556 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         1.441    33.997    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[10]/C
                         clock pessimism             -0.589    33.408    
                         clock uncertainty           -0.215    33.193    
    SLICE_X57Y28         FDCE (Setup_fdce_C_D)       -0.095    33.098    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         33.098    
                         arrival time                         -32.239    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rpm_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@26.667ns)
  Data Path Delay:        8.512ns  (logic 2.578ns (30.287%)  route 5.934ns (69.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 34.543 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.360ns = ( 24.307 - 26.667 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  sys_clock (IN)
                         net (fo=0)                   0.000    26.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    28.156 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    29.409    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.467    20.941 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    22.597    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    22.693 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.614    24.307    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y1          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    26.761 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/DOADO[0]
                         net (fo=1, routed)           1.467    28.228    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1_n_35
    SLICE_X51Y16         LUT2 (Prop_lut2_I0_O)        0.124    28.352 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[2]_INST_0/O
                         net (fo=4, routed)           4.467    32.818    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/data[2]
    SLICE_X57Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rpm_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.875    31.739    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT4 (Prop_lut4_I3_O)        0.120    31.859 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1/O
                         net (fo=1, routed)           0.370    32.229    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.264    32.493 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_INST_0/O
                         net (fo=1, routed)           0.514    33.007    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    33.098 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk2_BUFG_inst/O
                         net (fo=102, routed)         1.445    34.543    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/clk
    SLICE_X57Y32         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rpm_reg_reg[2]/C
                         clock pessimism             -0.589    33.955    
                         clock uncertainty           -0.215    33.739    
    SLICE_X57Y32         FDCE (Setup_fdce_C_D)       -0.061    33.678    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_3/inst/rpm_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.678    
                         arrival time                         -32.818    
  -------------------------------------------------------------------
                         slack                                  0.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.467ns (10.632%)  route 3.926ns (89.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    -2.021ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.448    -2.021    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/clk
    SLICE_X51Y16         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.367    -1.654 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/Q
                         net (fo=16, routed)          0.722    -0.933    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data_0_sn_1
    SLICE_X51Y17         LUT2 (Prop_lut2_I1_O)        0.100    -0.833 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[14]_INST_0/O
                         net (fo=4, routed)           3.204     2.371    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/data[14]
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        2.057    -1.917    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124    -1.793 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.597    -1.196    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.124    -1.072 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.709    -0.363    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.267 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         1.557     1.291    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[14]/C
                         clock pessimism              0.589     1.879    
                         clock uncertainty            0.215     2.095    
    SLICE_X57Y28         FDCE (Hold_fdce_C_D)         0.170     2.265    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.186ns (7.776%)  route 2.206ns (92.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.563    -0.532    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/clk
    SLICE_X51Y16         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/Q
                         net (fo=16, routed)          0.362    -0.029    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data_0_sn_1
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.016 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[12]_INST_0/O
                         net (fo=4, routed)           1.844     1.860    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/data[12]
    SLICE_X54Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.825     1.388    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X54Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[12]/C
                         clock pessimism              0.087     1.475    
                         clock uncertainty            0.215     1.690    
    SLICE_X54Y28         FDCE (Hold_fdce_C_D)         0.059     1.749    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.186ns (7.746%)  route 2.215ns (92.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.563    -0.532    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/clk
    SLICE_X51Y16         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/Q
                         net (fo=16, routed)          0.349    -0.043    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data_0_sn_1
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.002 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[2]_INST_0/O
                         net (fo=4, routed)           1.867     1.869    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/data[2]
    SLICE_X54Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.825     1.388    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X54Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[2]/C
                         clock pessimism              0.087     1.475    
                         clock uncertainty            0.215     1.690    
    SLICE_X54Y28         FDCE (Hold_fdce_C_D)         0.052     1.742    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.190ns (8.131%)  route 2.147ns (91.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.385ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.563    -0.532    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/clk
    SLICE_X51Y16         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/Q
                         net (fo=16, routed)          0.362    -0.029    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data_0_sn_1
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.049     0.020 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[13]_INST_0/O
                         net (fo=4, routed)           1.785     1.805    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/data[13]
    SLICE_X57Y26         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.822     1.385    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X57Y26         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[13]/C
                         clock pessimism              0.087     1.472    
                         clock uncertainty            0.215     1.687    
    SLICE_X57Y26         FDCE (Hold_fdce_C_D)        -0.020     1.667    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.186ns (7.624%)  route 2.254ns (92.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.563    -0.532    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/clk
    SLICE_X51Y16         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/Q
                         net (fo=16, routed)          0.556     0.165    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data_0_sn_1
    SLICE_X58Y18         LUT2 (Prop_lut2_I1_O)        0.045     0.210 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[6]_INST_0/O
                         net (fo=4, routed)           1.698     1.907    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/data[6]
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.825     1.388    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[6]/C
                         clock pessimism              0.087     1.475    
                         clock uncertainty            0.215     1.690    
    SLICE_X57Y28         FDCE (Hold_fdce_C_D)         0.078     1.768    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.186ns (7.720%)  route 2.223ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.563    -0.532    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/clk
    SLICE_X51Y16         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/Q
                         net (fo=16, routed)          0.361    -0.030    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data_0_sn_1
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.015 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[10]_INST_0/O
                         net (fo=4, routed)           1.863     1.877    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/data[10]
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.825     1.388    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[10]/C
                         clock pessimism              0.087     1.475    
                         clock uncertainty            0.215     1.690    
    SLICE_X57Y28         FDCE (Hold_fdce_C_D)         0.046     1.736    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.189ns (8.030%)  route 2.165ns (91.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.563    -0.532    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/clk
    SLICE_X51Y16         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/Q
                         net (fo=16, routed)          0.361    -0.030    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data_0_sn_1
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.048     0.018 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[11]_INST_0/O
                         net (fo=4, routed)           1.804     1.821    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/data[11]
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.825     1.388    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[11]/C
                         clock pessimism              0.087     1.475    
                         clock uncertainty            0.215     1.690    
    SLICE_X57Y28         FDCE (Hold_fdce_C_D)        -0.015     1.675    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.189ns (7.990%)  route 2.177ns (92.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.563    -0.532    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/clk
    SLICE_X51Y16         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/Q
                         net (fo=16, routed)          0.326    -0.066    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data_0_sn_1
    SLICE_X51Y17         LUT2 (Prop_lut2_I1_O)        0.048    -0.018 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[15]_INST_0/O
                         net (fo=4, routed)           1.851     1.833    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/data[15]
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.825     1.388    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[15]/C
                         clock pessimism              0.087     1.475    
                         clock uncertainty            0.215     1.690    
    SLICE_X57Y28         FDCE (Hold_fdce_C_D)        -0.015     1.675    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.192ns (8.003%)  route 2.207ns (91.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.563    -0.532    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/clk
    SLICE_X51Y16         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/Q
                         net (fo=16, routed)          0.349    -0.043    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data_0_sn_1
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.051     0.008 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[3]_INST_0/O
                         net (fo=4, routed)           1.858     1.867    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/data[3]
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.027    -0.106    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.056    -0.050 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1/O
                         net (fo=1, routed)           0.238     0.188    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.056     0.244 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_INST_0/O
                         net (fo=1, routed)           0.291     0.535    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.564 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk1_BUFG_inst/O
                         net (fo=102, routed)         0.825     1.388    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/clk
    SLICE_X57Y28         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[3]/C
                         clock pessimism              0.087     1.475    
                         clock uncertainty            0.215     1.690    
    SLICE_X57Y28         FDCE (Hold_fdce_C_D)         0.010     1.700    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_1/inst/rpm_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rpm_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.189ns (7.667%)  route 2.276ns (92.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.563    -0.532    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/clk
    SLICE_X51Y16         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/Q
                         net (fo=16, routed)          0.361    -0.030    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data_0_sn_1
    SLICE_X51Y16         LUT2 (Prop_lut2_I1_O)        0.048     0.018 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/data[11]_INST_0/O
                         net (fo=4, routed)           1.915     1.933    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/data[11]
    SLICE_X59Y31         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rpm_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.855     1.423    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X59Y31         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rpm_reg_reg[11]/C
                         clock pessimism              0.087     1.510    
                         clock uncertainty            0.215     1.725    
    SLICE_X59Y31         FDCE (Hold_fdce_C_D)         0.008     1.733    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rpm_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out5_QCS_4_Top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@6.667ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.518ns (13.689%)  route 3.266ns (86.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 4.684 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.573    -2.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y4          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDCE (Prop_fdce_C_Q)         0.518    -1.883 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[4]/Q
                         net (fo=8, routed)           3.266     1.383    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[4]
    RAMB36_X1Y3          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.266    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.736     1.530 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     3.106    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.197 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.487     4.684    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y3          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/CLKARDCLK
                         clock pessimism             -0.589     4.095    
                         clock uncertainty           -0.215     3.880    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     3.314    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7
  -------------------------------------------------------------------
                         required time                          3.314    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@6.667ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.518ns (14.345%)  route 3.093ns (85.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 4.684 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.573    -2.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y4          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDCE (Prop_fdce_C_Q)         0.518    -1.883 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[6]/Q
                         net (fo=8, routed)           3.093     1.210    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[6]
    RAMB36_X1Y3          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.266    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.736     1.530 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     3.106    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.197 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.487     4.684    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y3          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/CLKARDCLK
                         clock pessimism             -0.589     4.095    
                         clock uncertainty           -0.215     3.880    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     3.314    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7
  -------------------------------------------------------------------
                         required time                          3.314    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@6.667ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.518ns (14.813%)  route 2.979ns (85.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 4.684 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.573    -2.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y3          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.518    -1.883 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[7]/Q
                         net (fo=8, routed)           2.979     1.096    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[7]
    RAMB36_X1Y3          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.266    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.736     1.530 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     3.106    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.197 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.487     4.684    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y3          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/CLKARDCLK
                         clock pessimism             -0.589     4.095    
                         clock uncertainty           -0.215     3.880    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     3.314    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7
  -------------------------------------------------------------------
                         required time                          3.314    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_6/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@6.667ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.518ns (15.032%)  route 2.928ns (84.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.573    -2.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y4          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDCE (Prop_fdce_C_Q)         0.518    -1.883 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[4]/Q
                         net (fo=8, routed)           2.928     1.045    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[4]
    RAMB36_X1Y2          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_6/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.266    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.736     1.530 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     3.106    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.197 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.492     4.689    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y2          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_6/CLKARDCLK
                         clock pessimism             -0.589     4.100    
                         clock uncertainty           -0.215     3.885    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     3.319    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_6
  -------------------------------------------------------------------
                         required time                          3.319    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@6.667ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.518ns (15.148%)  route 2.902ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 4.695 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.573    -2.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y4          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDCE (Prop_fdce_C_Q)         0.518    -1.883 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[8]/Q
                         net (fo=8, routed)           2.902     1.019    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[8]
    RAMB36_X2Y1          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.266    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.736     1.530 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     3.106    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.197 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.498     4.695    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X2Y1          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_2/CLKARDCLK
                         clock pessimism             -0.589     4.106    
                         clock uncertainty           -0.215     3.891    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     3.325    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_2
  -------------------------------------------------------------------
                         required time                          3.325    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@6.667ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.456ns (13.340%)  route 2.962ns (86.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 4.694 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.573    -2.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X53Y5          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.945 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[9]/Q
                         net (fo=8, routed)           2.962     1.018    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[9]
    RAMB36_X1Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.266    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.736     1.530 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     3.106    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.197 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.497     4.694    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/CLKARDCLK
                         clock pessimism             -0.589     4.105    
                         clock uncertainty           -0.215     3.890    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     3.324    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5
  -------------------------------------------------------------------
                         required time                          3.324    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@6.667ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.518ns (15.359%)  route 2.855ns (84.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 4.696 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.573    -2.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y3          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.518    -1.883 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[5]/Q
                         net (fo=8, routed)           2.855     0.972    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[5]
    RAMB36_X2Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.266    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.736     1.530 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     3.106    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.197 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.499     4.696    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X2Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4/CLKARDCLK
                         clock pessimism             -0.589     4.107    
                         clock uncertainty           -0.215     3.892    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     3.326    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4
  -------------------------------------------------------------------
                         required time                          3.326    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@6.667ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.518ns (15.686%)  route 2.784ns (84.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 4.686 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.574    -2.400    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y2          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y2          FDCE (Prop_fdce_C_Q)         0.518    -1.882 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[2]/Q
                         net (fo=8, routed)           2.784     0.903    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[2]
    RAMB36_X2Y3          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.266    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.736     1.530 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     3.106    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.197 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.489     4.686    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X2Y3          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_0/CLKARDCLK
                         clock pessimism             -0.589     4.097    
                         clock uncertainty           -0.215     3.882    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     3.316    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_0
  -------------------------------------------------------------------
                         required time                          3.316    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@6.667ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.518ns (15.834%)  route 2.753ns (84.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.978ns = ( 4.689 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.573    -2.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y4          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDCE (Prop_fdce_C_Q)         0.518    -1.883 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[6]/Q
                         net (fo=8, routed)           2.753     0.871    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[6]
    RAMB36_X1Y2          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.266    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.736     1.530 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     3.106    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.197 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.492     4.689    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y2          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_6/CLKARDCLK
                         clock pessimism             -0.589     4.100    
                         clock uncertainty           -0.215     3.885    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     3.319    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_6
  -------------------------------------------------------------------
                         required time                          3.319    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@6.667ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.456ns (14.020%)  route 2.796ns (85.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 4.691 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.573    -2.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X53Y6          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDCE (Prop_fdce_C_Q)         0.456    -1.945 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[13]/Q
                         net (fo=8, routed)           2.796     0.852    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[13]
    RAMB36_X2Y2          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.266    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.736     1.530 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     3.106    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.197 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.494     4.691    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X2Y2          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_3/CLKARDCLK
                         clock pessimism             -0.589     4.102    
                         clock uncertainty           -0.215     3.887    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     3.321    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_3
  -------------------------------------------------------------------
                         required time                          3.321    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  2.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.804%)  route 0.698ns (83.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.568    -0.527    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X53Y5          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[9]/Q
                         net (fo=8, routed)           0.698     0.312    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[9]
    RAMB36_X1Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.880    -0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/CLKARDCLK
                         clock pessimism              0.087    -0.167    
                         clock uncertainty            0.215     0.048    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.231    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.164ns (17.815%)  route 0.757ns (82.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.569    -0.526    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y2          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.362 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[2]/Q
                         net (fo=8, routed)           0.757     0.394    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[2]
    RAMB36_X1Y1          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.879    -0.255    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y1          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1/CLKARDCLK
                         clock pessimism              0.087    -0.168    
                         clock uncertainty            0.215     0.047    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.230    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_1
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.164ns (17.573%)  route 0.769ns (82.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.568    -0.527    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y3          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[7]/Q
                         net (fo=8, routed)           0.769     0.406    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[7]
    RAMB36_X1Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.880    -0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/CLKARDCLK
                         clock pessimism              0.087    -0.167    
                         clock uncertainty            0.215     0.048    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.231    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.164ns (17.660%)  route 0.765ns (82.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.568    -0.527    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y4          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[4]/Q
                         net (fo=8, routed)           0.765     0.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[4]
    RAMB36_X2Y3          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.872    -0.262    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X2Y3          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_0/CLKARDCLK
                         clock pessimism              0.087    -0.175    
                         clock uncertainty            0.215     0.040    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.223    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_0
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.890%)  route 0.806ns (85.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.568    -0.527    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X53Y5          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[9]/Q
                         net (fo=8, routed)           0.806     0.420    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[9]
    RAMB36_X2Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.881    -0.253    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X2Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4/CLKARDCLK
                         clock pessimism              0.087    -0.166    
                         clock uncertainty            0.215     0.049    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.232    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4
  -------------------------------------------------------------------
                         required time                         -0.232    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.164ns (17.271%)  route 0.786ns (82.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.568    -0.527    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y3          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[5]/Q
                         net (fo=8, routed)           0.786     0.422    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[5]
    RAMB36_X1Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.880    -0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5/CLKARDCLK
                         clock pessimism              0.087    -0.167    
                         clock uncertainty            0.215     0.048    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.231    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_5
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.141ns (14.953%)  route 0.802ns (85.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.568    -0.527    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X53Y6          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[11]/Q
                         net (fo=8, routed)           0.802     0.416    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[11]
    RAMB36_X1Y3          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.871    -0.263    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y3          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/CLKARDCLK
                         clock pessimism              0.087    -0.176    
                         clock uncertainty            0.215     0.039    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.222    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.164ns (17.132%)  route 0.793ns (82.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.568    -0.527    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y4          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[4]/Q
                         net (fo=8, routed)           0.793     0.430    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[4]
    RAMB36_X2Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.881    -0.253    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X2Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4/CLKARDCLK
                         clock pessimism              0.087    -0.166    
                         clock uncertainty            0.215     0.049    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.232    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4
  -------------------------------------------------------------------
                         required time                         -0.232    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.141ns (14.728%)  route 0.816ns (85.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.568    -0.527    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X53Y5          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[9]/Q
                         net (fo=8, routed)           0.816     0.430    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[9]
    RAMB36_X1Y3          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.871    -0.263    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X1Y3          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7/CLKARDCLK
                         clock pessimism              0.087    -0.176    
                         clock uncertainty            0.215     0.039    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.222    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_7
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out5_QCS_4_Top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.164ns (16.912%)  route 0.806ns (83.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.568    -0.527    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y4          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[8]/Q
                         net (fo=8, routed)           0.806     0.442    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/addr[8]
    RAMB36_X2Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.881    -0.253    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/clk
    RAMB36_X2Y0          RAMB36E1                                     r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4/CLKARDCLK
                         clock pessimism              0.087    -0.166    
                         clock uncertainty            0.215     0.049    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.232    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/inst/rpmlut_data_reg_4
  -------------------------------------------------------------------
                         required time                         -0.232    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       26.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.290ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 0.478ns (5.314%)  route 8.517ns (94.686%))
  Logic Levels:           0  
  Clock Path Skew:        2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 34.032 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         8.517     6.560    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rst
    SLICE_X58Y27         FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.972    31.836    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    31.936 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_INST_0/O
                         net (fo=1, routed)           0.500    32.436    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.527 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_BUFG_inst/O
                         net (fo=102, routed)         1.504    34.032    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/clk
    SLICE_X58Y27         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[1]/C
                         clock pessimism             -0.504    33.527    
                         clock uncertainty           -0.095    33.432    
    SLICE_X58Y27         FDCE (Recov_fdce_C_CLR)     -0.582    32.850    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.850    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                 26.290    

Slack (MET) :             26.290ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 0.478ns (5.314%)  route 8.517ns (94.686%))
  Logic Levels:           0  
  Clock Path Skew:        2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 34.032 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         8.517     6.560    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rst
    SLICE_X58Y27         FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.972    31.836    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    31.936 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_INST_0/O
                         net (fo=1, routed)           0.500    32.436    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.527 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_BUFG_inst/O
                         net (fo=102, routed)         1.504    34.032    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/clk
    SLICE_X58Y27         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[7]/C
                         clock pessimism             -0.504    33.527    
                         clock uncertainty           -0.095    33.432    
    SLICE_X58Y27         FDCE (Recov_fdce_C_CLR)     -0.582    32.850    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         32.850    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                 26.290    

Slack (MET) :             26.290ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 0.478ns (5.314%)  route 8.517ns (94.686%))
  Logic Levels:           0  
  Clock Path Skew:        2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 34.032 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         8.517     6.560    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rst
    SLICE_X58Y27         FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.972    31.836    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    31.936 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_INST_0/O
                         net (fo=1, routed)           0.500    32.436    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.527 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_BUFG_inst/O
                         net (fo=102, routed)         1.504    34.032    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/clk
    SLICE_X58Y27         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[8]/C
                         clock pessimism             -0.504    33.527    
                         clock uncertainty           -0.095    33.432    
    SLICE_X58Y27         FDCE (Recov_fdce_C_CLR)     -0.582    32.850    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         32.850    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                 26.290    

Slack (MET) :             26.290ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 0.478ns (5.314%)  route 8.517ns (94.686%))
  Logic Levels:           0  
  Clock Path Skew:        2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 34.032 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         8.517     6.560    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rst
    SLICE_X58Y27         FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.972    31.836    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    31.936 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_INST_0/O
                         net (fo=1, routed)           0.500    32.436    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.527 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_BUFG_inst/O
                         net (fo=102, routed)         1.504    34.032    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/clk
    SLICE_X58Y27         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[9]/C
                         clock pessimism             -0.504    33.527    
                         clock uncertainty           -0.095    33.432    
    SLICE_X58Y27         FDCE (Recov_fdce_C_CLR)     -0.582    32.850    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         32.850    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                 26.290    

Slack (MET) :             26.294ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 0.478ns (5.317%)  route 8.513ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 34.032 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         8.513     6.556    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rst
    SLICE_X59Y27         FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.972    31.836    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    31.936 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_INST_0/O
                         net (fo=1, routed)           0.500    32.436    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.527 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_BUFG_inst/O
                         net (fo=102, routed)         1.504    34.032    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/clk
    SLICE_X59Y27         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[10]/C
                         clock pessimism             -0.504    33.527    
                         clock uncertainty           -0.095    33.432    
    SLICE_X59Y27         FDCE (Recov_fdce_C_CLR)     -0.582    32.850    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         32.850    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 26.294    

Slack (MET) :             26.294ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 0.478ns (5.317%)  route 8.513ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 34.032 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         8.513     6.556    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rst
    SLICE_X59Y27         FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.972    31.836    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    31.936 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_INST_0/O
                         net (fo=1, routed)           0.500    32.436    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.527 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_BUFG_inst/O
                         net (fo=102, routed)         1.504    34.032    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/clk
    SLICE_X59Y27         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[11]/C
                         clock pessimism             -0.504    33.527    
                         clock uncertainty           -0.095    33.432    
    SLICE_X59Y27         FDCE (Recov_fdce_C_CLR)     -0.582    32.850    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         32.850    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 26.294    

Slack (MET) :             26.340ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 0.478ns (5.317%)  route 8.513ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.698ns = ( 34.032 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         8.513     6.556    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rst
    SLICE_X59Y27         FDPE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.972    31.836    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.100    31.936 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_INST_0/O
                         net (fo=1, routed)           0.500    32.436    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.527 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk0_BUFG_inst/O
                         net (fo=102, routed)         1.504    34.032    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/clk
    SLICE_X59Y27         FDPE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[0]/C
                         clock pessimism             -0.504    33.527    
                         clock uncertainty           -0.095    33.432    
    SLICE_X59Y27         FDPE (Recov_fdpe_C_PRE)     -0.536    32.896    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_0/inst/rpm_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.896    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 26.340    

Slack (MET) :             26.475ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 0.478ns (7.730%)  route 5.706ns (92.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 31.319 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         5.706     3.749    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/rst
    SLICE_X52Y3          FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.455    31.319    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y3          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[3]/C
                         clock pessimism             -0.504    30.815    
                         clock uncertainty           -0.095    30.719    
    SLICE_X52Y3          FDCE (Recov_fdce_C_CLR)     -0.496    30.223    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.223    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 26.475    

Slack (MET) :             26.475ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 0.478ns (7.730%)  route 5.706ns (92.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 31.319 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         5.706     3.749    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/rst
    SLICE_X52Y3          FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.455    31.319    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y3          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[5]/C
                         clock pessimism             -0.504    30.815    
                         clock uncertainty           -0.095    30.719    
    SLICE_X52Y3          FDCE (Recov_fdce_C_CLR)     -0.496    30.223    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[5]
  -------------------------------------------------------------------
                         required time                         30.223    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 26.475    

Slack (MET) :             26.475ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 0.478ns (7.730%)  route 5.706ns (92.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 31.319 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         5.706     3.749    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/rst
    SLICE_X52Y3          FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.455    31.319    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/clk
    SLICE_X52Y3          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[7]/C
                         clock pessimism             -0.504    30.815    
                         clock uncertainty           -0.095    30.719    
    SLICE_X52Y3          FDCE (Recov_fdce_C_CLR)     -0.496    30.223    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/addr_mux_0/inst/addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         30.223    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 26.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.148ns (7.723%)  route 1.768ns (92.277%))
  Logic Levels:           0  
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.768     1.371    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rst
    SLICE_X47Y4          FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.834     1.402    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X47Y4          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[13]/C
                         clock pessimism              0.039     1.441    
    SLICE_X47Y4          FDCE (Remov_fdce_C_CLR)     -0.146     1.295    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.148ns (7.723%)  route 1.768ns (92.277%))
  Logic Levels:           0  
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.768     1.371    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rst
    SLICE_X47Y4          FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.834     1.402    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X47Y4          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[14]/C
                         clock pessimism              0.039     1.441    
    SLICE_X47Y4          FDCE (Remov_fdce_C_CLR)     -0.146     1.295    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.148ns (7.723%)  route 1.768ns (92.277%))
  Logic Levels:           0  
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.768     1.371    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rst
    SLICE_X47Y4          FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.834     1.402    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X47Y4          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[15]/C
                         clock pessimism              0.039     1.441    
    SLICE_X47Y4          FDCE (Remov_fdce_C_CLR)     -0.146     1.295    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.148ns (7.723%)  route 1.768ns (92.277%))
  Logic Levels:           0  
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.768     1.371    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rst
    SLICE_X47Y4          FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.834     1.402    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X47Y4          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[16]/C
                         clock pessimism              0.039     1.441    
    SLICE_X47Y4          FDCE (Remov_fdce_C_CLR)     -0.146     1.295    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.148ns (7.703%)  route 1.773ns (92.297%))
  Logic Levels:           0  
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.773     1.376    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rst
    SLICE_X47Y1          FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.835     1.403    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X47Y1          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[1]/C
                         clock pessimism              0.039     1.442    
    SLICE_X47Y1          FDCE (Remov_fdce_C_CLR)     -0.146     1.296    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.148ns (7.703%)  route 1.773ns (92.297%))
  Logic Levels:           0  
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.773     1.376    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rst
    SLICE_X47Y1          FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.835     1.403    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X47Y1          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[2]/C
                         clock pessimism              0.039     1.442    
    SLICE_X47Y1          FDCE (Remov_fdce_C_CLR)     -0.146     1.296    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.148ns (7.703%)  route 1.773ns (92.297%))
  Logic Levels:           0  
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.773     1.376    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rst
    SLICE_X47Y1          FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.835     1.403    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X47Y1          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[3]/C
                         clock pessimism              0.039     1.442    
    SLICE_X47Y1          FDCE (Remov_fdce_C_CLR)     -0.146     1.296    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.148ns (7.703%)  route 1.773ns (92.297%))
  Logic Levels:           0  
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.773     1.376    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rst
    SLICE_X47Y1          FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.835     1.403    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X47Y1          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[4]/C
                         clock pessimism              0.039     1.442    
    SLICE_X47Y1          FDCE (Remov_fdce_C_CLR)     -0.146     1.296    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_a_prev_reg/CLR
                            (removal check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.148ns (7.427%)  route 1.845ns (92.573%))
  Logic Levels:           0  
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.845     1.448    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rst
    SLICE_X47Y8          FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_a_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.833     1.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X47Y8          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_a_prev_reg/C
                         clock pessimism              0.039     1.440    
    SLICE_X47Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.294    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_a_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_a_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.148ns (7.427%)  route 1.845ns (92.573%))
  Logic Levels:           0  
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.845     1.448    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/rst
    SLICE_X47Y8          FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_a_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.047    -0.087    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.031 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1/O
                         net (fo=1, routed)           0.284     0.254    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0_i_1_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.056     0.310 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_INST_0/O
                         net (fo=1, routed)           0.230     0.540    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.569 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/clk3_BUFG_inst/O
                         net (fo=102, routed)         0.833     1.401    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/clk
    SLICE_X47Y8          FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_a_reg_reg/C
                         clock pessimism              0.039     1.440    
    SLICE_X47Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.294    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/QCS_no_lut_2/inst/ch_a_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out2_QCS_4_Top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.478ns (12.319%)  route 3.402ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.097 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.402     1.445    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y6          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.455     9.097    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]/C
                         clock pessimism             -0.589     8.508    
                         clock uncertainty           -0.215     8.293    
    SLICE_X52Y6          FDCE (Recov_fdce_C_CLR)     -0.496     7.797    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -1.445    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.478ns (12.319%)  route 3.402ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.097 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.402     1.445    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y6          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.455     9.097    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[1]/C
                         clock pessimism             -0.589     8.508    
                         clock uncertainty           -0.215     8.293    
    SLICE_X52Y6          FDCE (Recov_fdce_C_CLR)     -0.496     7.797    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -1.445    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.478ns (12.319%)  route 3.402ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.097 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.402     1.445    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y6          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.455     9.097    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[2]/C
                         clock pessimism             -0.589     8.508    
                         clock uncertainty           -0.215     8.293    
    SLICE_X52Y6          FDCE (Recov_fdce_C_CLR)     -0.496     7.797    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -1.445    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.478ns (12.319%)  route 3.402ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.097 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.402     1.445    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y6          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.455     9.097    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y6          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]/C
                         clock pessimism             -0.589     8.508    
                         clock uncertainty           -0.215     8.293    
    SLICE_X52Y6          FDCE (Recov_fdce_C_CLR)     -0.496     7.797    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.797    
                         arrival time                          -1.445    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.478ns (12.818%)  route 3.251ns (87.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 9.096 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.251     1.294    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y7          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.454     9.096    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]/C
                         clock pessimism             -0.589     8.507    
                         clock uncertainty           -0.215     8.292    
    SLICE_X52Y7          FDCE (Recov_fdce_C_CLR)     -0.496     7.796    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.478ns (12.818%)  route 3.251ns (87.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 9.096 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.251     1.294    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y7          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.454     9.096    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]/C
                         clock pessimism             -0.589     8.507    
                         clock uncertainty           -0.215     8.292    
    SLICE_X52Y7          FDCE (Recov_fdce_C_CLR)     -0.496     7.796    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.478ns (12.818%)  route 3.251ns (87.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 9.096 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.251     1.294    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y7          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.454     9.096    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[6]/C
                         clock pessimism             -0.589     8.507    
                         clock uncertainty           -0.215     8.292    
    SLICE_X52Y7          FDCE (Recov_fdce_C_CLR)     -0.496     7.796    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.478ns (12.818%)  route 3.251ns (87.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 9.096 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.251     1.294    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y7          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.454     9.096    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]/C
                         clock pessimism             -0.589     8.507    
                         clock uncertainty           -0.215     8.292    
    SLICE_X52Y7          FDCE (Recov_fdce_C_CLR)     -0.496     7.796    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.478ns (13.395%)  route 3.091ns (86.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 9.096 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.091     1.134    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y8          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.454     9.096    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
                         clock pessimism             -0.589     8.507    
                         clock uncertainty           -0.215     8.292    
    SLICE_X52Y8          FDCE (Recov_fdce_C_CLR)     -0.496     7.796    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -1.134    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@11.111ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.478ns (13.395%)  route 3.091ns (86.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 9.096 - 11.111 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.091     1.134    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y8          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    E3                                                0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    12.529 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    13.710    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736     5.974 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.551    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.642 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          1.454     9.096    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/C
                         clock pessimism             -0.589     8.507    
                         clock uncertainty           -0.215     8.292    
    SLICE_X52Y8          FDCE (Recov_fdce_C_CLR)     -0.496     7.796    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -1.134    
  -------------------------------------------------------------------
                         slack                                  6.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.148ns (11.341%)  route 1.157ns (88.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.157     0.760    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X50Y9          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]/C
                         clock pessimism              0.087    -0.210    
                         clock uncertainty            0.215     0.006    
    SLICE_X50Y9          FDCE (Remov_fdce_C_CLR)     -0.121    -0.115    QCS_4_Top_i/encoding_sequencer_1/inst/FSM_sequential_seq_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/CLR
                            (removal check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.148ns (11.341%)  route 1.157ns (88.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.157     0.760    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X50Y9          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg/C
                         clock pessimism              0.087    -0.210    
                         clock uncertainty            0.215     0.006    
    SLICE_X50Y9          FDCE (Remov_fdce_C_CLR)     -0.121    -0.115    QCS_4_Top_i/encoding_sequencer_1/inst/ch_a_reg_reg
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/CLR
                            (removal check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.148ns (11.341%)  route 1.157ns (88.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.157     0.760    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X50Y9          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X50Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg/C
                         clock pessimism              0.087    -0.210    
                         clock uncertainty            0.215     0.006    
    SLICE_X50Y9          FDCE (Remov_fdce_C_CLR)     -0.121    -0.115    QCS_4_Top_i/encoding_sequencer_1/inst/ch_b_reg_reg
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.148ns (10.983%)  route 1.200ns (89.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.200     0.802    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y8          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]/C
                         clock pessimism              0.087    -0.210    
                         clock uncertainty            0.215     0.006    
    SLICE_X52Y8          FDCE (Remov_fdce_C_CLR)     -0.121    -0.115    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.148ns (10.983%)  route 1.200ns (89.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.200     0.802    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y8          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]/C
                         clock pessimism              0.087    -0.210    
                         clock uncertainty            0.215     0.006    
    SLICE_X52Y8          FDCE (Remov_fdce_C_CLR)     -0.121    -0.115    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.148ns (10.983%)  route 1.200ns (89.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.200     0.802    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y8          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[9]/C
                         clock pessimism              0.087    -0.210    
                         clock uncertainty            0.215     0.006    
    SLICE_X52Y8          FDCE (Remov_fdce_C_CLR)     -0.121    -0.115    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.148ns (10.413%)  route 1.273ns (89.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.273     0.876    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y7          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]/C
                         clock pessimism              0.087    -0.210    
                         clock uncertainty            0.215     0.006    
    SLICE_X52Y7          FDCE (Remov_fdce_C_CLR)     -0.121    -0.115    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.148ns (10.413%)  route 1.273ns (89.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.273     0.876    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y7          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]/C
                         clock pessimism              0.087    -0.210    
                         clock uncertainty            0.215     0.006    
    SLICE_X52Y7          FDCE (Remov_fdce_C_CLR)     -0.121    -0.115    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.148ns (10.413%)  route 1.273ns (89.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.273     0.876    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y7          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[6]/C
                         clock pessimism              0.087    -0.210    
                         clock uncertainty            0.215     0.006    
    SLICE_X52Y7          FDCE (Remov_fdce_C_CLR)     -0.121    -0.115    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.148ns (10.413%)  route 1.273ns (89.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.273     0.876    QCS_4_Top_i/encoding_sequencer_1/inst/rst
    SLICE_X52Y7          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out2_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14, routed)          0.838    -0.296    QCS_4_Top_i/encoding_sequencer_1/inst/clk
    SLICE_X52Y7          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]/C
                         clock pessimism              0.087    -0.210    
                         clock uncertainty            0.215     0.006    
    SLICE_X52Y7          FDCE (Remov_fdce_C_CLR)     -0.121    -0.115    QCS_4_Top_i/encoding_sequencer_1/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.991    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out3_QCS_4_Top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.943ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@40.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        3.531ns  (logic 0.478ns (13.536%)  route 3.053ns (86.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.435ns = ( 30.898 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.075    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    27.608 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    29.263    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    29.359 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    30.898    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    31.376 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.053    34.430    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y10         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736    34.863 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.439    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.530 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.449    37.980    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]/C
                         clock pessimism             -0.589    37.391    
                         clock uncertainty           -0.215    37.176    
    SLICE_X44Y10         FDCE (Recov_fdce_C_CLR)     -0.582    36.594    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -34.430    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@40.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        3.531ns  (logic 0.478ns (13.536%)  route 3.053ns (86.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.435ns = ( 30.898 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.075    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    27.608 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    29.263    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    29.359 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    30.898    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    31.376 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.053    34.430    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y10         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736    34.863 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.439    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.530 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.449    37.980    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[1]/C
                         clock pessimism             -0.589    37.391    
                         clock uncertainty           -0.215    37.176    
    SLICE_X44Y10         FDCE (Recov_fdce_C_CLR)     -0.582    36.594    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -34.430    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@40.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        3.531ns  (logic 0.478ns (13.536%)  route 3.053ns (86.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.435ns = ( 30.898 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.075    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    27.608 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    29.263    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    29.359 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    30.898    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    31.376 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.053    34.430    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y10         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736    34.863 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.439    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.530 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.449    37.980    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[2]/C
                         clock pessimism             -0.589    37.391    
                         clock uncertainty           -0.215    37.176    
    SLICE_X44Y10         FDCE (Recov_fdce_C_CLR)     -0.582    36.594    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -34.430    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@40.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        3.531ns  (logic 0.478ns (13.536%)  route 3.053ns (86.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 37.980 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.435ns = ( 30.898 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.075    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    27.608 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    29.263    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    29.359 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    30.898    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    31.376 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.053    34.430    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y10         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736    34.863 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.439    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.530 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.449    37.980    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]/C
                         clock pessimism             -0.589    37.391    
                         clock uncertainty           -0.215    37.176    
    SLICE_X44Y10         FDCE (Recov_fdce_C_CLR)     -0.582    36.594    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -34.430    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@40.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        3.485ns  (logic 0.478ns (13.715%)  route 3.007ns (86.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 37.978 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.435ns = ( 30.898 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.075    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    27.608 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    29.263    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    29.359 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    30.898    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    31.376 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.007    34.384    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y12         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736    34.863 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.439    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.530 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.447    37.978    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                         clock pessimism             -0.589    37.389    
                         clock uncertainty           -0.215    37.174    
    SLICE_X44Y12         FDCE (Recov_fdce_C_CLR)     -0.582    36.592    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         36.592    
                         arrival time                         -34.384    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@40.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        3.485ns  (logic 0.478ns (13.715%)  route 3.007ns (86.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 37.978 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.435ns = ( 30.898 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.075    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    27.608 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    29.263    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    29.359 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    30.898    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    31.376 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.007    34.384    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y12         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736    34.863 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.439    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.530 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.447    37.978    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]/C
                         clock pessimism             -0.589    37.389    
                         clock uncertainty           -0.215    37.174    
    SLICE_X44Y12         FDCE (Recov_fdce_C_CLR)     -0.582    36.592    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         36.592    
                         arrival time                         -34.384    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@40.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        3.485ns  (logic 0.478ns (13.715%)  route 3.007ns (86.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 37.978 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.435ns = ( 30.898 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.075    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    27.608 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    29.263    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    29.359 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    30.898    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    31.376 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         3.007    34.384    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y12         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736    34.863 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.439    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.530 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.447    37.978    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[9]/C
                         clock pessimism             -0.589    37.389    
                         clock uncertainty           -0.215    37.174    
    SLICE_X44Y12         FDCE (Recov_fdce_C_CLR)     -0.582    36.592    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         36.592    
                         arrival time                         -34.384    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@40.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        3.384ns  (logic 0.478ns (14.126%)  route 2.906ns (85.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.435ns = ( 30.898 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.075    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    27.608 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    29.263    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    29.359 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    30.898    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    31.376 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         2.906    34.282    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y11         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736    34.863 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.439    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.530 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.448    37.979    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]/C
                         clock pessimism             -0.589    37.390    
                         clock uncertainty           -0.215    37.175    
    SLICE_X44Y11         FDCE (Recov_fdce_C_CLR)     -0.582    36.593    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         36.593    
                         arrival time                         -34.282    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@40.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        3.384ns  (logic 0.478ns (14.126%)  route 2.906ns (85.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.435ns = ( 30.898 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.075    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    27.608 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    29.263    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    29.359 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    30.898    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    31.376 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         2.906    34.282    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y11         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736    34.863 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.439    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.530 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.448    37.979    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]/C
                         clock pessimism             -0.589    37.390    
                         clock uncertainty           -0.215    37.175    
    SLICE_X44Y11         FDCE (Recov_fdce_C_CLR)     -0.582    36.593    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         36.593    
                         arrival time                         -34.282    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@40.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@33.333ns)
  Data Path Delay:        3.384ns  (logic 0.478ns (14.126%)  route 2.906ns (85.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 37.979 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.435ns = ( 30.898 - 33.333 ) 
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    34.822 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.075    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    27.608 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    29.263    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    29.359 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    30.898    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    31.376 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         2.906    34.282    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y11         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.736    34.863 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    36.439    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.530 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          1.448    37.979    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[6]/C
                         clock pessimism             -0.589    37.390    
                         clock uncertainty           -0.215    37.175    
    SLICE_X44Y11         FDCE (Recov_fdce_C_CLR)     -0.582    36.593    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         36.593    
                         arrival time                         -34.282    
  -------------------------------------------------------------------
                         slack                                  2.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.148ns (11.016%)  route 1.196ns (88.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.196     0.798    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X45Y11         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]/C
                         clock pessimism              0.087    -0.214    
                         clock uncertainty            0.215     0.002    
    SLICE_X45Y11         FDCE (Remov_fdce_C_CLR)     -0.146    -0.144    QCS_4_Top_i/encoding_sequencer_2/inst/FSM_sequential_seq_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/CLR
                            (removal check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.148ns (11.016%)  route 1.196ns (88.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.196     0.798    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X45Y11         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg/C
                         clock pessimism              0.087    -0.214    
                         clock uncertainty            0.215     0.002    
    SLICE_X45Y11         FDCE (Remov_fdce_C_CLR)     -0.146    -0.144    QCS_4_Top_i/encoding_sequencer_2/inst/ch_a_reg_reg
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/CLR
                            (removal check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.148ns (11.016%)  route 1.196ns (88.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.196     0.798    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X45Y11         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X45Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg/C
                         clock pessimism              0.087    -0.214    
                         clock uncertainty            0.215     0.002    
    SLICE_X45Y11         FDCE (Remov_fdce_C_CLR)     -0.146    -0.144    QCS_4_Top_i/encoding_sequencer_2/inst/ch_b_reg_reg
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.148ns (10.980%)  route 1.200ns (89.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.200     0.803    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y11         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]/C
                         clock pessimism              0.087    -0.214    
                         clock uncertainty            0.215     0.002    
    SLICE_X44Y11         FDCE (Remov_fdce_C_CLR)     -0.146    -0.144    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.148ns (10.980%)  route 1.200ns (89.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.200     0.803    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y11         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]/C
                         clock pessimism              0.087    -0.214    
                         clock uncertainty            0.215     0.002    
    SLICE_X44Y11         FDCE (Remov_fdce_C_CLR)     -0.146    -0.144    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.148ns (10.980%)  route 1.200ns (89.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.200     0.803    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y11         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[6]/C
                         clock pessimism              0.087    -0.214    
                         clock uncertainty            0.215     0.002    
    SLICE_X44Y11         FDCE (Remov_fdce_C_CLR)     -0.146    -0.144    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.148ns (10.980%)  route 1.200ns (89.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.200     0.803    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y11         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.834    -0.300    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y11         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[7]/C
                         clock pessimism              0.087    -0.214    
                         clock uncertainty            0.215     0.002    
    SLICE_X44Y11         FDCE (Remov_fdce_C_CLR)     -0.146    -0.144    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.223     0.826    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y12         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.832    -0.302    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.215    -0.000    
    SLICE_X44Y12         FDCE (Remov_fdce_C_CLR)     -0.146    -0.146    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.223     0.826    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y12         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.832    -0.302    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.215    -0.000    
    SLICE_X44Y12         FDCE (Remov_fdce_C_CLR)     -0.146    -0.146    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out3_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.148ns (10.793%)  route 1.223ns (89.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.223     0.826    QCS_4_Top_i/encoding_sequencer_2/inst/rst
    SLICE_X44Y12         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out3_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=14, routed)          0.832    -0.302    QCS_4_Top_i/encoding_sequencer_2/inst/clk
    SLICE_X44Y12         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[9]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.215    -0.000    
    SLICE_X44Y12         FDCE (Remov_fdce_C_CLR)     -0.146    -0.146    QCS_4_Top_i/encoding_sequencer_2/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.972    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out4_QCS_4_Top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       27.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.502ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.478ns (9.663%)  route 4.468ns (90.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 31.313 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         4.468     2.511    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y10         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.449    31.313    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]/C
                         clock pessimism             -0.589    30.724    
                         clock uncertainty           -0.215    30.509    
    SLICE_X46Y10         FDCE (Recov_fdce_C_CLR)     -0.496    30.013    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         30.013    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 27.502    

Slack (MET) :             27.502ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.478ns (9.663%)  route 4.468ns (90.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 31.313 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         4.468     2.511    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y10         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.449    31.313    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]/C
                         clock pessimism             -0.589    30.724    
                         clock uncertainty           -0.215    30.509    
    SLICE_X46Y10         FDCE (Recov_fdce_C_CLR)     -0.496    30.013    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         30.013    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 27.502    

Slack (MET) :             27.502ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 0.478ns (9.663%)  route 4.468ns (90.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 31.313 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         4.468     2.511    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y10         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.449    31.313    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y10         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[9]/C
                         clock pessimism             -0.589    30.724    
                         clock uncertainty           -0.215    30.509    
    SLICE_X46Y10         FDCE (Recov_fdce_C_CLR)     -0.496    30.013    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         30.013    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 27.502    

Slack (MET) :             27.640ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.478ns (9.942%)  route 4.330ns (90.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 31.313 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         4.330     2.373    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y9          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.449    31.313    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]/C
                         clock pessimism             -0.589    30.724    
                         clock uncertainty           -0.215    30.509    
    SLICE_X46Y9          FDCE (Recov_fdce_C_CLR)     -0.496    30.013    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         30.013    
                         arrival time                          -2.373    
  -------------------------------------------------------------------
                         slack                                 27.640    

Slack (MET) :             27.640ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.478ns (9.942%)  route 4.330ns (90.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 31.313 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         4.330     2.373    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y9          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.449    31.313    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]/C
                         clock pessimism             -0.589    30.724    
                         clock uncertainty           -0.215    30.509    
    SLICE_X46Y9          FDCE (Recov_fdce_C_CLR)     -0.496    30.013    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         30.013    
                         arrival time                          -2.373    
  -------------------------------------------------------------------
                         slack                                 27.640    

Slack (MET) :             27.640ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.478ns (9.942%)  route 4.330ns (90.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 31.313 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         4.330     2.373    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y9          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.449    31.313    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[6]/C
                         clock pessimism             -0.589    30.724    
                         clock uncertainty           -0.215    30.509    
    SLICE_X46Y9          FDCE (Recov_fdce_C_CLR)     -0.496    30.013    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         30.013    
                         arrival time                          -2.373    
  -------------------------------------------------------------------
                         slack                                 27.640    

Slack (MET) :             27.640ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.478ns (9.942%)  route 4.330ns (90.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 31.313 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         4.330     2.373    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y9          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.449    31.313    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[7]/C
                         clock pessimism             -0.589    30.724    
                         clock uncertainty           -0.215    30.509    
    SLICE_X46Y9          FDCE (Recov_fdce_C_CLR)     -0.496    30.013    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         30.013    
                         arrival time                          -2.373    
  -------------------------------------------------------------------
                         slack                                 27.640    

Slack (MET) :             27.789ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.478ns (10.258%)  route 4.182ns (89.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 31.314 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         4.182     2.225    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y8          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.450    31.314    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/C
                         clock pessimism             -0.589    30.725    
                         clock uncertainty           -0.215    30.510    
    SLICE_X46Y8          FDCE (Recov_fdce_C_CLR)     -0.496    30.014    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         30.014    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                 27.789    

Slack (MET) :             27.789ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.478ns (10.258%)  route 4.182ns (89.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 31.314 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         4.182     2.225    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y8          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.450    31.314    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]/C
                         clock pessimism             -0.589    30.725    
                         clock uncertainty           -0.215    30.510    
    SLICE_X46Y8          FDCE (Recov_fdce_C_CLR)     -0.496    30.014    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         30.014    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                 27.789    

Slack (MET) :             27.789ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@33.333ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.478ns (10.258%)  route 4.182ns (89.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.019ns = ( 31.314 - 33.333 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         4.182     2.225    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y8          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    33.333    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    35.933    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.736    28.197 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    29.773    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    29.864 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          1.450    31.314    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[2]/C
                         clock pessimism             -0.589    30.725    
                         clock uncertainty           -0.215    30.510    
    SLICE_X46Y8          FDCE (Recov_fdce_C_CLR)     -0.496    30.014    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         30.014    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                 27.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.148ns (11.690%)  route 1.118ns (88.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.118     0.721    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y16         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.829    -0.305    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.215    -0.003    
    SLICE_X46Y16         FDCE (Remov_fdce_C_CLR)     -0.121    -0.124    QCS_4_Top_i/encoding_sequencer_3/inst/FSM_sequential_seq_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/CLR
                            (removal check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.148ns (11.690%)  route 1.118ns (88.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.118     0.721    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y16         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.829    -0.305    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.215    -0.003    
    SLICE_X46Y16         FDCE (Remov_fdce_C_CLR)     -0.121    -0.124    QCS_4_Top_i/encoding_sequencer_3/inst/ch_a_reg_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/CLR
                            (removal check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.148ns (11.690%)  route 1.118ns (88.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.118     0.721    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y16         FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.829    -0.305    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y16         FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg/C
                         clock pessimism              0.087    -0.219    
                         clock uncertainty            0.215    -0.003    
    SLICE_X46Y16         FDCE (Remov_fdce_C_CLR)     -0.121    -0.124    QCS_4_Top_i/encoding_sequencer_3/inst/ch_b_reg_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             1.566ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.148ns (7.427%)  route 1.845ns (92.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.845     1.448    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y8          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.835    -0.299    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]/C
                         clock pessimism              0.087    -0.213    
                         clock uncertainty            0.215     0.003    
    SLICE_X46Y8          FDCE (Remov_fdce_C_CLR)     -0.121    -0.118    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.566ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.148ns (7.427%)  route 1.845ns (92.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.845     1.448    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y8          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.835    -0.299    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]/C
                         clock pessimism              0.087    -0.213    
                         clock uncertainty            0.215     0.003    
    SLICE_X46Y8          FDCE (Remov_fdce_C_CLR)     -0.121    -0.118    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.566ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.148ns (7.427%)  route 1.845ns (92.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.845     1.448    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y8          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.835    -0.299    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[2]/C
                         clock pessimism              0.087    -0.213    
                         clock uncertainty            0.215     0.003    
    SLICE_X46Y8          FDCE (Remov_fdce_C_CLR)     -0.121    -0.118    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.566ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.148ns (7.427%)  route 1.845ns (92.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.845     1.448    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y8          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.835    -0.299    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y8          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]/C
                         clock pessimism              0.087    -0.213    
                         clock uncertainty            0.215     0.003    
    SLICE_X46Y8          FDCE (Remov_fdce_C_CLR)     -0.121    -0.118    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.148ns (7.198%)  route 1.908ns (92.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.908     1.511    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y9          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.835    -0.299    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]/C
                         clock pessimism              0.087    -0.213    
                         clock uncertainty            0.215     0.003    
    SLICE_X46Y9          FDCE (Remov_fdce_C_CLR)     -0.121    -0.118    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.148ns (7.198%)  route 1.908ns (92.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.908     1.511    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y9          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.835    -0.299    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]/C
                         clock pessimism              0.087    -0.213    
                         clock uncertainty            0.215     0.003    
    SLICE_X46Y9          FDCE (Remov_fdce_C_CLR)     -0.121    -0.118    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out4_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.148ns (7.198%)  route 1.908ns (92.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         1.908     1.511    QCS_4_Top_i/encoding_sequencer_3/inst/rst
    SLICE_X46Y9          FDCE                                         f  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out4_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=14, routed)          0.835    -0.299    QCS_4_Top_i/encoding_sequencer_3/inst/clk
    SLICE_X46Y9          FDCE                                         r  QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[6]/C
                         clock pessimism              0.087    -0.213    
                         clock uncertainty            0.215     0.003    
    SLICE_X46Y9          FDCE (Remov_fdce_C_CLR)     -0.121    -0.118    QCS_4_Top_i/encoding_sequencer_3/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  1.629    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out5_QCS_4_Top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/CLR
                            (recovery check against rising-edge clock clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@6.667ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.478ns (15.637%)  route 2.579ns (84.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 4.646 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.435ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         2.579     0.622    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/rst
    SLICE_X51Y16         FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.667    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.085 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.266    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.736     1.530 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576     3.106    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.197 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           1.448     4.646    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/clk
    SLICE_X51Y16         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
                         clock pessimism             -0.589     4.057    
                         clock uncertainty           -0.215     3.841    
    SLICE_X51Y16         FDCE (Recov_fdce_C_CLR)     -0.582     3.259    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1
  -------------------------------------------------------------------
                         required time                          3.259    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  2.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/CLR
                            (removal check against rising-edge clock clk_out5_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_QCS_4_Top_clk_wiz_0_0 rise@0.000ns - clk_out1_QCS_4_Top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.148ns (12.905%)  route 0.999ns (87.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         0.999     0.602    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/rst
    SLICE_X51Y16         FDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out5_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout5_buf/O
                         net (fo=9, routed)           0.832    -0.302    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/clk
    SLICE_X51Y16         FDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.215    -0.000    
    SLICE_X51Y16         FDCE (Remov_fdce_C_CLR)     -0.146    -0.146    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/rpm_lut_0/data[15]_INST_0_i_1
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.748    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.998ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.024ns (22.609%)  route 3.505ns (77.391%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.415     5.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.118     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.220     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y8          LUT1 (Prop_lut1_I0_O)        0.326     7.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.863     7.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.326    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X28Y8          FDCE (Recov_fdce_C_CLR)     -0.405    35.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.910    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                 27.998    

Slack (MET) :             28.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.024ns (22.806%)  route 3.466ns (77.194%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.415     5.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.118     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.220     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y8          LUT1 (Prop_lut1_I0_O)        0.326     7.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.824     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X28Y6          FDCE (Recov_fdce_C_CLR)     -0.405    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                 28.039    

Slack (MET) :             28.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.024ns (22.806%)  route 3.466ns (77.194%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.415     5.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.118     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.220     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y8          LUT1 (Prop_lut1_I0_O)        0.326     7.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.824     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X28Y6          FDCE (Recov_fdce_C_CLR)     -0.405    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                 28.039    

Slack (MET) :             28.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.024ns (22.806%)  route 3.466ns (77.194%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.415     5.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.118     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.220     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y8          LUT1 (Prop_lut1_I0_O)        0.326     7.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.824     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X28Y6          FDCE (Recov_fdce_C_CLR)     -0.405    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                 28.039    

Slack (MET) :             28.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.024ns (22.806%)  route 3.466ns (77.194%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 36.025 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.415     5.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.118     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.220     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y8          LUT1 (Prop_lut1_I0_O)        0.326     7.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.824     7.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y6          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.447    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y6          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.326    36.351    
                         clock uncertainty           -0.035    36.316    
    SLICE_X28Y6          FDCE (Recov_fdce_C_CLR)     -0.405    35.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.911    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                 28.039    

Slack (MET) :             28.079ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.024ns (23.019%)  route 3.424ns (76.981%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.415     5.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.118     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.220     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y8          LUT1 (Prop_lut1_I0_O)        0.326     7.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.326    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X28Y7          FDCE (Recov_fdce_C_CLR)     -0.405    35.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.910    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                 28.079    

Slack (MET) :             28.079ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.024ns (23.019%)  route 3.424ns (76.981%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.415     5.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.118     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.220     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y8          LUT1 (Prop_lut1_I0_O)        0.326     7.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.326    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X28Y7          FDCE (Recov_fdce_C_CLR)     -0.405    35.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.910    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                 28.079    

Slack (MET) :             28.079ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.024ns (23.019%)  route 3.424ns (76.981%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.415     5.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.118     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.220     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y8          LUT1 (Prop_lut1_I0_O)        0.326     7.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.326    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X28Y7          FDCE (Recov_fdce_C_CLR)     -0.405    35.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.910    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                 28.079    

Slack (MET) :             28.079ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.024ns (23.019%)  route 3.424ns (76.981%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.415     5.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.118     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.220     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y8          LUT1 (Prop_lut1_I0_O)        0.326     7.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X28Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X28Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.326    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X28Y7          FDCE (Recov_fdce_C_CLR)     -0.405    35.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.910    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                 28.079    

Slack (MET) :             28.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.024ns (23.042%)  route 3.420ns (76.958%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y18         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     3.838 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.007     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.124     4.970 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.415     5.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.118     5.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.220     6.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X15Y8          LUT1 (Prop_lut1_I0_O)        0.326     7.049 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.778     7.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.326    36.350    
                         clock uncertainty           -0.035    36.315    
    SLICE_X29Y7          FDCE (Recov_fdce_C_CLR)     -0.405    35.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.910    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                 28.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.672%)  route 0.334ns (70.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.334     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X36Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X36Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.114     1.537    
    SLICE_X36Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.672%)  route 0.334ns (70.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.334     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X36Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X36Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.114     1.537    
    SLICE_X36Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.672%)  route 0.334ns (70.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.334     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X36Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X36Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.114     1.537    
    SLICE_X36Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.672%)  route 0.334ns (70.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.334     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X36Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X36Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.114     1.537    
    SLICE_X36Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.672%)  route 0.334ns (70.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.334     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X36Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X36Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.114     1.537    
    SLICE_X36Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.672%)  route 0.334ns (70.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.334     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X36Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X36Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.114     1.537    
    SLICE_X36Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.672%)  route 0.334ns (70.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.334     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X36Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X36Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.114     1.537    
    SLICE_X36Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.672%)  route 0.334ns (70.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.334     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X36Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X36Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.114     1.537    
    SLICE_X36Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.844%)  route 0.131ns (48.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.343     1.307    
    SLICE_X35Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.844%)  route 0.131ns (48.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y7          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X35Y7          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y7          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.343     1.307    
    SLICE_X35Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.330    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.251ns  (logic 0.248ns (4.723%)  route 5.003ns (95.277%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.325     4.325    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X31Y79         LUT6 (Prop_lut6_I4_O)        0.124     4.449 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.678     5.127    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.251 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.251    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X31Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.424     2.938    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.249ns  (logic 0.248ns (4.725%)  route 5.001ns (95.275%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.325     4.325    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X31Y79         LUT6 (Prop_lut6_I4_O)        0.124     4.449 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.676     5.125    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.249 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     5.249    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X31Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.424     2.938    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.223ns  (logic 0.600ns (11.488%)  route 4.623ns (88.512%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.082     3.082    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X31Y77         LUT4 (Prop_lut4_I0_O)        0.124     3.206 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.720     3.926    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.150     4.076 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.821     4.897    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X32Y76         LUT6 (Prop_lut6_I4_O)        0.326     5.223 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.223    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X32Y76         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.420     2.934    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y76         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.757ns  (logic 0.248ns (5.214%)  route 4.509ns (94.786%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.133     3.133    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X32Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.257 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.996     4.253    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X31Y73         LUT3 (Prop_lut3_I2_O)        0.124     4.377 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.379     4.757    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X31Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.420     2.934    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 0.124ns (2.637%)  route 4.579ns (97.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.775     3.775    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124     3.899 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.804     4.703    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X30Y75         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.418     2.932    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y75         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 0.124ns (2.637%)  route 4.579ns (97.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.775     3.775    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124     3.899 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.804     4.703    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X30Y75         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.418     2.932    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y75         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.703ns  (logic 0.124ns (2.637%)  route 4.579ns (97.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.775     3.775    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124     3.899 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.804     4.703    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X30Y75         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.418     2.932    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y75         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 0.124ns (2.652%)  route 4.552ns (97.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.984     3.984    QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.108 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[5]_i_1/O
                         net (fo=1, routed)           0.569     4.676    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_1[0]
    SLICE_X32Y77         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.421     2.935    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y77         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.627ns  (logic 0.276ns (5.965%)  route 4.351ns (94.035%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.133     3.133    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X32Y79         LUT6 (Prop_lut6_I5_O)        0.124     3.257 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.217     4.475    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X31Y72         LUT5 (Prop_lut5_I3_O)        0.152     4.627 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000     4.627    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X31Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.421     2.935    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.606ns  (logic 0.124ns (2.692%)  route 4.482ns (97.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.775     3.775    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124     3.899 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.707     4.606    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X28Y76         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.422     2.936    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y76         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.000ns (0.000%)  route 0.698ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.698     0.698    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X29Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.597    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.000ns (0.000%)  route 0.797ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.797     0.797    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X28Y58         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.597    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y58         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.000ns (0.000%)  route 0.827ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.827     0.827    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X32Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.596    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.000ns (0.000%)  route 0.827ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.827     0.827    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X32Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.596    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.000ns (0.000%)  route 0.827ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.827     0.827    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X32Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.596    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.000ns (0.000%)  route 0.827ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.827     0.827    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X32Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.596    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.000ns (0.000%)  route 0.857ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.857     0.857    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X29Y58         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.597    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y58         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.000ns (0.000%)  route 0.857ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.857     0.857    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X29Y58         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.597    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y58         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.000ns (0.000%)  route 0.857ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.857     0.857    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X29Y58         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.597    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y58         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.000ns (0.000%)  route 0.857ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.857     0.857    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X29Y58         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.597    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y58         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.162ns  (logic 1.990ns (27.784%)  route 5.172ns (72.216%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT4 (Prop_lut4_I1_O)        0.326    21.542 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.446    21.988    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X33Y79         LUT5 (Prop_lut5_I4_O)        0.119    22.107 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.956    23.063    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.332    23.395 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.562    23.956    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X32Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.080 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.923    25.003    QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I0_O)        0.153    25.156 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.722    25.878    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.327    26.205 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    26.205    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X31Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.424     2.938    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.994ns  (logic 1.990ns (28.452%)  route 5.004ns (71.548%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT4 (Prop_lut4_I1_O)        0.326    21.542 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.446    21.988    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X33Y79         LUT5 (Prop_lut5_I4_O)        0.119    22.107 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.956    23.063    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.332    23.395 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.562    23.956    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X32Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.080 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.923    25.003    QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X32Y77         LUT2 (Prop_lut2_I0_O)        0.153    25.156 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.554    25.710    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.327    26.037 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.037    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X31Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.424     2.938    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.693ns  (logic 1.634ns (28.704%)  route 4.059ns (71.296%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT4 (Prop_lut4_I1_O)        0.326    21.542 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.446    21.988    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X33Y79         LUT5 (Prop_lut5_I4_O)        0.119    22.107 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.956    23.063    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.332    23.395 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.562    23.956    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X32Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.080 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.531    24.611    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I0_O)        0.124    24.735 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    24.735    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X32Y76         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.420     2.934    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y76         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.015ns  (logic 1.311ns (26.142%)  route 3.704ns (73.858%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT3 (Prop_lut3_I1_O)        0.354    21.570 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.290    21.860    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I5_O)        0.348    22.208 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.850    24.057    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc
    SLICE_X34Y60         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.432     2.946    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y60         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.015ns  (logic 1.311ns (26.142%)  route 3.704ns (73.858%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT3 (Prop_lut3_I1_O)        0.354    21.570 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.290    21.860    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I5_O)        0.348    22.208 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.850    24.057    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc
    SLICE_X34Y60         SRLC16E                                      r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.432     2.946    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X34Y60         SRLC16E                                      r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.726ns  (logic 1.311ns (27.741%)  route 3.415ns (72.259%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT3 (Prop_lut3_I1_O)        0.354    21.570 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.290    21.860    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I5_O)        0.348    22.208 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.561    23.768    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc
    SLICE_X34Y62         SRLC16E                                      r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.430     2.944    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X34Y62         SRLC16E                                      r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.598ns  (logic 1.311ns (28.515%)  route 3.287ns (71.485%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT3 (Prop_lut3_I1_O)        0.354    21.570 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.290    21.860    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I5_O)        0.348    22.208 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.433    23.640    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc
    SLICE_X34Y66         SRLC16E                                      r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.427     2.941    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X34Y66         SRLC16E                                      r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.575ns  (logic 1.311ns (28.657%)  route 3.264ns (71.343%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y80         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDCE (Prop_fdce_C_Q)         0.459    19.501 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.762    20.263    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.150    20.413 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.803    21.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X34Y79         LUT3 (Prop_lut3_I1_O)        0.354    21.570 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.290    21.860    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I5_O)        0.348    22.208 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.410    23.617    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc
    SLICE_X34Y63         SRLC16E                                      r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.429     2.943    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X34Y63         SRLC16E                                      r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.561ns  (logic 1.130ns (24.778%)  route 3.431ns (75.222%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.524    19.566 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.057    20.624    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.748 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.597    21.345    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.150    21.495 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.972    22.467    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.332    22.799 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.804    23.603    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X30Y75         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.418     2.932    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y75         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.561ns  (logic 1.130ns (24.778%)  route 3.431ns (75.222%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.376ns = ( 19.042 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.376    19.042    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.524    19.566 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.057    20.624    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.748 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.597    21.345    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.150    21.495 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.972    22.467    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.332    22.799 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.804    23.603    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X30Y75         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.424     1.424    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.515 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.418     2.932    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y75         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.734%)  route 0.212ns (53.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    0.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.846     0.846    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDRE (Prop_fdre_C_Q)         0.141     0.987 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.212     1.199    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X30Y78         LUT6 (Prop_lut6_I2_O)        0.045     1.244 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.244    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X30Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.817     1.585    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.045ns (4.009%)  route 1.077ns (95.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.869    17.535    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y80         LUT6 (Prop_lut6_I0_O)        0.045    17.580 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.209    17.789    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X28Y80         FDPE                                         f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.821     1.588    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y80         FDPE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.191ns (39.904%)  route 0.288ns (60.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.975ns = ( 17.642 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.975    17.642    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.146    17.788 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.135    17.923    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X31Y81         LUT6 (Prop_lut6_I1_O)        0.045    17.968 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.153    18.120    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X33Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.820     1.588    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.191ns (39.904%)  route 0.288ns (60.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.975ns = ( 17.642 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.975    17.642    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.146    17.788 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.135    17.923    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X31Y81         LUT6 (Prop_lut6_I1_O)        0.045    17.968 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.153    18.120    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X33Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.820     1.588    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.191ns (39.904%)  route 0.288ns (60.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.975ns = ( 17.642 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.975    17.642    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.146    17.788 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.135    17.923    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X31Y81         LUT6 (Prop_lut6_I1_O)        0.045    17.968 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.153    18.120    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X33Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.820     1.588    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.191ns (39.904%)  route 0.288ns (60.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.975ns = ( 17.642 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.975    17.642    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.146    17.788 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.135    17.923    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X31Y81         LUT6 (Prop_lut6_I1_O)        0.045    17.968 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.153    18.120    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X33Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.820     1.588    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.191ns (39.254%)  route 0.296ns (60.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.975ns = ( 17.642 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.975    17.642    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.146    17.788 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.296    18.083    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.045    18.128 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.128    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X28Y80         FDPE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.821     1.588    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y80         FDPE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.191ns (36.306%)  route 0.335ns (63.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    0.975ns = ( 17.642 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.975    17.642    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.146    17.788 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.224    18.012    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.045    18.057 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.111    18.168    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X29Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.820     1.587    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.191ns (36.306%)  route 0.335ns (63.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    0.975ns = ( 17.642 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.975    17.642    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.146    17.788 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.224    18.012    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.045    18.057 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.111    18.168    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X29Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.820     1.587    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.191ns (36.306%)  route 0.335ns (63.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    0.975ns = ( 17.642 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.975    17.642    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.146    17.788 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.224    18.012    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.045    18.057 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.111    18.168    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X29Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.820     1.587    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0
  To Clock:  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.538ns  (logic 0.511ns (33.226%)  route 1.027ns (66.774%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.817    -0.316    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X38Y80         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.204    -0.112 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=425, routed)         1.027     0.915    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/sync_reset
    SLICE_X41Y67         LUT2 (Prop_lut2_I0_O)        0.056     0.971 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__65/O
                         net (fo=1, routed)           0.000     0.971    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/lopt_9
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.151     1.122 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     1.122    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     1.222 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     1.222    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X41Y68         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.219    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X41Y68         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.231ns (16.631%)  route 1.158ns (83.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.813    -0.321    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X40Y75         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.175    -0.146 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=27, routed)          0.866     0.720    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid
    SLICE_X45Y76         LUT5 (Prop_lut5_I1_O)        0.056     0.776 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.292     1.068    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X34Y75         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.547     1.212    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y75         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.204ns (16.389%)  route 1.041ns (83.611%))
  Logic Levels:           0  
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.817    -0.316    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X38Y80         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.204    -0.112 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=425, routed)         1.041     0.928    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X33Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.549     1.214    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.175ns (30.186%)  route 0.405ns (69.814%))
  Logic Levels:           0  
  Clock Path Skew:        1.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.822    -0.311    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X33Y64         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.175    -0.136 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.405     0.268    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[12]
    SLICE_X32Y65         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.222    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y65         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.175ns (31.174%)  route 0.386ns (68.826%))
  Logic Levels:           0  
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.816    -0.318    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X39Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.175    -0.143 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/Q
                         net (fo=39, routed)          0.386     0.243    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X33Y76         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.549     1.214    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X33Y76         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.175ns (33.612%)  route 0.346ns (66.388%))
  Logic Levels:           0  
  Clock Path Skew:        1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.817    -0.316    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X33Y69         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.175    -0.141 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.346     0.204    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[32]
    SLICE_X32Y65         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.222    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y65         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.175ns (34.254%)  route 0.336ns (65.746%))
  Logic Levels:           0  
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.826    -0.307    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X33Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.175    -0.132 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[26]/Q
                         net (fo=1, routed)           0.336     0.204    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[26]
    SLICE_X32Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.225    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.175ns (34.245%)  route 0.336ns (65.755%))
  Logic Levels:           0  
  Clock Path Skew:        1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.822    -0.311    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y63         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.175    -0.136 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/Q
                         net (fo=1, routed)           0.336     0.200    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[17]
    SLICE_X28Y61         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.224    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y61         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.175ns (35.378%)  route 0.320ns (64.622%))
  Logic Levels:           0  
  Clock Path Skew:        1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    -0.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.812    -0.321    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X37Y76         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.175    -0.146 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/Q
                         net (fo=2, routed)           0.320     0.173    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X33Y74         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.548     1.213    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y74         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.204ns (43.964%)  route 0.260ns (56.036%))
  Logic Levels:           0  
  Clock Path Skew:        1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.819    -0.314    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X30Y67         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.204    -0.110 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.260     0.150    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[7]
    SLICE_X29Y66         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.221    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y66         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.167%)  route 0.286ns (43.833%))
  Logic Levels:           0  
  Clock Path Skew:        5.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    -2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.427    -2.043    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y63         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.676 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.286    -1.389    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[14]
    SLICE_X29Y63         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.549     3.301    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y63         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.167%)  route 0.286ns (43.833%))
  Logic Levels:           0  
  Clock Path Skew:        5.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    -2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.427    -2.043    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y64         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.367    -1.676 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.286    -1.389    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[9]
    SLICE_X29Y64         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.549     3.301    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y64         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.661ns  (logic 0.367ns (55.516%)  route 0.294ns (44.484%))
  Logic Levels:           0  
  Clock Path Skew:        5.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.305ns
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.430    -2.040    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.673 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.294    -1.379    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[22]
    SLICE_X29Y58         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.305    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y58         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.642%)  route 0.317ns (46.358%))
  Logic Levels:           0  
  Clock Path Skew:        5.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    -2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.421    -2.049    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y69         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.367    -1.682 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.317    -1.365    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[1]
    SLICE_X30Y69         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.541     3.293    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X30Y69         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.642%)  route 0.317ns (46.358%))
  Logic Levels:           0  
  Clock Path Skew:        5.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.303ns
    Source Clock Delay      (SCD):    -2.040ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.430    -2.040    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X33Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.367    -1.673 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/Q
                         net (fo=1, routed)           0.317    -1.356    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[27]
    SLICE_X32Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.551     3.303    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y59         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.418ns (59.341%)  route 0.286ns (40.659%))
  Logic Levels:           0  
  Clock Path Skew:        5.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    -2.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.416    -2.054    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X34Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.418    -1.636 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.286    -1.349    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit
    SLICE_X33Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.535     3.287    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.716ns  (logic 0.418ns (58.374%)  route 0.298ns (41.626%))
  Logic Levels:           0  
  Clock Path Skew:        5.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    -2.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.416    -2.054    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X34Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.418    -1.636 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/Q
                         net (fo=1, routed)           0.298    -1.338    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1
    SLICE_X33Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.535     3.287    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.367ns (49.911%)  route 0.368ns (50.089%))
  Logic Levels:           0  
  Clock Path Skew:        5.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.425    -2.045    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y66         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.367    -1.678 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/Q
                         net (fo=1, routed)           0.368    -1.310    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[11]
    SLICE_X29Y66         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.546     3.298    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y66         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.760ns  (logic 0.367ns (48.260%)  route 0.393ns (51.740%))
  Logic Levels:           0  
  Clock Path Skew:        5.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    -2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.421    -2.049    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X32Y69         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.367    -1.682 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.393    -1.288    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[3]
    SLICE_X30Y69         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.541     3.293    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X30Y69         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.764ns  (logic 0.367ns (48.028%)  route 0.397ns (51.972%))
  Logic Levels:           0  
  Clock Path Skew:        5.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    -2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.421    -2.049    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y69         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.367    -1.682 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[0]/Q
                         net (fo=1, routed)           0.397    -1.285    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]
    SLICE_X31Y71         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.539     3.291    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y71         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 0.124ns (2.920%)  route 4.123ns (97.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.488     3.488    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.612 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.636     4.247    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.008    18.674    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 0.124ns (2.920%)  route 4.123ns (97.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.488     3.488    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.612 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.636     4.247    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.008    18.674    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 0.124ns (2.920%)  route 4.123ns (97.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.488     3.488    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.612 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.636     4.247    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.008    18.674    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.087ns  (logic 0.124ns (3.034%)  route 3.963ns (96.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.488     3.488    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.612 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.475     4.087    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.955    18.622    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.087ns  (logic 0.124ns (3.034%)  route 3.963ns (96.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.488     3.488    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.612 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.475     4.087    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.955    18.622    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.087ns  (logic 0.124ns (3.034%)  route 3.963ns (96.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.488     3.488    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.612 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.475     4.087    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.955    18.622    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.087ns  (logic 0.124ns (3.034%)  route 3.963ns (96.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.488     3.488    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.612 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.475     4.087    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.955    18.622    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.087ns  (logic 0.124ns (3.034%)  route 3.963ns (96.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.488     3.488    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.124     3.612 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.475     4.087    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.955    18.622    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.983ns  (logic 0.152ns (3.817%)  route 3.831ns (96.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.488     3.488    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.152     3.640 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.343     3.983    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X32Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.885     1.885    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.983ns  (logic 0.152ns (3.817%)  route 3.831ns (96.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.488     3.488    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.152     3.640 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.343     3.983    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X32Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.885     1.885    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.045ns (3.311%)  route 1.314ns (96.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.139     1.139    QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X32Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.184 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.175     1.359    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X31Y81         FDCE                                         f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.139    17.806    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.045ns (3.311%)  route 1.314ns (96.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.139     1.139    QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X32Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.184 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.175     1.359    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X31Y81         FDCE                                         f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.139    17.806    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (removal check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.045ns (3.311%)  route 1.314ns (96.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.139     1.139    QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X32Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.184 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.175     1.359    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X31Y81         FDCE                                         f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.139    17.806    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (removal check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.045ns (3.311%)  route 1.314ns (96.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.139     1.139    QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X32Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.184 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.175     1.359    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X31Y81         FDCE                                         f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.139    17.806    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.045ns (3.257%)  route 1.337ns (96.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.139     1.139    QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X32Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.184 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.198     1.382    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X32Y81         FDCE                                         f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.000     1.000    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.045ns (3.257%)  route 1.337ns (96.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.139     1.139    QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X32Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.184 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.198     1.382    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X32Y81         FDCE                                         f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.000     1.000    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.045ns (3.257%)  route 1.337ns (96.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.139     1.139    QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X32Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.184 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.198     1.382    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X32Y81         FDCE                                         f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.000     1.000    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.045ns (3.257%)  route 1.337ns (96.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.139     1.139    QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X32Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.184 f  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.198     1.382    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X32Y81         FDCE                                         f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.000     1.000    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.044ns (2.814%)  route 1.520ns (97.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.416     1.416    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.044     1.460 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.104     1.564    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X32Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.000     1.000    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.044ns (2.814%)  route 1.520ns (97.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.416     1.416    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.044     1.460 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.104     1.564    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X32Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.000     1.000    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.773ns  (logic 1.120ns (23.464%)  route 3.653ns (76.536%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.539     3.291    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.809 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.984     4.793    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.152     4.945 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.627     5.572    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.898 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.847     6.745    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X33Y79         LUT5 (Prop_lut5_I4_O)        0.124     6.869 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.195     8.064    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X31Y62         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.586     1.586    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X31Y62         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.632ns  (logic 1.120ns (24.179%)  route 3.512ns (75.821%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.539     3.291    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.809 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.984     4.793    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.152     4.945 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.627     5.572    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.898 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.847     6.745    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X33Y79         LUT5 (Prop_lut5_I4_O)        0.124     6.869 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           1.054     7.923    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X30Y64         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.522     1.522    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X30Y64         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.931ns  (logic 1.120ns (28.494%)  route 2.811ns (71.506%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.539     3.291    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.809 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.984     4.793    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.152     4.945 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.627     5.572    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.898 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445     6.343    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124     6.467 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.754     7.221    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X36Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.763     1.763    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.931ns  (logic 1.120ns (28.494%)  route 2.811ns (71.506%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.539     3.291    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.809 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.984     4.793    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.152     4.945 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.627     5.572    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.898 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445     6.343    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124     6.467 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.754     7.221    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X36Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.763     1.763    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 1.120ns (28.687%)  route 2.784ns (71.313%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.539     3.291    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.809 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.984     4.793    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.152     4.945 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.627     5.572    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.898 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445     6.343    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124     6.467 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.728     7.195    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X38Y75         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.927     1.927    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X38Y75         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 1.120ns (29.326%)  route 2.699ns (70.674%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.539     3.291    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.809 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.984     4.793    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.152     4.945 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.627     5.572    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.898 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445     6.343    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124     6.467 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.643     7.110    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X37Y77         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.831     1.831    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y77         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.707ns  (logic 1.120ns (30.215%)  route 2.587ns (69.785%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.539     3.291    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.809 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.984     4.793    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.152     4.945 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.627     5.572    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.898 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445     6.343    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124     6.467 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.530     6.997    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X38Y78         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.775     1.775    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X38Y78         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.700ns  (logic 1.120ns (30.274%)  route 2.580ns (69.726%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.539     3.291    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.809 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.984     4.793    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.152     4.945 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.627     5.572    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.898 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445     6.343    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124     6.467 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.523     6.990    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.948     1.948    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.700ns  (logic 1.120ns (30.274%)  route 2.580ns (69.726%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.539     3.291    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.809 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.984     4.793    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.152     4.945 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.627     5.572    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.898 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445     6.343    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124     6.467 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.523     6.990    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.948     1.948    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.700ns  (logic 1.120ns (30.274%)  route 2.580ns (69.726%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.539     3.291    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.809 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.984     4.793    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.152     4.945 f  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.627     5.572    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X34Y79         LUT4 (Prop_lut4_I3_O)        0.326     5.898 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445     6.343    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124     6.467 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.523     6.990    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.948     1.948    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.454%)  route 0.113ns (44.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.551     1.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X36Y77         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     1.357 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.113     1.471    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X38Y78         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.946     0.946    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X38Y78         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.152%)  route 0.132ns (50.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.551     1.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X36Y77         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.128     1.344 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.132     1.477    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.038     1.038    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.768%)  route 0.131ns (48.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.551     1.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X36Y77         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141     1.357 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.131     1.489    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[22]
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.038     1.038    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.703%)  route 0.132ns (48.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.552     1.217    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.358 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.132     1.490    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X30Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.058     1.058    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.796%)  route 0.186ns (59.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.552     1.217    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.128     1.345 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.186     1.531    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X30Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.058     1.058    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.694%)  route 0.194ns (60.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.551     1.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X36Y77         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.128     1.344 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.194     1.539    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.038     1.038    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.764%)  route 0.202ns (61.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.552     1.217    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.128     1.345 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.202     1.548    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X30Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.058     1.058    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.566%)  route 0.198ns (58.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.552     1.217    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X29Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.358 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.198     1.557    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X30Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.058     1.058    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y79         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.139%)  route 0.229ns (61.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.548     1.213    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X36Y74         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.354 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.229     1.583    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X37Y77         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.973     0.973    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y77         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.732%)  route 0.233ns (62.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.219    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X33Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDCE (Prop_fdce_C_Q)         0.141     1.360 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.233     1.593    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X32Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.000     1.000    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y81         FDCE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0
  To Clock:  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.231ns (27.111%)  route 0.621ns (72.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.815    -0.319    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y76         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.175    -0.144 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=7, routed)           0.320     0.176    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Area_Debug_Control.Force_Stop_Handle.force_stop_cmd_1_reg
    SLICE_X40Y76         LUT2 (Prop_lut2_I0_O)        0.056     0.232 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.301     0.533    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X38Y75         FDCE                                         f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.883     0.883    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X38Y75         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.231ns (30.700%)  route 0.521ns (69.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.814    -0.319    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X39Y77         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.175    -0.144 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.254     0.109    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/normal_stop_cmd_i
    SLICE_X39Y76         LUT2 (Prop_lut2_I1_O)        0.056     0.165 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.268     0.433    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X37Y77         FDCE                                         f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.818     0.818    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y77         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.204ns (36.491%)  route 0.355ns (63.509%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.817    -0.317    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X38Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.204    -0.113 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.355     0.242    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X38Y78         FDCE                                         f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.793     0.793    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X38Y78         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.175ns (38.828%)  route 0.276ns (61.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.826    -0.308    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y61         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.175    -0.133 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.276     0.142    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X30Y64         FDCE                                         f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.662     0.662    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X30Y64         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.175ns (39.606%)  route 0.267ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        1.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.817    -0.317    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X36Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.142 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.267     0.125    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X35Y78         FDCE                                         f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.880     0.880    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X35Y78         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.175ns (54.445%)  route 0.146ns (45.555%))
  Logic Levels:           0  
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.826    -0.308    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y61         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.175    -0.133 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.146     0.013    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X31Y62         FDCE                                         f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.711     0.711    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X31Y62         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.367ns (55.570%)  route 0.293ns (44.430%))
  Logic Levels:           0  
  Clock Path Skew:        3.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.429    -2.041    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y61         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.367    -1.674 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.293    -1.380    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X31Y62         FDCE                                         f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.889     1.889    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X31Y62         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.894ns  (logic 0.367ns (41.065%)  route 0.527ns (58.935%))
  Logic Levels:           0  
  Clock Path Skew:        3.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.429    -2.041    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y61         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.367    -1.674 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.527    -1.147    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X30Y64         FDCE                                         f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.813     1.813    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X30Y64         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.907ns  (logic 0.367ns (40.470%)  route 0.540ns (59.530%))
  Logic Levels:           0  
  Clock Path Skew:        4.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    -2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.421    -2.049    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X36Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.682 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.540    -1.142    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X35Y78         FDCE                                         f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.310     2.310    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X35Y78         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.141ns  (logic 0.418ns (36.633%)  route 0.723ns (63.367%))
  Logic Levels:           0  
  Clock Path Skew:        4.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    -2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.421    -2.049    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X38Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.418    -1.631 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.723    -0.908    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X38Y78         FDCE                                         f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.116     2.116    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X38Y78         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.328ns  (logic 0.467ns (35.176%)  route 0.861ns (64.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    -2.051ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.419    -2.051    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X40Y76         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.367    -1.684 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=3, routed)           0.283    -1.401    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X39Y76         LUT2 (Prop_lut2_I0_O)        0.100    -1.301 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.578    -0.723    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X37Y77         FDCE                                         f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.182     2.182    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y77         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.529ns  (logic 0.467ns (30.545%)  route 1.062ns (69.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.423    -2.047    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X40Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.680 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=7, routed)           0.418    -1.262    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Area_Debug_Control.Force_Stop_Handle.force_stop_cmd_1_reg_0
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.100    -1.162 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.644    -0.518    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X38Y75         FDCE                                         f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.293     2.293    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X38Y75         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.009ns  (logic 1.539ns (30.721%)  route 3.470ns (69.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.470     5.009    QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X30Y56         FDRE                                         r  QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.432    -2.038    QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y56         FDRE                                         r  QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.385ns  (logic 1.638ns (48.370%)  route 1.748ns (51.630%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.748     3.261    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X50Y79         LUT2 (Prop_lut2_I1_O)        0.124     3.385 r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.385    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y79         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.428    -2.042    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y79         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.326ns (29.616%)  route 0.775ns (70.384%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  reset_IBUF_inst/O
                         net (fo=2, routed)           0.775     1.056    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X50Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.101 r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.101    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y79         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.822    -0.312    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y79         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.306ns (16.702%)  route 1.526ns (83.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.526     1.832    QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X30Y56         FDRE                                         r  QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.827    -0.306    QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y56         FDRE                                         r  QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.633ns  (logic 3.381ns (60.025%)  route 2.252ns (39.975%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -5.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.550     3.302    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y60         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.919 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.691     5.610    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.470 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.470    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.584 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.584    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.877 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.825     7.701    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.373     8.074 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.736     8.810    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.124     8.934 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__1/O
                         net (fo=1, routed)           0.000     8.934    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X39Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.420    -2.050    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X39Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 3.257ns (60.176%)  route 2.155ns (39.824%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -5.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.550     3.302    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y60         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.919 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.691     5.610    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.470 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.470    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.584 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.584    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.877 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.825     7.701    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.373     8.074 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.640     8.714    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X41Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.422    -2.048    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X41Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.297ns  (logic 3.257ns (61.489%)  route 2.040ns (38.511%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -5.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.550     3.302    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y60         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.919 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.691     5.610    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.470 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.470    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.584 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.584    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.877 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.825     7.701    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.373     8.074 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.524     8.599    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X38Y76         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.417    -2.053    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X38Y76         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.575ns  (logic 2.884ns (80.674%)  route 0.691ns (19.326%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -5.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.550     3.302    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y60         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.919 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.691     5.610    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.470 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.470    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.584 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.584    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.877 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.877    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X35Y67         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.423    -2.047    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X35Y67         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.719ns  (logic 0.580ns (21.331%)  route 2.139ns (78.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.540     3.292    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     3.748 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/Q
                         net (fo=2, routed)           0.985     4.733    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X43Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.857 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           1.154     6.011    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Y[0]
    SLICE_X38Y61         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.429    -2.041    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Clk
    SLICE_X38Y61         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.649ns  (logic 0.746ns (28.163%)  route 1.903ns (71.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.535     3.287    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X36Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.419     3.706 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           0.998     4.704    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X37Y72         LUT5 (Prop_lut5_I1_O)        0.327     5.031 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.905     5.936    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Y[0]
    SLICE_X42Y68         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.424    -2.046    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Clk
    SLICE_X42Y68         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.646ns  (logic 0.664ns (25.093%)  route 1.982ns (74.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    3.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.536     3.288    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X38Y77         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.806 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           1.083     4.889    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X38Y77         LUT5 (Prop_lut5_I1_O)        0.146     5.035 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.899     5.934    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Y[0]
    SLICE_X42Y75         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.417    -2.053    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Clk
    SLICE_X42Y75         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.591ns  (logic 0.580ns (22.389%)  route 2.011ns (77.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.541     3.293    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.858     4.607    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.124     4.731 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           1.152     5.883    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Y[0]
    SLICE_X38Y61         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.429    -2.041    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Clk
    SLICE_X38Y61         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.575ns  (logic 0.608ns (23.607%)  route 1.967ns (76.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.541     3.293    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     3.749 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           1.082     4.831    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y79         LUT5 (Prop_lut5_I1_O)        0.152     4.983 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.885     5.868    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Y[0]
    SLICE_X38Y73         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.417    -2.053    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Clk
    SLICE_X38Y73         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.496ns  (logic 0.744ns (29.810%)  route 1.752ns (70.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -5.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.656     1.656    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.752 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.540     3.292    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.419     3.711 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           1.109     4.820    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y78         LUT5 (Prop_lut5_I1_O)        0.325     5.145 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.643     5.788    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Y[0]
    SLICE_X42Y75         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.417    -2.053    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Clk
    SLICE_X42Y75         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.844%)  route 0.173ns (55.156%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.552     1.217    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y80         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.358 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.173     1.532    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X34Y80         FDCE                                         f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.817    -0.317    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X34Y80         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.781%)  route 0.174ns (55.219%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.552     1.217    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X41Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.141     1.358 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.174     1.532    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X40Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.818    -0.316    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X40Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.216%)  route 0.211ns (58.784%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.551     1.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.148     1.364 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.211     1.575    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X37Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.816    -0.318    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X37Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.977%)  route 0.346ns (65.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.549     1.214    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X36Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.141     1.355 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.193     1.548    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.593 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.153     1.746    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Y[0]
    SLICE_X38Y72         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.814    -0.319    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Clk
    SLICE_X38Y72         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.848%)  route 0.364ns (66.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.550     1.215    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y76         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141     1.356 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/Q
                         net (fo=2, routed)           0.262     1.619    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.664 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.101     1.765    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Y[0]
    SLICE_X46Y76         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.815    -0.319    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Clk
    SLICE_X46Y76         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.185ns (32.556%)  route 0.383ns (67.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.224    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y60         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.365 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.219     1.585    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X37Y60         LUT5 (Prop_lut5_I1_O)        0.044     1.629 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.164     1.793    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Y[0]
    SLICE_X38Y61         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.826    -0.308    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Clk
    SLICE_X38Y61         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.181%)  route 0.411ns (68.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.224    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y60         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.365 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           0.195     1.561    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X37Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.606 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.215     1.821    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Y[0]
    SLICE_X38Y57         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.826    -0.307    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Clk
    SLICE_X38Y57         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.700%)  route 0.440ns (70.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.551     1.216    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.357 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/Q
                         net (fo=2, routed)           0.279     1.637    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X37Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.682 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.161     1.843    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Y[0]
    SLICE_X38Y72         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.814    -0.319    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Clk
    SLICE_X38Y72         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.205%)  route 0.451ns (70.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.224    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y61         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141     1.365 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           0.283     1.648    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.693 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.168     1.861    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Y[0]
    SLICE_X34Y61         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.825    -0.309    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Clk
    SLICE_X34Y61         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.223%)  route 0.473ns (71.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  QCS_4_Top_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.549     1.214    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X36Y73         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.141     1.355 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.317     1.672    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.717 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.156     1.873    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Y[0]
    SLICE_X38Y72         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.814    -0.319    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Clk
    SLICE_X38Y72         SRL16E                                       r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.861ns  (logic 0.580ns (31.161%)  route 1.281ns (68.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.253     2.253    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.456     2.709 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           1.281     3.990    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X50Y79         LUT2 (Prop_lut2_I0_O)        0.124     4.114 r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.114    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y79         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.428    -2.042    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y79         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.432ns  (logic 1.940ns (43.775%)  route 2.492ns (56.225%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.322     2.322    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     2.778 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.931     3.709    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.289 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.289    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.403 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.403    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.696 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.825     5.520    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.373     5.893 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.736     6.629    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_0
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.753 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__1/O
                         net (fo=1, routed)           0.000     6.753    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X39Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.420    -2.050    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X39Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.212ns  (logic 1.816ns (43.119%)  route 2.396ns (56.881%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.322     2.322    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     2.778 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.931     3.709    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.289 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.289    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.403 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.403    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.696 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.825     5.520    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.373     5.893 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.640     6.533    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X41Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.422    -2.048    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X41Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 1.816ns (44.336%)  route 2.280ns (55.664%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.322     2.322    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     2.778 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.931     3.709    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.289 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.289    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.403 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.403    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.696 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.825     5.520    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.373     5.893 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.524     6.418    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X38Y76         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.417    -2.053    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X38Y76         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 0.828ns (30.119%)  route 1.921ns (69.881%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -4.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.105     2.105    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.456     2.561 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.861     3.422    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Using_FPGA.Native_1
    SLICE_X36Y72         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Using_FPGA.Native_i_6__0/O
                         net (fo=2, routed)           0.763     4.309    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1_1
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.433 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=1, routed)           0.298     4.730    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2_n_0
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.124     4.854 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     4.854    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X39Y77         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.418    -2.052    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X39Y77         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.374ns  (logic 1.443ns (60.783%)  route 0.931ns (39.217%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.322     2.322    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     2.778 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.931     3.709    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.289 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.289    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.403 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.403    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.696 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     4.696    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X35Y67         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.423    -2.047    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X35Y67         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 0.610ns (27.205%)  route 1.632ns (72.795%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.322     2.322    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     2.778 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.016     3.793    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X37Y78         LUT4 (Prop_lut4_I2_O)        0.154     3.947 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85/O
                         net (fo=1, routed)           0.617     4.564    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0
    SLICE_X39Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.420    -2.050    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X39Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.219ns  (logic 0.580ns (26.137%)  route 1.639ns (73.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.322     2.322    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     2.778 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.016     3.793    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X37Y78         LUT5 (Prop_lut5_I2_O)        0.124     3.917 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.624     4.541    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X38Y76         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.417    -2.053    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X38Y76         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.815ns  (logic 0.580ns (31.962%)  route 1.235ns (68.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.322     2.322    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     2.778 f  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.701     3.479    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X37Y78         LUT5 (Prop_lut5_I2_O)        0.124     3.603 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.533     4.136    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X41Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.422    -2.048    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X41Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.573ns  (logic 0.580ns (36.884%)  route 0.993ns (63.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.322     2.322    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     2.778 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.993     3.770    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X37Y79         LUT5 (Prop_lut5_I1_O)        0.124     3.894 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     3.894    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X37Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.421    -2.049    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X37Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.446%)  route 0.517ns (73.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.874     0.874    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y78         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     1.015 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.517     1.532    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X50Y79         LUT2 (Prop_lut2_I0_O)        0.045     1.577 r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.577    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y79         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.822    -0.312    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y79         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.243%)  route 0.171ns (54.757%))
  Logic Levels:           0  
  Clock Path Skew:        -1.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.711     0.711    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X31Y62         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.141     0.852 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.171     1.023    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X31Y61         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.826    -0.308    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X31Y61         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.214%)  route 0.224ns (57.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.662     0.662    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X30Y64         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.164     0.826 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.224     1.051    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X28Y66         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.822    -0.312    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X28Y66         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.766%)  route 0.154ns (52.234%))
  Logic Levels:           0  
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.763     0.763    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     0.904 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.154     1.058    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X35Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.813    -0.320    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X35Y72         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.350%)  route 0.149ns (47.650%))
  Logic Levels:           0  
  Clock Path Skew:        -1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.793     0.793    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X38Y78         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDCE (Prop_fdce_C_Q)         0.164     0.957 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.149     1.106    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X37Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.817    -0.317    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X37Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.369%)  route 0.217ns (60.631%))
  Logic Levels:           0  
  Clock Path Skew:        -1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.818     0.818    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y77         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDCE (Prop_fdce_C_Q)         0.141     0.959 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.217     1.176    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X39Y77         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.814    -0.319    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X39Y77         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.549%)  route 0.216ns (60.451%))
  Logic Levels:           0  
  Clock Path Skew:        -1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.880     0.880    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X35Y78         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141     1.021 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.216     1.236    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X36Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.817    -0.317    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X36Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.912%)  route 0.280ns (60.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.873     0.873    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X36Y78         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.141     1.014 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.280     1.294    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X37Y79         LUT4 (Prop_lut4_I0_O)        0.045     1.339 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.339    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X37Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.817    -0.317    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X37Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.254%)  route 0.300ns (61.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.858     0.858    QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y80         FDRE                                         r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     0.999 r  QCS_4_Top_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.300     1.300    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X38Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.345 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.345    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X38Y80         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.817    -0.316    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X38Y80         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.388%)  route 0.313ns (65.612%))
  Logic Levels:           0  
  Clock Path Skew:        -1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  QCS_4_Top_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.883     0.883    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X38Y75         FDCE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDCE (Prop_fdce_C_Q)         0.164     1.047 r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.313     1.360    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X40Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.818    -0.316    QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X40Y79         FDRE                                         r  QCS_4_Top_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0
  To Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0

Max Delay           107 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 2.367ns (51.111%)  route 2.264ns (48.889%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns
    Source Clock Delay      (SCD):    -2.419ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.555    -2.419    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X56Y23         SRL16E                                       r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617    -0.802 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/Q
                         net (fo=1, routed)           0.761    -0.040    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[3]
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600     0.560 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.120     1.680    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X57Y21         LUT2 (Prop_lut2_I1_O)        0.150     1.830 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.382     2.213    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X57Y22         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.442    -2.027    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X57Y22         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.550ns  (logic 2.500ns (54.942%)  route 2.050ns (45.058%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.619    -2.355    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X60Y25         SRL16E                                       r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632    -0.723 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.647    -0.076    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X60Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     0.668 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.403     2.072    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X57Y21         LUT2 (Prop_lut2_I1_O)        0.124     2.196 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     2.196    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X57Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.444    -2.025    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X57Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.370ns  (logic 2.500ns (57.207%)  route 1.870ns (42.793%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.631    -2.343    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X60Y16         SRL16E                                       r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632    -0.711 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.695    -0.016    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X60Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     0.728 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.175     1.904    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X57Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.028 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     2.028    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X57Y20         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.445    -2.024    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X57Y20         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.619ns  (logic 1.780ns (49.191%)  route 1.839ns (50.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.559    -2.415    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X56Y21         SRLC32E                                      r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628    -0.787 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.808     0.022    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.152     0.174 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.030     1.204    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X61Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.509    -1.960    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X61Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.619ns  (logic 1.780ns (49.191%)  route 1.839ns (50.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.559    -2.415    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X56Y21         SRLC32E                                      r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628    -0.787 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.808     0.022    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.152     0.174 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.030     1.204    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X61Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.509    -1.960    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X61Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.619ns  (logic 1.780ns (49.191%)  route 1.839ns (50.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.559    -2.415    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X56Y21         SRLC32E                                      r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628    -0.787 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.808     0.022    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.152     0.174 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.030     1.204    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X61Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.509    -1.960    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X61Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.619ns  (logic 1.780ns (49.191%)  route 1.839ns (50.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.559    -2.415    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X56Y21         SRLC32E                                      r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628    -0.787 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.808     0.022    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.152     0.174 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.030     1.204    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X61Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.509    -1.960    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X61Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.619ns  (logic 1.780ns (49.191%)  route 1.839ns (50.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.559    -2.415    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X56Y21         SRLC32E                                      r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628    -0.787 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.808     0.022    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.152     0.174 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          1.030     1.204    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X61Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.509    -1.960    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X61Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.666ns (49.251%)  route 0.686ns (50.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.827    -0.307    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X56Y21         SRLC32E                                      r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.610     0.303 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.335     0.638    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.056     0.694 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.351     1.045    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X59Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.586    -0.509    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X59Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.666ns (49.251%)  route 0.686ns (50.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.827    -0.307    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X56Y21         SRLC32E                                      r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.610     0.303 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.335     0.638    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.056     0.694 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=10, routed)          0.351     1.045    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X59Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.586    -0.509    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X59Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.623ns  (logic 0.367ns (58.882%)  route 0.256ns (41.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.419ns
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.439    -2.030    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X49Y26         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.367    -1.663 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/Q
                         net (fo=2, routed)           0.256    -1.407    QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in[5]
    SLICE_X49Y27         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.555    -2.419    QCS_4_Top_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X49Y27         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[5]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.672ns  (logic 0.418ns (62.174%)  route 0.254ns (37.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.425ns
    Source Clock Delay      (SCD):    -2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.434    -2.035    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X46Y25         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.418    -1.617 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.254    -1.363    QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in[2]
    SLICE_X45Y25         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.549    -2.425    QCS_4_Top_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X45Y25         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[2]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.594ns  (logic 0.367ns (61.774%)  route 0.227ns (38.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.342ns
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.515    -1.954    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X61Y15         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.367    -1.587 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/Q
                         net (fo=1, routed)           0.227    -1.360    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[0]
    SLICE_X60Y15         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.632    -2.342    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X60Y15         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.678ns  (logic 0.418ns (61.687%)  route 0.260ns (38.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.422ns
    Source Clock Delay      (SCD):    -2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.434    -2.035    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X46Y25         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.418    -1.617 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q
                         net (fo=2, routed)           0.260    -1.358    QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in[1]
    SLICE_X47Y27         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.552    -2.422    QCS_4_Top_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X47Y27         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.680ns  (logic 0.418ns (61.511%)  route 0.262ns (38.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.415ns
    Source Clock Delay      (SCD):    -2.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.440    -2.029    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X50Y26         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.418    -1.611 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=2, routed)           0.262    -1.350    QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in[8]
    SLICE_X51Y28         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.559    -2.415    QCS_4_Top_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X51Y28         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[8]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.634ns  (logic 0.367ns (57.881%)  route 0.267ns (42.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.348ns
    Source Clock Delay      (SCD):    -1.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.508    -1.961    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X62Y22         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.594 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.267    -1.327    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X62Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.626    -2.348    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X62Y21         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.911%)  route 0.278ns (43.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.344ns
    Source Clock Delay      (SCD):    -1.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.513    -1.956    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X61Y17         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.367    -1.589 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/Q
                         net (fo=1, routed)           0.278    -1.311    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[1]
    SLICE_X58Y17         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.630    -2.344    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X58Y17         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.181%)  route 0.286ns (43.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.355ns
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.507    -1.962    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X62Y23         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.595 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.286    -1.309    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X61Y24         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.619    -2.355    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X61Y24         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.367ns (55.057%)  route 0.300ns (44.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.354ns
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.507    -1.962    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X62Y23         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.595 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/Q
                         net (fo=2, routed)           0.300    -1.296    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[8]
    SLICE_X62Y25         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.620    -2.354    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X62Y25         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/C

Slack:                    inf
  Source:                 QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.367ns (55.148%)  route 0.298ns (44.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.342ns
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.515    -1.954    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X63Y16         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.367    -1.587 r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.298    -1.289    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X63Y16         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.632    -2.342    QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X63Y16         FDRE                                         r  QCS_4_Top_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.964ns  (logic 1.336ns (68.023%)  route 0.628ns (31.977%))
  Logic Levels:           0  
  Clock Path Skew:        -5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     4.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.628     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.445    -2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.939ns  (logic 1.344ns (69.304%)  route 0.595ns (30.696%))
  Logic Levels:           0  
  Clock Path Skew:        -5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y10         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.595     5.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.445    -2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.936ns  (logic 1.344ns (69.434%)  route 0.592ns (30.566%))
  Logic Levels:           0  
  Clock Path Skew:        -5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     4.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.592     5.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X39Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.445    -2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.927ns  (logic 1.314ns (68.185%)  route 0.613ns (31.815%))
  Logic Levels:           0  
  Clock Path Skew:        -5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y10         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.700 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.613     5.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X39Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.445    -2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.927ns  (logic 1.309ns (67.913%)  route 0.618ns (32.087%))
  Logic Levels:           0  
  Clock Path Skew:        -5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.618     5.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.445    -2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.925ns  (logic 1.317ns (68.401%)  route 0.608ns (31.599%))
  Logic Levels:           0  
  Clock Path Skew:        -5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.702 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.608     5.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.445    -2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.901ns  (logic 1.314ns (69.140%)  route 0.586ns (30.860%))
  Logic Levels:           0  
  Clock Path Skew:        -5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561     3.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     4.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.586     5.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.445    -2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.899ns  (logic 1.317ns (69.352%)  route 0.582ns (30.648%))
  Logic Levels:           0  
  Clock Path Skew:        -5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     4.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.582     5.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X39Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.445    -2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.897ns  (logic 1.309ns (69.014%)  route 0.588ns (30.986%))
  Logic Levels:           0  
  Clock Path Skew:        -5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y10         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.588     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.445    -2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.896ns  (logic 1.309ns (69.039%)  route 0.587ns (30.961%))
  Logic Levels:           0  
  Clock Path Skew:        -5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.562     3.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y11         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     4.695 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.587     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X39Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.445    -2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.190%)  route 0.114ns (44.810%))
  Logic Levels:           0  
  Clock Path Skew:        -1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X31Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.114     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X32Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.834    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X32Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.162%)  route 0.132ns (50.838%))
  Logic Levels:           0  
  Clock Path Skew:        -1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X32Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.128     1.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.132     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X33Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.835    -0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X33Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.628%)  route 0.135ns (51.372%))
  Logic Levels:           0  
  Clock Path Skew:        -1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X32Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.128     1.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.135     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]_0[0]
    SLICE_X32Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.835    -0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X32Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.396%)  route 0.136ns (51.604%))
  Logic Levels:           0  
  Clock Path Skew:        -1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X39Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.128     1.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.136     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X40Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.835    -0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X40Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.396%)  route 0.136ns (51.604%))
  Logic Levels:           0  
  Clock Path Skew:        -1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X39Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.128     1.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.136     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[8]
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.835    -0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.436%)  route 0.136ns (51.564%))
  Logic Levels:           0  
  Clock Path Skew:        -1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.128     1.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/Q
                         net (fo=2, routed)           0.136     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[22]
    SLICE_X40Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.836    -0.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X40Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.071%)  route 0.130ns (47.929%))
  Logic Levels:           0  
  Clock Path Skew:        -1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X39Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141     1.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.130     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X41Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.835    -0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X41Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.666%)  route 0.132ns (48.334%))
  Logic Levels:           0  
  Clock Path Skew:        -1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X39Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     1.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.132     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.835    -0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X40Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.696%)  route 0.132ns (48.304%))
  Logic Levels:           0  
  Clock Path Skew:        -1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.132     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X40Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.836    -0.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X40Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.680%)  route 0.128ns (46.320%))
  Logic Levels:           0  
  Clock Path Skew:        -1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X30Y5          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.148     1.422 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.128     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[1]
    SLICE_X30Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.834    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.204ns (13.798%)  route 1.274ns (86.202%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.834    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.204    -0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.274     1.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X32Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X32Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.204ns (13.798%)  route 1.274ns (86.202%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.834    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.204    -0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.274     1.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X32Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X32Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.204ns (13.798%)  route 1.274ns (86.202%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.834    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.204    -0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.274     1.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X32Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X32Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.204ns (14.733%)  route 1.181ns (85.267%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.834    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.204    -0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.181     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.204ns (14.733%)  route 1.181ns (85.267%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.834    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.204    -0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.181     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.204ns (14.733%)  route 1.181ns (85.267%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.834    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.204    -0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.181     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.204ns (14.733%)  route 1.181ns (85.267%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.834    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.204    -0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.181     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.204ns (14.733%)  route 1.181ns (85.267%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.834    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.204    -0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.181     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.204ns (14.733%)  route 1.181ns (85.267%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.834    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.204    -0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.181     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.204ns (14.733%)  route 1.181ns (85.267%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.834    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.204    -0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.181     1.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X39Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    -2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.448    -2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X36Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.337    -1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.285    -1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X36Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X36Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.449    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X36Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.337    -1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.285    -1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X36Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X36Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.337ns (54.139%)  route 0.285ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        5.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.449    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X32Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.337    -1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.285    -1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X32Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X32Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.447    -2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X34Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.385    -1.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.279    -1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X34Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X34Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.385ns (57.943%)  route 0.279ns (42.057%))
  Logic Levels:           0  
  Clock Path Skew:        5.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.449    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X30Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.385    -1.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.279    -1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X30Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X30Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.337ns (45.882%)  route 0.397ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        5.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.449    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X37Y0          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.337    -1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.397    -1.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X37Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X37Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.743ns  (logic 0.367ns (49.427%)  route 0.376ns (50.573%))
  Logic Levels:           0  
  Clock Path Skew:        5.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    -2.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.443    -2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X32Y14         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDCE (Prop_fdce_C_Q)         0.367    -1.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.376    -1.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X32Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.558     3.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.337ns (43.434%)  route 0.439ns (56.566%))
  Logic Levels:           0  
  Clock Path Skew:        5.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    -2.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.447    -2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X35Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.337    -1.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.439    -1.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X35Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     3.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X35Y4          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        5.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.449    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X37Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.337    -1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.438    -1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X37Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X37Y3          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.337ns (43.490%)  route 0.438ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        5.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.449    -2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X31Y1          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.337    -1.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.438    -1.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X31Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X31Y2          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.492ns  (logic 1.936ns (77.704%)  route 0.556ns (22.296%))
  Logic Levels:           6  (CARRY4=5 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
    SLICE_X30Y45         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.556     1.181    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[1]
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.818 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.818    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.935 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.935    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.052 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.052    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.169 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.169    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.492 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     2.492    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__3_n_6
    SLICE_X30Y49         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.408ns  (logic 1.852ns (76.926%)  route 0.556ns (23.074%))
  Logic Levels:           6  (CARRY4=5 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
    SLICE_X30Y45         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.556     1.181    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[1]
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.818 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.818    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.935 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.935    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.052 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.052    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.169 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.169    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.408 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__3/O[2]
                         net (fo=1, routed)           0.000     2.408    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__3_n_5
    SLICE_X30Y49         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.388ns  (logic 1.832ns (76.733%)  route 0.556ns (23.267%))
  Logic Levels:           6  (CARRY4=5 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
    SLICE_X30Y45         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.556     1.181    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[1]
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.818 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.818    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.935 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.935    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.052 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.052    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.169 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.169    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.388 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           0.000     2.388    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__3_n_7
    SLICE_X30Y49         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.375ns  (logic 1.819ns (76.605%)  route 0.556ns (23.395%))
  Logic Levels:           5  (CARRY4=4 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
    SLICE_X30Y45         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.556     1.181    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[1]
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.818 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.818    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.935 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.935    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.052 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.052    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.375 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.000     2.375    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2_n_6
    SLICE_X30Y48         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 1.811ns (76.526%)  route 0.556ns (23.474%))
  Logic Levels:           5  (CARRY4=4 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
    SLICE_X30Y45         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.556     1.181    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[1]
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.818 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.818    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.935 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.935    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.052 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.052    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.367 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     2.367    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2_n_4
    SLICE_X30Y48         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.291ns  (logic 1.735ns (75.747%)  route 0.556ns (24.253%))
  Logic Levels:           5  (CARRY4=4 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
    SLICE_X30Y45         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.556     1.181    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[1]
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.818 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.818    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.935 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.935    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.052 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.052    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.291 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.000     2.291    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2_n_5
    SLICE_X30Y48         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.271ns  (logic 1.715ns (75.534%)  route 0.556ns (24.466%))
  Logic Levels:           5  (CARRY4=4 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
    SLICE_X30Y45         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.556     1.181    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[1]
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.818 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.818    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.935 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.935    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.052 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.052    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.271 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.000     2.271    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2_n_7
    SLICE_X30Y48         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.258ns  (logic 1.702ns (75.393%)  route 0.556ns (24.607%))
  Logic Levels:           4  (CARRY4=3 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
    SLICE_X30Y45         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.556     1.181    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[1]
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.818 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.818    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.935 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.935    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.258 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.000     2.258    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_6
    SLICE_X30Y47         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.250ns  (logic 1.694ns (75.305%)  route 0.556ns (24.695%))
  Logic Levels:           4  (CARRY4=3 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
    SLICE_X30Y45         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.556     1.181    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[1]
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.818 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.818    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.935 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.935    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.250 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     2.250    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_4
    SLICE_X30Y47         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.174ns  (logic 1.618ns (74.442%)  route 0.556ns (25.558%))
  Logic Levels:           4  (CARRY4=3 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/G
    SLICE_X30Y45         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.556     1.181    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[1]
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.818 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.818    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.935 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.935    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.174 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.000     2.174    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_5
    SLICE_X30Y47         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/Q
                            (internal pin)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.111ns (34.460%)  route 0.211ns (65.540%))
  Logic Levels:           1  (CARRY4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/Q
                         net (fo=4, routed)           0.211     0.211    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[10]
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.322 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.000     0.322    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_6
    SLICE_X30Y47         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.203ns (53.122%)  route 0.179ns (46.878%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[0]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.179     0.337    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[0]
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X31Y45         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/Q
                            (internal pin)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.196ns (48.144%)  route 0.211ns (51.856%))
  Logic Levels:           1  (CARRY4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/Q
                         net (fo=4, routed)           0.211     0.211    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[10]
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.196     0.407 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.000     0.407    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_5
    SLICE_X30Y47         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/Q
                            (internal pin)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.217ns (50.687%)  route 0.211ns (49.313%))
  Logic Levels:           1  (CARRY4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/Q
                         net (fo=4, routed)           0.211     0.211    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[10]
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.217     0.428 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     0.428    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_4
    SLICE_X30Y47         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/Q
                            (internal pin)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.250ns (54.216%)  route 0.211ns (45.784%))
  Logic Levels:           2  (CARRY4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/Q
                         net (fo=4, routed)           0.211     0.211    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[10]
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     0.408 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.408    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.461 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.000     0.461    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2_n_7
    SLICE_X30Y48         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.316ns (67.682%)  route 0.151ns (32.318%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[0]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.151     0.309    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[0]
    SLICE_X30Y45         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.467 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.000     0.467    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry_n_7
    SLICE_X30Y45         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/Q
                            (internal pin)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.263ns (55.472%)  route 0.211ns (44.528%))
  Logic Levels:           2  (CARRY4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/Q
                         net (fo=4, routed)           0.211     0.211    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[10]
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     0.408 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.408    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.474 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.000     0.474    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__2_n_5
    SLICE_X30Y48         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.293ns (61.604%)  route 0.183ns (38.396%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[9]/G
    SLICE_X30Y47         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[9]/Q
                         net (fo=4, routed)           0.183     0.361    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[9]
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.476 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.000     0.476    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__1_n_7
    SLICE_X30Y47         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.330ns (68.623%)  route 0.151ns (31.377%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[0]/G
    SLICE_X31Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.151     0.309    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[0]
    SLICE_X30Y45         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     0.481 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.000     0.481    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry_n_5
    SLICE_X30Y45         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.293ns (60.063%)  route 0.195ns (39.937%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         LDCE                         0.000     0.000 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[17]/G
    SLICE_X30Y49         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[17]/Q
                         net (fo=5, routed)           0.195     0.373    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter[17]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.488 r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           0.000     0.488    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter0_inferred__0/i__carry__3_n_7
    SLICE_X30Y49         LDCE                                         r  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.172ns  (logic 3.977ns (48.667%)  route 4.195ns (51.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.553    -2.421    QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X45Y54         FDSE                                         r  QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDSE (Prop_fdse_C_Q)         0.456    -1.965 r  QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.195     2.230    usb_uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521     5.752 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     5.752    usb_uart_txd
    D10                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 0.478ns (6.892%)  route 6.458ns (93.108%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         6.458     4.501    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y48         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 0.478ns (6.892%)  route 6.458ns (93.108%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         6.458     4.501    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y48         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 0.478ns (6.892%)  route 6.458ns (93.108%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         6.458     4.501    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y48         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 0.478ns (6.892%)  route 6.458ns (93.108%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         6.458     4.501    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y48         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 0.478ns (6.904%)  route 6.446ns (93.096%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         6.446     4.489    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y49         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 0.478ns (6.904%)  route 6.446ns (93.096%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         6.446     4.489    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y49         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 0.478ns (6.904%)  route 6.446ns (93.096%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         6.446     4.489    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y49         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.794ns  (logic 0.478ns (7.036%)  route 6.316ns (92.964%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         6.316     4.359    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y47         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.794ns  (logic 0.478ns (7.036%)  route 6.316ns (92.964%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.539    -2.435    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478    -1.957 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         6.316     4.359    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y47         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.829ns  (logic 1.363ns (48.183%)  route 1.466ns (51.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.560    -0.535    QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X45Y54         FDSE                                         r  QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDSE (Prop_fdse_C_Q)         0.141    -0.394 r  QCS_4_Top_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.466     1.072    usb_uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     2.294 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     2.294    usb_uart_txd
    D10                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 0.148ns (5.178%)  route 2.710ns (94.822%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         2.710     2.313    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X31Y45         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 0.148ns (5.178%)  route 2.710ns (94.822%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         2.710     2.313    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y45         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 0.148ns (5.178%)  route 2.710ns (94.822%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         2.710     2.313    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y45         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 0.148ns (5.178%)  route 2.710ns (94.822%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         2.710     2.313    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y45         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 0.148ns (5.178%)  route 2.710ns (94.822%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         2.710     2.313    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y45         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.926ns  (logic 0.148ns (5.058%)  route 2.778ns (94.942%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         2.778     2.381    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y46         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.926ns  (logic 0.148ns (5.058%)  route 2.778ns (94.942%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         2.778     2.381    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y46         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.926ns  (logic 0.148ns (5.058%)  route 2.778ns (94.942%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         2.778     2.381    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y46         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.926ns  (logic 0.148ns (5.058%)  route 2.778ns (94.942%))
  Logic Levels:           0  
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.550    -0.545    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X54Y76         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.397 f  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=524, routed)         2.778     2.381    QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/rst
    SLICE_X30Y46         LDCE                                         f  QCS_4_Top_i/QCS_4_wrapper_0/inst/QCS_4_i/clk_cascade_0/inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_QCS_4_Top_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_QCS_4_Top_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.029ns (2.083%)  route 1.363ns (97.917%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_QCS_4_Top_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.634     3.292 f  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.837    QCS_4_Top_i/clk_wiz_0/inst/clkfbout_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     3.866 f  QCS_4_Top_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.818     4.684    QCS_4_Top_i/clk_wiz_0/inst/clkfbout_buf_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_QCS_4_Top_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.905%)  route 3.042ns (97.095%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clkfbout_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.466    -2.004    QCS_4_Top_i/clk_wiz_0/inst/clkfbout_buf_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_QCS_4_Top_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.289ns  (logic 0.124ns (5.418%)  route 2.165ns (94.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 f  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           2.165     2.165    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X53Y79         LUT4 (Prop_lut4_I0_O)        0.124     2.289 r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.289    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X53Y79         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.599    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    -5.137 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.561    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.470 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        1.428    -2.042    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y79         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_QCS_4_Top_clk_wiz_0_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.045ns (4.743%)  route 0.904ns (95.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV                    0.000     0.000 f  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           0.904     0.904    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X53Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.949 r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.949    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X53Y79         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_QCS_4_Top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    QCS_4_Top_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  QCS_4_Top_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    QCS_4_Top_i/clk_wiz_0/inst/clk_in1_QCS_4_Top_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  QCS_4_Top_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    QCS_4_Top_i/clk_wiz_0/inst/clk_out1_QCS_4_Top_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  QCS_4_Top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6191, routed)        0.822    -0.312    QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y79         FDRE                                         r  QCS_4_Top_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.174ns  (logic 0.372ns (7.190%)  route 4.802ns (92.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.520     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     1.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     3.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I1_O)        0.124     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.438     4.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y7          LUT5 (Prop_lut5_I4_O)        0.124     4.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.766     5.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.174ns  (logic 0.372ns (7.190%)  route 4.802ns (92.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.520     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     1.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     3.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I1_O)        0.124     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.438     4.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y7          LUT5 (Prop_lut5_I4_O)        0.124     4.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.766     5.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.174ns  (logic 0.372ns (7.190%)  route 4.802ns (92.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.520     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     1.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     3.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I1_O)        0.124     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.438     4.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y7          LUT5 (Prop_lut5_I4_O)        0.124     4.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.766     5.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.174ns  (logic 0.372ns (7.190%)  route 4.802ns (92.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.520     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     1.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     3.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I1_O)        0.124     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.438     4.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y7          LUT5 (Prop_lut5_I4_O)        0.124     4.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.766     5.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.174ns  (logic 0.372ns (7.190%)  route 4.802ns (92.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.520     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     1.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     3.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I1_O)        0.124     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.438     4.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y7          LUT5 (Prop_lut5_I4_O)        0.124     4.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.766     5.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.174ns  (logic 0.372ns (7.190%)  route 4.802ns (92.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.520     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     1.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     3.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I1_O)        0.124     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.438     4.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X28Y7          LUT5 (Prop_lut5_I4_O)        0.124     4.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.766     5.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 0.274ns (5.914%)  route 4.359ns (94.086%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.520     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     1.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     3.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.150     3.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.761     4.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X31Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X31Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 0.274ns (5.914%)  route 4.359ns (94.086%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.520     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     1.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     3.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.150     3.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.761     4.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X31Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X31Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 0.274ns (5.914%)  route 4.359ns (94.086%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.520     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     1.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     3.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.150     3.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.761     4.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X31Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X31Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 0.274ns (5.914%)  route 4.359ns (94.086%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.520     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     1.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.078     3.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.150     3.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.761     4.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X31Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.445     3.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X31Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.000ns (0.000%)  route 0.403ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.403     0.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X28Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X28Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.000ns (0.000%)  route 0.420ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.420     0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X13Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.000ns (0.000%)  route 0.420ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.420     0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X13Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.000ns (0.000%)  route 0.493ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.493     0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X12Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.000ns (0.000%)  route 0.493ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.493     0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X12Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.000ns (0.000%)  route 0.493ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.493     0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X12Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.000ns (0.000%)  route 0.493ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.493     0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X12Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.000ns (0.000%)  route 0.506ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.506     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X13Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.000ns (0.000%)  route 0.506ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.506     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X13Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y21         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.045ns (8.325%)  route 0.496ns (91.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.496     0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.045     0.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[6]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y19         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/C





