{
  "$defs": {
    "AccessType": {
      "description": "Register/field access types for YAML parsing.",
      "enum": [
        "read-only",
        "write-only",
        "read-write",
        "write-1-to-clear",
        "read-write-1-to-clear"
      ],
      "title": "AccessType",
      "type": "string"
    },
    "AddressBlock": {
      "description": "Contiguous address block within a memory map (Pydantic model).\n\nCan contain registers, memory, or reserved space.",
      "properties": {
        "name": {
          "description": "Block name",
          "title": "Name",
          "type": "string"
        },
        "baseAddress": {
          "anyOf": [
            {
              "minimum": 0,
              "type": "integer"
            },
            {
              "type": "null"
            }
          ],
          "default": 0,
          "description": "Block starting address",
          "title": "Baseaddress"
        },
        "range": {
          "anyOf": [
            {
              "type": "integer"
            },
            {
              "type": "string"
            },
            {
              "type": "null"
            }
          ],
          "default": null,
          "description": "Block size (bytes or '4K', '1M', etc.)",
          "title": "Range"
        },
        "usage": {
          "$ref": "#/$defs/BlockUsage",
          "default": "register",
          "description": "Block usage type"
        },
        "access": {
          "$ref": "#/$defs/AccessType",
          "default": "read-write",
          "description": "Default access"
        },
        "description": {
          "default": "",
          "description": "Block description",
          "title": "Description",
          "type": "string"
        },
        "defaultRegWidth": {
          "default": 32,
          "description": "Default register width",
          "title": "Defaultregwidth",
          "type": "integer"
        },
        "registers": {
          "description": "Registers in block",
          "items": {
            "$ref": "#/$defs/RegisterDef"
          },
          "title": "Registers",
          "type": "array"
        }
      },
      "required": [
        "name"
      ],
      "title": "AddressBlock",
      "type": "object"
    },
    "ArrayConfig": {
      "additionalProperties": false,
      "description": "Configuration for array of bus interfaces.\n\nEnables creation of multiple interface instances (e.g., 4 AXI Stream channels).",
      "properties": {
        "count": {
          "description": "Number of instances",
          "minimum": 1,
          "title": "Count",
          "type": "integer"
        },
        "indexStart": {
          "default": 0,
          "description": "Starting index",
          "title": "Indexstart",
          "type": "integer"
        },
        "namingPattern": {
          "description": "Naming pattern with {index} placeholder (e.g., 'M_AXIS_CH{index}_EVENTS')",
          "title": "Namingpattern",
          "type": "string"
        },
        "physicalPrefixPattern": {
          "description": "Physical prefix pattern with {index} placeholder",
          "title": "Physicalprefixpattern",
          "type": "string"
        }
      },
      "required": [
        "count",
        "namingPattern",
        "physicalPrefixPattern"
      ],
      "title": "ArrayConfig",
      "type": "object"
    },
    "BitFieldDef": {
      "description": "Bit field definition within a register (Pydantic model for YAML parsing).\n\nRepresents a named range of bits with specific access semantics.",
      "properties": {
        "name": {
          "description": "Bit field name",
          "title": "Name",
          "type": "string"
        },
        "offset": {
          "anyOf": [
            {
              "minimum": 0,
              "type": "integer"
            },
            {
              "type": "null"
            }
          ],
          "default": null,
          "description": "Starting bit position (LSB = 0)",
          "title": "Offset"
        },
        "width": {
          "anyOf": [
            {
              "minimum": 1,
              "type": "integer"
            },
            {
              "type": "null"
            }
          ],
          "default": null,
          "description": "Number of bits",
          "title": "Width"
        },
        "bits": {
          "anyOf": [
            {
              "type": "string"
            },
            {
              "type": "null"
            }
          ],
          "default": null,
          "description": "Bit range string e.g. [7:0]",
          "title": "Bits"
        },
        "access": {
          "$ref": "#/$defs/AccessType",
          "default": "read-write",
          "description": "Access type"
        },
        "resetValue": {
          "anyOf": [
            {
              "type": "integer"
            },
            {
              "type": "null"
            }
          ],
          "default": null,
          "description": "Reset/default value",
          "title": "Resetvalue"
        },
        "description": {
          "default": "",
          "description": "Field description",
          "title": "Description",
          "type": "string"
        },
        "enumeratedValues": {
          "anyOf": [
            {
              "additionalProperties": {
                "type": "string"
              },
              "type": "object"
            },
            {
              "type": "null"
            }
          ],
          "default": null,
          "description": "Enumeration mapping {value: name}",
          "title": "Enumeratedvalues"
        }
      },
      "required": [
        "name"
      ],
      "title": "BitFieldDef",
      "type": "object"
    },
    "BlockUsage": {
      "description": "Address block usage type.",
      "enum": [
        "register",
        "memory",
        "reserved"
      ],
      "title": "BlockUsage",
      "type": "string"
    },
    "BusInterface": {
      "additionalProperties": false,
      "description": "Bus interface definition for an IP core.\n\nRepresents a standardized bus connection (AXI, Avalon, etc.) with\noptional width overrides, clock/reset associations, and array support.",
      "properties": {
        "name": {
          "description": "Logical interface name",
          "title": "Name",
          "type": "string"
        },
        "type": {
          "description": "Bus type from library (e.g., 'AXI4L', 'AXIS')",
          "title": "Type",
          "type": "string"
        },
        "mode": {
          "$ref": "#/$defs/BusInterfaceMode",
          "description": "Interface mode: 'master' or 'slave'"
        },
        "physicalPrefix": {
          "description": "Prefix for physical port names (e.g., 's_axi_')",
          "title": "Physicalprefix",
          "type": "string"
        },
        "associatedClock": {
          "anyOf": [
            {
              "type": "string"
            },
            {
              "type": "null"
            }
          ],
          "default": null,
          "description": "Logical clock name this interface uses",
          "title": "Associatedclock"
        },
        "associatedReset": {
          "anyOf": [
            {
              "type": "string"
            },
            {
              "type": "null"
            }
          ],
          "default": null,
          "description": "Logical reset name this interface uses",
          "title": "Associatedreset"
        },
        "memoryMapRef": {
          "anyOf": [
            {
              "type": "string"
            },
            {
              "type": "null"
            }
          ],
          "default": null,
          "description": "Memory map name for register access",
          "title": "Memorymapref"
        },
        "useOptionalPorts": {
          "description": "List of optional ports to include",
          "items": {
            "type": "string"
          },
          "title": "Useoptionalports",
          "type": "array"
        },
        "portWidthOverrides": {
          "additionalProperties": {
            "type": "integer"
          },
          "description": "Port width overrides {port_name: width}",
          "title": "Portwidthoverrides",
          "type": "object"
        },
        "array": {
          "anyOf": [
            {
              "$ref": "#/$defs/ArrayConfig"
            },
            {
              "type": "null"
            }
          ],
          "default": null,
          "description": "Array configuration for multiple instances"
        },
        "description": {
          "default": "",
          "description": "Interface description",
          "title": "Description",
          "type": "string"
        }
      },
      "required": [
        "name",
        "type",
        "mode",
        "physicalPrefix"
      ],
      "title": "BusInterface",
      "type": "object"
    },
    "BusInterfaceMode": {
      "description": "Enumeration for bus interface modes.",
      "enum": [
        "master",
        "slave",
        "source",
        "sink"
      ],
      "title": "BusInterfaceMode",
      "type": "string"
    },
    "Clock": {
      "additionalProperties": false,
      "description": "Clock definition for an IP core.\n\nDefines both logical (internal) and physical (port) names for clock signals.\nInherits from Port, typically with width=1.",
      "properties": {
        "name": {
          "description": "Physical port name (HDL)",
          "title": "Name",
          "type": "string"
        },
        "logicalName": {
          "default": "",
          "description": "Standard logical name for association",
          "title": "Logicalname",
          "type": "string"
        },
        "direction": {
          "$ref": "#/$defs/PortDirection",
          "default": "in",
          "description": "Port direction (typically 'in')"
        },
        "width": {
          "anyOf": [
            {
              "type": "integer"
            },
            {
              "type": "string"
            }
          ],
          "default": 1,
          "description": "Port width in bits or parameter name",
          "title": "Width"
        },
        "type": {
          "default": "std_logic",
          "description": "VHDL type (e.g. std_logic, std_logic_vector)",
          "title": "Type",
          "type": "string"
        },
        "description": {
          "default": "",
          "description": "Port description",
          "title": "Description",
          "type": "string"
        },
        "frequency": {
          "anyOf": [
            {
              "type": "string"
            },
            {
              "type": "null"
            }
          ],
          "default": null,
          "description": "Clock frequency (e.g., '100MHz')",
          "title": "Frequency"
        }
      },
      "required": [
        "name"
      ],
      "title": "Clock",
      "type": "object"
    },
    "File": {
      "additionalProperties": false,
      "description": "File reference within a file set.\n\nRepresents a file that is part of the IP core (source, constraint, doc, etc.).",
      "properties": {
        "path": {
          "description": "Relative or absolute file path",
          "title": "Path",
          "type": "string"
        },
        "type": {
          "$ref": "#/$defs/FileType",
          "description": "File type"
        },
        "description": {
          "default": "",
          "description": "File description",
          "title": "Description",
          "type": "string"
        },
        "isIncludeFile": {
          "default": false,
          "description": "Whether file is an include file",
          "title": "Isincludefile",
          "type": "boolean"
        },
        "logicalName": {
          "default": "",
          "description": "Logical name (e.g., library name for VHDL)",
          "title": "Logicalname",
          "type": "string"
        }
      },
      "required": [
        "path",
        "type"
      ],
      "title": "File",
      "type": "object"
    },
    "FileSet": {
      "additionalProperties": false,
      "description": "Named collection of files for an IP core.\n\nGroups related files together (e.g., RTL sources, C API, documentation).",
      "properties": {
        "name": {
          "description": "File set name",
          "title": "Name",
          "type": "string"
        },
        "description": {
          "default": "",
          "description": "File set description",
          "title": "Description",
          "type": "string"
        },
        "files": {
          "description": "Files in this set",
          "items": {
            "$ref": "#/$defs/File"
          },
          "title": "Files",
          "type": "array"
        }
      },
      "required": [
        "name"
      ],
      "title": "FileSet",
      "type": "object"
    },
    "FileType": {
      "description": "File type enumeration.",
      "enum": [
        "vhdl",
        "verilog",
        "systemverilog",
        "xdc",
        "sdc",
        "ucf",
        "cHeader",
        "cSource",
        "cppHeader",
        "cppSource",
        "python",
        "makefile",
        "pdf",
        "markdown",
        "text",
        "tcl",
        "yaml",
        "json",
        "xml",
        "unknown"
      ],
      "title": "FileType",
      "type": "string"
    },
    "MemoryMap": {
      "additionalProperties": false,
      "description": "Complete memory map for an IP core (Pydantic model).\n\nOrganizes registers into address blocks with validation.",
      "properties": {
        "name": {
          "description": "Memory map name",
          "title": "Name",
          "type": "string"
        },
        "description": {
          "default": "",
          "description": "Memory map description",
          "title": "Description",
          "type": "string"
        },
        "addressBlocks": {
          "description": "Address blocks",
          "items": {
            "$ref": "#/$defs/AddressBlock"
          },
          "title": "Addressblocks",
          "type": "array"
        }
      },
      "required": [
        "name"
      ],
      "title": "MemoryMap",
      "type": "object"
    },
    "Parameter": {
      "additionalProperties": false,
      "description": "Generic parameter/generic definition for IP cores.\n\nUsed for VHDL generics, Verilog parameters, or component configuration.",
      "properties": {
        "name": {
          "description": "Parameter name",
          "title": "Name",
          "type": "string"
        },
        "value": {
          "description": "Default value",
          "title": "Value"
        },
        "dataType": {
          "$ref": "#/$defs/ParameterType",
          "default": "integer",
          "description": "Data type"
        },
        "description": {
          "default": "",
          "description": "Parameter description",
          "title": "Description",
          "type": "string"
        }
      },
      "required": [
        "name",
        "value"
      ],
      "title": "Parameter",
      "type": "object"
    },
    "ParameterType": {
      "description": "Enumeration for standard IP-XACT/HDL parameter types.",
      "enum": [
        "integer",
        "natural",
        "positive",
        "real",
        "boolean",
        "string"
      ],
      "title": "ParameterType",
      "type": "string"
    },
    "Polarity": {
      "description": "Reset polarity enumeration.",
      "enum": [
        "activeHigh",
        "activeLow"
      ],
      "title": "Polarity",
      "type": "string"
    },
    "Port": {
      "additionalProperties": false,
      "description": "Generic port definition for IP cores.\n\nUsed for data and control ports that are not part of clock, reset, or bus interfaces.",
      "properties": {
        "name": {
          "description": "Physical port name (HDL)",
          "title": "Name",
          "type": "string"
        },
        "logicalName": {
          "default": "",
          "description": "Standard logical name for association",
          "title": "Logicalname",
          "type": "string"
        },
        "direction": {
          "$ref": "#/$defs/PortDirection",
          "description": "Port direction"
        },
        "width": {
          "anyOf": [
            {
              "type": "integer"
            },
            {
              "type": "string"
            }
          ],
          "default": 1,
          "description": "Port width in bits or parameter name",
          "title": "Width"
        },
        "type": {
          "default": "std_logic",
          "description": "VHDL type (e.g. std_logic, std_logic_vector)",
          "title": "Type",
          "type": "string"
        },
        "description": {
          "default": "",
          "description": "Port description",
          "title": "Description",
          "type": "string"
        }
      },
      "required": [
        "name",
        "direction"
      ],
      "title": "Port",
      "type": "object"
    },
    "PortDirection": {
      "description": "Port direction enumeration.",
      "enum": [
        "in",
        "out",
        "inout"
      ],
      "title": "PortDirection",
      "type": "string"
    },
    "RegisterDef": {
      "description": "Register definition within a memory map (Pydantic model for YAML parsing).\n\nRepresents a memory-mapped register with bit fields.",
      "properties": {
        "name": {
          "description": "Register name",
          "title": "Name",
          "type": "string"
        },
        "offset": {
          "anyOf": [
            {
              "minimum": 0,
              "type": "integer"
            },
            {
              "type": "null"
            }
          ],
          "default": null,
          "description": "Offset from address block base",
          "title": "Offset"
        },
        "size": {
          "default": 32,
          "description": "Register width in bits",
          "title": "Size",
          "type": "integer"
        },
        "access": {
          "$ref": "#/$defs/AccessType",
          "default": "read-write",
          "description": "Default access type"
        },
        "resetValue": {
          "anyOf": [
            {
              "type": "integer"
            },
            {
              "type": "null"
            }
          ],
          "default": 0,
          "description": "Reset value for entire register",
          "title": "Resetvalue"
        },
        "description": {
          "default": "",
          "description": "Register description",
          "title": "Description",
          "type": "string"
        },
        "fields": {
          "description": "Bit fields",
          "items": {
            "$ref": "#/$defs/BitFieldDef"
          },
          "title": "Fields",
          "type": "array"
        },
        "registers": {
          "description": "Child registers (for groups)",
          "items": {
            "$ref": "#/$defs/RegisterDef"
          },
          "title": "Registers",
          "type": "array"
        },
        "count": {
          "anyOf": [
            {
              "type": "integer"
            },
            {
              "type": "null"
            }
          ],
          "default": 1,
          "description": "Array replication count",
          "title": "Count"
        },
        "stride": {
          "anyOf": [
            {
              "type": "integer"
            },
            {
              "type": "null"
            }
          ],
          "default": null,
          "description": "Array replication stride",
          "title": "Stride"
        }
      },
      "required": [
        "name"
      ],
      "title": "RegisterDef",
      "type": "object"
    },
    "Reset": {
      "additionalProperties": false,
      "description": "Reset definition for an IP core.\n\nDefines both logical (internal) and physical (port) names for reset signals,\nincluding polarity information.\nInherits from Port, typically with width=1.",
      "properties": {
        "name": {
          "description": "Physical port name (HDL)",
          "title": "Name",
          "type": "string"
        },
        "logicalName": {
          "default": "",
          "description": "Standard logical name for association",
          "title": "Logicalname",
          "type": "string"
        },
        "direction": {
          "$ref": "#/$defs/PortDirection",
          "default": "in",
          "description": "Port direction (typically 'in')"
        },
        "width": {
          "anyOf": [
            {
              "type": "integer"
            },
            {
              "type": "string"
            }
          ],
          "default": 1,
          "description": "Port width in bits or parameter name",
          "title": "Width"
        },
        "type": {
          "default": "std_logic",
          "description": "VHDL type (e.g. std_logic, std_logic_vector)",
          "title": "Type",
          "type": "string"
        },
        "description": {
          "default": "",
          "description": "Port description",
          "title": "Description",
          "type": "string"
        },
        "polarity": {
          "$ref": "#/$defs/Polarity",
          "default": "activeHigh",
          "description": "Reset polarity (activeHigh or activeLow)"
        }
      },
      "required": [
        "name"
      ],
      "title": "Reset",
      "type": "object"
    },
    "VLNV": {
      "description": "Vendor-Library-Name-Version identifier for IP cores.\n\nThis uniquely identifies an IP core in the IP-XACT standard format.\n\nNote: This model is frozen (immutable) to ensure safe hashing for use\nin sets and as dictionary keys.",
      "properties": {
        "vendor": {
          "description": "Vendor identifier (e.g., 'my-company.com')",
          "title": "Vendor",
          "type": "string"
        },
        "library": {
          "description": "Library name (e.g., 'processing')",
          "title": "Library",
          "type": "string"
        },
        "name": {
          "description": "IP core name (e.g., 'my_timer_core')",
          "title": "Name",
          "type": "string"
        },
        "version": {
          "description": "Version string (e.g., '1.2.0')",
          "title": "Version",
          "type": "string"
        }
      },
      "required": [
        "vendor",
        "library",
        "name",
        "version"
      ],
      "title": "VLNV",
      "type": "object"
    }
  },
  "additionalProperties": false,
  "description": "Complete IP core definition - the single source of truth.\n\nThis is the canonical data model that all parsers produce and\nall generators consume. It includes:\n- Metadata (VLNV, description)\n- Interface definitions (clocks, resets, ports, buses)\n- Memory maps (registers, bit fields)\n- Files (HDL sources, constraints, documentation)\n- Parameters/generics",
  "properties": {
    "apiVersion": {
      "description": "Schema version (e.g., 'my-ip-schema/v2.3')",
      "title": "Apiversion",
      "type": "string"
    },
    "vlnv": {
      "$ref": "#/$defs/VLNV",
      "description": "Unique identifier"
    },
    "description": {
      "default": "",
      "description": "IP core description",
      "title": "Description",
      "type": "string"
    },
    "clocks": {
      "description": "Clock definitions",
      "items": {
        "$ref": "#/$defs/Clock"
      },
      "title": "Clocks",
      "type": "array"
    },
    "resets": {
      "description": "Reset definitions",
      "items": {
        "$ref": "#/$defs/Reset"
      },
      "title": "Resets",
      "type": "array"
    },
    "ports": {
      "description": "Data/control ports",
      "items": {
        "$ref": "#/$defs/Port"
      },
      "title": "Ports",
      "type": "array"
    },
    "busInterfaces": {
      "description": "Bus interface definitions",
      "items": {
        "$ref": "#/$defs/BusInterface"
      },
      "title": "Businterfaces",
      "type": "array"
    },
    "memoryMaps": {
      "description": "Memory maps",
      "items": {
        "$ref": "#/$defs/MemoryMap"
      },
      "title": "Memorymaps",
      "type": "array"
    },
    "fileSets": {
      "description": "File sets",
      "items": {
        "$ref": "#/$defs/FileSet"
      },
      "title": "Filesets",
      "type": "array"
    },
    "parameters": {
      "description": "Generics/parameters",
      "items": {
        "$ref": "#/$defs/Parameter"
      },
      "title": "Parameters",
      "type": "array"
    },
    "useBusLibrary": {
      "anyOf": [
        {
          "type": "string"
        },
        {
          "type": "null"
        }
      ],
      "default": null,
      "description": "Path to bus definitions library",
      "title": "Usebuslibrary"
    }
  },
  "required": [
    "apiVersion",
    "vlnv"
  ],
  "title": "IpCore",
  "type": "object"
}
