#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Oct 28 23:22:07 2019
# Process ID: 5028
# Current directory: C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10420 C:\Users\Sabouzeid0\Desktop\MS2\MS2_Final\MS2_Final.xpr
# Log file: C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/vivado.log
# Journal file: C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 798.594 ; gain = 137.0opelaunch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting desiglaunch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop_NEW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/MUX_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_NEW1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/imports/new/MUX4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/immediate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/ALUContol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/MUXarr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXarr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/RegisterFile.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/thirtytwoshiftleft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thirtytwoshiftleft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Registernew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registernew
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Addernew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addernew
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/RISC-V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sim_1/imports/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 58594cb32322450f97fe85989e24d9de --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_NEW1
Compiling module xil_defaultlib.DFlipFlop_NEW
Compiling module xil_defaultlib.Registernew_default
Compiling module xil_defaultlib.Instmem
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.decode(n=32)
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.Register(n=32)
Compiling module xil_defaultlib.MUX(n=32)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.thirtytwoshiftleft
Compiling module xil_defaultlib.MUXarr(n=32)
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.comp
Compiling module xil_defaultlib.Addernew_default
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.RISCV
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
couldn't read file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 28 23:36:35 2019...
The batch file cannot be found.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 810.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 810.715 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
t without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/Sabouzeid0/Desktop/machinecode.hex referenced on C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Instmem.v at line 8 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 829.488 ; gain = 2.953
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: File C:/Users/Sabouzeid0/Desktop/machinecode.hex referenced on C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Instmem.v at line 8 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 857.094 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop_NEW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/MUX_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_NEW1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/imports/new/MUX4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/immediate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/ALUContol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/MUXarr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXarr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/RegisterFile.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/thirtytwoshiftleft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thirtytwoshiftleft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Registernew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registernew
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Addernew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addernew
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/RISC-V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sim_1/imports/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 58594cb32322450f97fe85989e24d9de --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_NEW1
Compiling module xil_defaultlib.DFlipFlop_NEW
Compiling module xil_defaultlib.Registernew_default
Compiling module xil_defaultlib.Instmem
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.decode(n=32)
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.Register(n=32)
Compiling module xil_defaultlib.MUX(n=32)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.thirtytwoshiftleft
Compiling module xil_defaultlib.MUXarr(n=32)
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.comp
Compiling module xil_defaultlib.Addernew_default
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.RISCV
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 28 23:36:49 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 28 23:36:49 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 857.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 857.094 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 857.094 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop_NEW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/MUX_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_NEW1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/imports/new/MUX4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/immediate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/ALUContol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/MUXarr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXarr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/RegisterFile.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/thirtytwoshiftleft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thirtytwoshiftleft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Registernew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registernew
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Addernew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addernew
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/RISC-V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sim_1/imports/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 58594cb32322450f97fe85989e24d9de --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_NEW1
Compiling module xil_defaultlib.DFlipFlop_NEW
Compiling module xil_defaultlib.Registernew_default
Compiling module xil_defaultlib.Instmem
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.decode(n=32)
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.Register(n=32)
Compiling module xil_defaultlib.MUX(n=32)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.thirtytwoshiftleft
Compiling module xil_defaultlib.MUXarr(n=32)
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.comp
Compiling module xil_defaultlib.Addernew_default
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.RISCV
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 857.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 857.094 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 857.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop_NEW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/MUX_NEW1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_NEW1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/imports/new/MUX4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/immediate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/ALUContol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/MUXarr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXarr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/RegisterFile.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/thirtytwoshiftleft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thirtytwoshiftleft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Registernew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registernew
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/Addernew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addernew
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/RISC-V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sim_1/imports/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 58594cb32322450f97fe85989e24d9de --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.srcs/sources_1/imports/sources_1/new/DFlipFlop_NEW.v" Line 1. Module DFlipFlop_NEW doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_NEW1
Compiling module xil_defaultlib.DFlipFlop_NEW
Compiling module xil_defaultlib.Registernew_default
Compiling module xil_defaultlib.Instmem
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.decode(n=32)
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.Register(n=32)
Compiling module xil_defaultlib.MUX(n=32)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.thirtytwoshiftleft
Compiling module xil_defaultlib.MUXarr(n=32)
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.comp
Compiling module xil_defaultlib.Addernew_default
Compiling module xil_defaultlib.MUX_4to1
Compiling module xil_defaultlib.RISCV
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 28 23:38:14 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 28 23:38:14 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 857.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sabouzeid0/Desktop/MS2/MS2_Final/MS2_Final.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 857.094 ; gain = 0.000
