Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jun 11 07:30:01 2021
| Host         : DESKTOP-VVDTK4B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           25 |
| Yes          | No                    | No                     |              88 |           45 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------+------------------+------------------+----------------+--------------+
|  ifu0/E[0]           |                            | alu0/rst         |                2 |              2 |         1.00 |
|  clkdiv/CLK          |                            | alu0/rst         |                2 |              4 |         2.00 |
| ~clkXd_BUFG          | ifu0/file[31][31]_i_6_6[0] |                  |                5 |              8 |         1.60 |
| ~clkXd_BUFG          | ifu0/file[27][31]_i_2_0[0] |                  |                4 |              8 |         2.00 |
| ~clkXd_BUFG          | ifu0/file[27][31]_i_2_1[0] |                  |                3 |              8 |         2.67 |
| ~clkXd_BUFG          | ifu0/file[29][31]_i_2_1[0] |                  |                5 |              8 |         1.60 |
| ~clkXd_BUFG          | ifu0/file[31][31]_i_7_1[0] |                  |                5 |              8 |         1.60 |
| ~clkXd_BUFG          | ifu0/file[25][31]_i_2_1[0] |                  |                5 |              8 |         1.60 |
| ~clkXd_BUFG          | ifu0/file[27][31]_i_3_0[0] |                  |                4 |              8 |         2.00 |
| ~clkXd_BUFG          | ifu0/file[31][31]_i_4_1[0] |                  |                5 |              8 |         1.60 |
|  n_0_5020_BUFG       |                            | alu0/rst         |                2 |              8 |         4.00 |
|  clk100mhz_IBUF_BUFG |                            |                  |                6 |             20 |         3.33 |
|  clkXd_BUFG          |                            | alu0/rst         |                5 |             20 |         4.00 |
|  clkdiv/CLK          | rst_IBUF                   |                  |                9 |             24 |         2.67 |
|  clk100mhz_IBUF_BUFG |                            | xd1/clear        |                7 |             26 |         3.71 |
|  clk100mhz_IBUF_BUFG |                            | clk_IBUF         |                7 |             26 |         3.71 |
+----------------------+----------------------------+------------------+------------------+----------------+--------------+


