// ===============================================
// ========== Garnet                    ==========
// ===============================================
-y /cad/cadence/GENUS_19.10.000_lnx86/share/synth/lib/chipware/sim/verilog/CW/
-y /cad/cadence/GENUS_19.10.000_lnx86/share/synth/lib/chipware/sim/verilog/CWTECH/
//-v /intel16/ip/mem/ip224uhdlp1p11rf_512x32m4b2c1s0_t0r0p0d0a1m1h/rtl/ip224uhdlp1p11rf_512x32m4b2c1s0_t0r0p0d0a1m1h.sv 
//-v /intel16/ip/mem/ip224uhdlp1p11rf_4096x64m4b2c1s1_t0r0p0d0a1m1h/rtl/ip224uhdlp1p11rf_4096x64m4b2c1s1_t0r0p0d0a1m1h.sv 
//-v /intel16/ip/mem/ip224uhdlp1p11rf_8192x32m8b2c1s1_t0r0p0d0a1m1h/rtl/ip224uhdlp1p11rf_8192x32m8b2c1s1_t0r0p0d0a1m1h.sv 
-v /sim/kkoul/MEM_Tile_sram.v
-v /sim/kkoul/GLB_Tile_sram.v
-v /sim/kkoul/SOC_sram.v
-v /sim/kkoul/icg.v
