# CPU

[TOC]



## Res
More about processor at [Microprocessor](../../../üë∂üèΩ%20Basics/Microprocessor.md). 



## Overview
### CPU in a von Neumann Model
![](../../../../../../../Assets/Pics/Pasted%20image%2020230302132111.png)
<small>The Modified von Neumann Architecture</small>

![](../../../../../../../Assets/Pics/Screenshot%202023-03-02%20at%204.11.10%20PM.png)
<small>Computer Components: Top-Level View</small>

Figure 1.1 depicts a simplified Von Neumann based compputer top-level components. 

One of the processor‚Äôs functions is to exchange data with memory. For this purpose, it typically makes use of two internal (to the processor) registers:
- a memory address register (**MAR**), which specifies the address in memory for the next read or write; 
- and a memory buffer register (**MBR**), which contains the data to be written into memory, or receives the data read from memory. 

Similarly:
- an I/O address register (**I/OAR**) specifies a particular I/O device. 
- an I/O buffer register (**I/OBR**) is used for the exchange of data between an I/O module and the processor.


### CPU Inside
![](../../../../../../../Assets/Pics/arch%20(1).jpg)
<small>Simplified von Neumann CPU Architecture</small>

![](../../../../../../../Assets/Pics/Pasted%20image%2020230304155503.png)
<small>Early von Neumann model as an SISD architecture</small>

#TODO 

#### ALU

#### Controller

#### Register


#### Inner Bus


## Word Length
>Ê¶ÇÊã¨Âú∞ËÆ≤Ôºå16‰ΩçÁªìÊûÑ (16 ‰ΩçÊú∫„ÄÅÂ≠óÈïø‰∏∫ 16‰ΩçÁ≠âÂ∏∏ËßÅËØ¥Ê≥ï‰∏é16‰ΩçÁªìÊûÑÁöÑÂê´‰πâÁõ∏Âêå) ÊèèËø∞‰∫Ü‰∏Ä‰∏™CPU ÂÖ∑Êúâ‰∏ãÈù¢Âá†ÊñπÈù¢ÁöÑÁªìÊûÑÁâπÊÄß„ÄÇ
>- ËøêÁÆóÂô®‰∏ÄÊ¨°ÊúÄÂ§öÂèØ‰ª•Â§ÑÁêÜ16‰ΩçÁöÑÊï∞ÊçÆ;
>- ÂØÑÂ≠òÂô®ÁöÑÊúÄÂ§ßÂÆΩÂ∫¶‰∏∫16‰Ωç:
>- ÂØÑÂ≠òÂô®ÂíåËøêÁÆóÂô®‰πãÈó¥ÁöÑÈÄöË∑Ø‰∏∫16‰Ωç„ÄÇ
 8086ÊòØ16‰ΩçÁªìÊûÑÁöÑCPUÔºåËøô‰πüÂ∞±ÊòØËØ¥ÔºåÂú®8086ÂÜÖÈÉ®ÔºåËÉΩÂ§ü‰∏ÄÊ¨°ÊÄßÂ§ÑÁêÜ„ÄÅ‰º†Ëæì„ÄÅÊöÇÊó∂Â≠òÂÇ®ÁöÑ‰ø°ÊÅØÁöÑÊúÄÂ§ßÈïøÂ∫¶ÊòØ16‰ΩçÁöÑ„ÄÇÂÜÖÂ≠òÂçïÂÖÉÁöÑÂú∞ÂùÄÂú®ÈÄÅ ‰∏äÂú∞ÂùÄÊÄªÁ∫ø‰πãÂâçÔºåÂøÖÈ°ªÂú®CPU‰∏≠Â§ÑÁêÜ„ÄÅ‰º† Ëæì„ÄÅÊöÇÊó∂Â≠òÊîæ ÔºåÂØπ‰∫é16‰ΩçCPU‰∏ÄÊ¨°ÊÄßÂ§ÑÁêÜ„ÄÅ‰º†Ëæì„ÄÅÊöÇÊó∂Â≠òÂÇ®16‰ΩçÁöÑÂú∞ÂùÄ„ÄÇ


## Instruction and Data

#TODO 


## Instruction Execution
![](../../../../../../../Assets/Pics/Screenshot%202023-03-03%20at%209.05.51%20AM.png)

> Detailed info at ‚Üó [Instruction Execution](../Instruction%20Execution.md)

### Fetch


### Execute 


### Halt


### Interupts

![](../../../../../../../Assets/Pics/Screenshot%202023-03-03%20at%209.10.54%20AM.png)

![](../../../../../../../Assets/Pics/Screenshot%202023-03-03%20at%209.15.46%20AM.png)

‚Üó [Interupts](../Interupts.md)
