
Node.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000012  00800100  00000620  000006b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000620  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000009  00800112  00800112  000006c6  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000006c6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000006f8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000d8  00000000  00000000  00000738  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001d94  00000000  00000000  00000810  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c90  00000000  00000000  000025a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009e2  00000000  00000000  00003234  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000254  00000000  00000000  00003c18  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000737  00000000  00000000  00003e6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000121a  00000000  00000000  000045a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c8  00000000  00000000  000057bd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 56 00 	jmp	0xac	; 0xac <__ctors_end>
   4:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
   8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
   c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  10:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  14:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  18:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  1c:	0c 94 94 02 	jmp	0x528	; 0x528 <__vector_7>
  20:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  24:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  28:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  2c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  30:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  34:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  38:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  3c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  40:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  44:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  48:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  4c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  50:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  54:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  58:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  5c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  60:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  64:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  68:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  6c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  70:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  74:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  78:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  7c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  80:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  84:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  88:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  8c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  90:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  94:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  98:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  9c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  a0:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  a4:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  a8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>

000000ac <__ctors_end>:
  ac:	11 24       	eor	r1, r1
  ae:	1f be       	out	0x3f, r1	; 63
  b0:	cf ef       	ldi	r28, 0xFF	; 255
  b2:	da e0       	ldi	r29, 0x0A	; 10
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	cd bf       	out	0x3d, r28	; 61

000000b8 <__do_copy_data>:
  b8:	11 e0       	ldi	r17, 0x01	; 1
  ba:	a0 e0       	ldi	r26, 0x00	; 0
  bc:	b1 e0       	ldi	r27, 0x01	; 1
  be:	e0 e2       	ldi	r30, 0x20	; 32
  c0:	f6 e0       	ldi	r31, 0x06	; 6
  c2:	02 c0       	rjmp	.+4      	; 0xc8 <__do_copy_data+0x10>
  c4:	05 90       	lpm	r0, Z+
  c6:	0d 92       	st	X+, r0
  c8:	a2 31       	cpi	r26, 0x12	; 18
  ca:	b1 07       	cpc	r27, r17
  cc:	d9 f7       	brne	.-10     	; 0xc4 <__do_copy_data+0xc>

000000ce <__do_clear_bss>:
  ce:	21 e0       	ldi	r18, 0x01	; 1
  d0:	a2 e1       	ldi	r26, 0x12	; 18
  d2:	b1 e0       	ldi	r27, 0x01	; 1
  d4:	01 c0       	rjmp	.+2      	; 0xd8 <.do_clear_bss_start>

000000d6 <.do_clear_bss_loop>:
  d6:	1d 92       	st	X+, r1

000000d8 <.do_clear_bss_start>:
  d8:	ab 31       	cpi	r26, 0x1B	; 27
  da:	b2 07       	cpc	r27, r18
  dc:	e1 f7       	brne	.-8      	; 0xd6 <.do_clear_bss_loop>
  de:	0e 94 e4 02 	call	0x5c8	; 0x5c8 <main>
  e2:	0c 94 0e 03 	jmp	0x61c	; 0x61c <_exit>

000000e6 <__bad_interrupt>:
  e6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ea <AVR_Init>:
	while(*s)
	{
	    UART_Tx(*s);
	    s++;
	}
}
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	80 e8       	ldi	r24, 0x80	; 128
  ee:	0f b6       	in	r0, 0x3f	; 63
  f0:	f8 94       	cli
  f2:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
  f6:	90 93 61 00 	sts	0x0061, r25	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
  fa:	0f be       	out	0x3f, r0	; 63
  fc:	51 9a       	sbi	0x0a, 1	; 10
  fe:	50 98       	cbi	0x0a, 0	; 10
 100:	3e 9a       	sbi	0x07, 6	; 7
 102:	3f 9a       	sbi	0x07, 7	; 7
 104:	85 e0       	ldi	r24, 0x05	; 5
 106:	90 e0       	ldi	r25, 0x00	; 0
 108:	46 98       	cbi	0x08, 6	; 8
 10a:	47 9a       	sbi	0x08, 7	; 8
 10c:	2f ef       	ldi	r18, 0xFF	; 255
 10e:	30 e7       	ldi	r19, 0x70	; 112
 110:	42 e0       	ldi	r20, 0x02	; 2
 112:	21 50       	subi	r18, 0x01	; 1
 114:	30 40       	sbci	r19, 0x00	; 0
 116:	40 40       	sbci	r20, 0x00	; 0
 118:	e1 f7       	brne	.-8      	; 0x112 <AVR_Init+0x28>
 11a:	00 c0       	rjmp	.+0      	; 0x11c <AVR_Init+0x32>
 11c:	00 00       	nop
 11e:	46 9a       	sbi	0x08, 6	; 8
 120:	47 98       	cbi	0x08, 7	; 8
 122:	2f ef       	ldi	r18, 0xFF	; 255
 124:	30 e7       	ldi	r19, 0x70	; 112
 126:	42 e0       	ldi	r20, 0x02	; 2
 128:	21 50       	subi	r18, 0x01	; 1
 12a:	30 40       	sbci	r19, 0x00	; 0
 12c:	40 40       	sbci	r20, 0x00	; 0
 12e:	e1 f7       	brne	.-8      	; 0x128 <AVR_Init+0x3e>
 130:	00 c0       	rjmp	.+0      	; 0x132 <AVR_Init+0x48>
 132:	00 00       	nop
 134:	01 97       	sbiw	r24, 0x01	; 1
 136:	41 f7       	brne	.-48     	; 0x108 <AVR_Init+0x1e>
 138:	46 98       	cbi	0x08, 6	; 8
 13a:	47 98       	cbi	0x08, 7	; 8
 13c:	8f e7       	ldi	r24, 0x7F	; 127
 13e:	9f e4       	ldi	r25, 0x4F	; 79
 140:	22 e1       	ldi	r18, 0x12	; 18
 142:	81 50       	subi	r24, 0x01	; 1
 144:	90 40       	sbci	r25, 0x00	; 0
 146:	20 40       	sbci	r18, 0x00	; 0
 148:	e1 f7       	brne	.-8      	; 0x142 <AVR_Init+0x58>
 14a:	00 c0       	rjmp	.+0      	; 0x14c <AVR_Init+0x62>
 14c:	00 00       	nop
 14e:	08 95       	ret

00000150 <UART_Init>:
 150:	83 e3       	ldi	r24, 0x33	; 51
 152:	90 e0       	ldi	r25, 0x00	; 0
 154:	90 93 cd 00 	sts	0x00CD, r25	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7e00cd>
 158:	80 93 cc 00 	sts	0x00CC, r24	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7e00cc>
 15c:	e8 ec       	ldi	r30, 0xC8	; 200
 15e:	f0 e0       	ldi	r31, 0x00	; 0
 160:	80 81       	ld	r24, Z
 162:	8d 7f       	andi	r24, 0xFD	; 253
 164:	80 83       	st	Z, r24
 166:	ea ec       	ldi	r30, 0xCA	; 202
 168:	f0 e0       	ldi	r31, 0x00	; 0
 16a:	80 81       	ld	r24, Z
 16c:	86 60       	ori	r24, 0x06	; 6
 16e:	80 83       	st	Z, r24
 170:	e9 ec       	ldi	r30, 0xC9	; 201
 172:	f0 e0       	ldi	r31, 0x00	; 0
 174:	80 81       	ld	r24, Z
 176:	88 61       	ori	r24, 0x18	; 24
 178:	80 83       	st	Z, r24
 17a:	08 95       	ret

0000017c <UART_Tx>:
 17c:	e8 ec       	ldi	r30, 0xC8	; 200
 17e:	f0 e0       	ldi	r31, 0x00	; 0
 180:	90 81       	ld	r25, Z
 182:	95 ff       	sbrs	r25, 5
 184:	fd cf       	rjmp	.-6      	; 0x180 <UART_Tx+0x4>
 186:	80 93 ce 00 	sts	0x00CE, r24	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>
 18a:	08 95       	ret

0000018c <SPI_Init>:

void SPI_Init()
{
	//Set the output pin(s) for SPI
	DDRB |= _BV(CE);	//CE
 18c:	25 9a       	sbi	0x04, 5	; 4
	DDRB |= _BV(CSN);	//CSN
 18e:	20 9a       	sbi	0x04, 0	; 4
	DDRB |= _BV(MOSI);  	//MOSI
 190:	22 9a       	sbi	0x04, 2	; 4
	DDRB |= _BV(SCLK);  	//SCLK
 192:	21 9a       	sbi	0x04, 1	; 4

	//Set the input pin(s) for SPI
	DDRB &= ~_BV(MISO); 	//MISO
 194:	23 98       	cbi	0x04, 3	; 4

//	SPCR |= ((1 << SPE) | (1 << MSTR) | (1 << SPR0));	//Enable SPI as master
//	SPCR &= (~_BV(SPI2X) & ~_BV(SPR1)); 		   	//Set clock rate but not too important

	//Enable SPI as master
	SPCR |= ((1 << SPE) | (1 << MSTR));
 196:	8c b5       	in	r24, 0x2c	; 44
 198:	80 65       	ori	r24, 0x50	; 80
 19a:	8c bd       	out	0x2c, r24	; 44
	//F_CPU/2
//	SPCR &= (~_BV(SPR1) & ~_BV(SPR0));
//	SPSR |= (1 << SPI2X);

	//F_CPU/8
	SPCR |= (1 << SPR0);
 19c:	8c b5       	in	r24, 0x2c	; 44
 19e:	81 60       	ori	r24, 0x01	; 1
 1a0:	8c bd       	out	0x2c, r24	; 44
	SPCR &= ~_BV(SPR1);
 1a2:	8c b5       	in	r24, 0x2c	; 44
 1a4:	8d 7f       	andi	r24, 0xFD	; 253
 1a6:	8c bd       	out	0x2c, r24	; 44
	SPSR |= (1 << SPI2X);
 1a8:	8d b5       	in	r24, 0x2d	; 45
 1aa:	81 60       	ori	r24, 0x01	; 1
 1ac:	8d bd       	out	0x2d, r24	; 45

	//F_CPU/64
//	SPCR |= ((1 << SPR1) | (1 << SPR0));
//	SPSR |= (1 << SPI2X);

	PORTB |= _BV(CSN);	//CSN high
 1ae:	28 9a       	sbi	0x05, 0	; 5
	PORTB &= ~_BV(CE);	//CE low
 1b0:	2d 98       	cbi	0x05, 5	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1b2:	8f e1       	ldi	r24, 0x1F	; 31
 1b4:	9e e4       	ldi	r25, 0x4E	; 78
 1b6:	01 97       	sbiw	r24, 0x01	; 1
 1b8:	f1 f7       	brne	.-4      	; 0x1b6 <SPI_Init+0x2a>
 1ba:	00 c0       	rjmp	.+0      	; 0x1bc <SPI_Init+0x30>
 1bc:	00 00       	nop
 1be:	08 95       	ret

000001c0 <SPI_Tranceiver>:
}

unsigned char SPI_Tranceiver(unsigned char data)
{
	//Load data into the buffer
	SPDR = data;
 1c0:	8e bd       	out	0x2e, r24	; 46

	//Wait until transmission complete
	while(!(SPSR & (1 << SPIF)));
 1c2:	0d b4       	in	r0, 0x2d	; 45
 1c4:	07 fe       	sbrs	r0, 7
 1c6:	fd cf       	rjmp	.-6      	; 0x1c2 <SPI_Tranceiver+0x2>

	//Return received data
	return(SPDR);
 1c8:	8e b5       	in	r24, 0x2e	; 46
}
 1ca:	08 95       	ret

000001cc <SPI_Read_Byte>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1cc:	9a e1       	ldi	r25, 0x1A	; 26
 1ce:	9a 95       	dec	r25
 1d0:	f1 f7       	brne	.-4      	; 0x1ce <SPI_Read_Byte+0x2>
 1d2:	00 c0       	rjmp	.+0      	; 0x1d4 <SPI_Read_Byte+0x8>

unsigned char SPI_Read_Byte(unsigned char reg)
{
	_delay_us(10);
	PORTB &= ~_BV(CSN);	//CSN low
 1d4:	28 98       	cbi	0x05, 0	; 5
 1d6:	9a e1       	ldi	r25, 0x1A	; 26
 1d8:	9a 95       	dec	r25
 1da:	f1 f7       	brne	.-4      	; 0x1d8 <SPI_Read_Byte+0xc>
 1dc:	00 c0       	rjmp	.+0      	; 0x1de <SPI_Read_Byte+0x12>
	_delay_us(10);
	SPI_Tranceiver(R_REGISTER + reg);
 1de:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <SPI_Tranceiver>
 1e2:	8a e1       	ldi	r24, 0x1A	; 26
 1e4:	8a 95       	dec	r24
 1e6:	f1 f7       	brne	.-4      	; 0x1e4 <SPI_Read_Byte+0x18>
 1e8:	00 c0       	rjmp	.+0      	; 0x1ea <SPI_Read_Byte+0x1e>
	_delay_us(10);
	reg = SPI_Tranceiver(NOP);
 1ea:	8f ef       	ldi	r24, 0xFF	; 255
 1ec:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <SPI_Tranceiver>
 1f0:	9a e1       	ldi	r25, 0x1A	; 26
 1f2:	9a 95       	dec	r25
 1f4:	f1 f7       	brne	.-4      	; 0x1f2 <SPI_Read_Byte+0x26>
 1f6:	00 c0       	rjmp	.+0      	; 0x1f8 <SPI_Read_Byte+0x2c>
	_delay_us(10);
	PORTB |= _BV(CSN);	//CSN high
 1f8:	28 9a       	sbi	0x05, 0	; 5
	return reg;
}
 1fa:	08 95       	ret

000001fc <SPI_Write_Byte>:

void SPI_Write_Byte(unsigned char reg, unsigned char data)
{
 1fc:	cf 93       	push	r28
 1fe:	c6 2f       	mov	r28, r22
 200:	9a e1       	ldi	r25, 0x1A	; 26
 202:	9a 95       	dec	r25
 204:	f1 f7       	brne	.-4      	; 0x202 <SPI_Write_Byte+0x6>
 206:	00 c0       	rjmp	.+0      	; 0x208 <SPI_Write_Byte+0xc>
	_delay_us(10);
	PORTB &= ~_BV(CSN);	//CSN low
 208:	28 98       	cbi	0x05, 0	; 5
 20a:	9a e1       	ldi	r25, 0x1A	; 26
 20c:	9a 95       	dec	r25
 20e:	f1 f7       	brne	.-4      	; 0x20c <SPI_Write_Byte+0x10>
 210:	00 c0       	rjmp	.+0      	; 0x212 <SPI_Write_Byte+0x16>
	_delay_us(10);
	SPI_Tranceiver(W_REGISTER + reg);
 212:	80 5e       	subi	r24, 0xE0	; 224
 214:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <SPI_Tranceiver>
 218:	8a e1       	ldi	r24, 0x1A	; 26
 21a:	8a 95       	dec	r24
 21c:	f1 f7       	brne	.-4      	; 0x21a <SPI_Write_Byte+0x1e>
 21e:	00 c0       	rjmp	.+0      	; 0x220 <SPI_Write_Byte+0x24>
	_delay_us(10);
	SPI_Tranceiver(data);
 220:	8c 2f       	mov	r24, r28
 222:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <SPI_Tranceiver>
 226:	9a e1       	ldi	r25, 0x1A	; 26
 228:	9a 95       	dec	r25
 22a:	f1 f7       	brne	.-4      	; 0x228 <SPI_Write_Byte+0x2c>
 22c:	00 c0       	rjmp	.+0      	; 0x22e <SPI_Write_Byte+0x32>
	_delay_us(10);
	PORTB |= _BV(CSN);	//CSN high
 22e:	28 9a       	sbi	0x05, 0	; 5
}
 230:	cf 91       	pop	r28
 232:	08 95       	ret

00000234 <nRF_Set_Addr_RX>:

	_delay_ms(10);		//10ms delay after power-up
}

void nRF_Set_Addr_RX(uint8_t *addrData, uint8_t addrLen)
{
 234:	0f 93       	push	r16
 236:	1f 93       	push	r17
 238:	cf 93       	push	r28
 23a:	df 93       	push	r29
 23c:	06 2f       	mov	r16, r22
 23e:	8a e1       	ldi	r24, 0x1A	; 26
 240:	8a 95       	dec	r24
 242:	f1 f7       	brne	.-4      	; 0x240 <nRF_Set_Addr_RX+0xc>
 244:	00 c0       	rjmp	.+0      	; 0x246 <nRF_Set_Addr_RX+0x12>
	uint8_t i;

	_delay_us(10);
	PORTB &= ~_BV(CSN);	//CSN low
 246:	28 98       	cbi	0x05, 0	; 5
 248:	8a e1       	ldi	r24, 0x1A	; 26
 24a:	8a 95       	dec	r24
 24c:	f1 f7       	brne	.-4      	; 0x24a <nRF_Set_Addr_RX+0x16>
 24e:	00 c0       	rjmp	.+0      	; 0x250 <nRF_Set_Addr_RX+0x1c>
	_delay_us(10);
	//Setup p0 pipe address for receiving
	SPI_Tranceiver(W_REGISTER + RX_ADDR_P0);
 250:	8a e2       	ldi	r24, 0x2A	; 42
 252:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <SPI_Tranceiver>

	for(i = 0; i < addrLen; i++)
 256:	00 23       	and	r16, r16
 258:	81 f0       	breq	.+32     	; 0x27a <nRF_Set_Addr_RX+0x46>
 25a:	cd e0       	ldi	r28, 0x0D	; 13
 25c:	d1 e0       	ldi	r29, 0x01	; 1
 25e:	01 50       	subi	r16, 0x01	; 1
 260:	10 e0       	ldi	r17, 0x00	; 0
 262:	02 5f       	subi	r16, 0xF2	; 242
 264:	1e 4f       	sbci	r17, 0xFE	; 254
 266:	8a e1       	ldi	r24, 0x1A	; 26
 268:	8a 95       	dec	r24
 26a:	f1 f7       	brne	.-4      	; 0x268 <nRF_Set_Addr_RX+0x34>
 26c:	00 c0       	rjmp	.+0      	; 0x26e <nRF_Set_Addr_RX+0x3a>
	{
		_delay_us(10);
		SPI_Tranceiver(N1_address[i]);
 26e:	89 91       	ld	r24, Y+
 270:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <SPI_Tranceiver>
	PORTB &= ~_BV(CSN);	//CSN low
	_delay_us(10);
	//Setup p0 pipe address for receiving
	SPI_Tranceiver(W_REGISTER + RX_ADDR_P0);

	for(i = 0; i < addrLen; i++)
 274:	c0 17       	cp	r28, r16
 276:	d1 07       	cpc	r29, r17
 278:	b1 f7       	brne	.-20     	; 0x266 <nRF_Set_Addr_RX+0x32>
 27a:	8a e1       	ldi	r24, 0x1A	; 26
 27c:	8a 95       	dec	r24
 27e:	f1 f7       	brne	.-4      	; 0x27c <nRF_Set_Addr_RX+0x48>
 280:	00 c0       	rjmp	.+0      	; 0x282 <nRF_Set_Addr_RX+0x4e>
	{
		_delay_us(10);
		SPI_Tranceiver(N1_address[i]);
	}
	_delay_us(10);
	PORTB |= _BV(CSN);	//CSN high
 282:	28 9a       	sbi	0x05, 0	; 5
}
 284:	df 91       	pop	r29
 286:	cf 91       	pop	r28
 288:	1f 91       	pop	r17
 28a:	0f 91       	pop	r16
 28c:	08 95       	ret

0000028e <nRF_Set_Addr_TX>:

void nRF_Set_Addr_TX(uint8_t *addrData, uint8_t addrLen)
{
 28e:	0f 93       	push	r16
 290:	1f 93       	push	r17
 292:	cf 93       	push	r28
 294:	df 93       	push	r29
 296:	06 2f       	mov	r16, r22
 298:	8a e1       	ldi	r24, 0x1A	; 26
 29a:	8a 95       	dec	r24
 29c:	f1 f7       	brne	.-4      	; 0x29a <nRF_Set_Addr_TX+0xc>
 29e:	00 c0       	rjmp	.+0      	; 0x2a0 <nRF_Set_Addr_TX+0x12>
	uint8_t i;

	_delay_us(10);
	PORTB &= ~_BV(CSN);	//CSN low
 2a0:	28 98       	cbi	0x05, 0	; 5
 2a2:	8a e1       	ldi	r24, 0x1A	; 26
 2a4:	8a 95       	dec	r24
 2a6:	f1 f7       	brne	.-4      	; 0x2a4 <nRF_Set_Addr_TX+0x16>
 2a8:	00 c0       	rjmp	.+0      	; 0x2aa <nRF_Set_Addr_TX+0x1c>
	_delay_us(10);
	//Setup p0 pipe address for receiving
	SPI_Tranceiver(W_REGISTER + TX_ADDR);
 2aa:	80 e3       	ldi	r24, 0x30	; 48
 2ac:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <SPI_Tranceiver>

	for(i = 0; i < addrLen; i++)
 2b0:	00 23       	and	r16, r16
 2b2:	81 f0       	breq	.+32     	; 0x2d4 <nRF_Set_Addr_TX+0x46>
 2b4:	c8 e0       	ldi	r28, 0x08	; 8
 2b6:	d1 e0       	ldi	r29, 0x01	; 1
 2b8:	01 50       	subi	r16, 0x01	; 1
 2ba:	10 e0       	ldi	r17, 0x00	; 0
 2bc:	07 5f       	subi	r16, 0xF7	; 247
 2be:	1e 4f       	sbci	r17, 0xFE	; 254
 2c0:	8a e1       	ldi	r24, 0x1A	; 26
 2c2:	8a 95       	dec	r24
 2c4:	f1 f7       	brne	.-4      	; 0x2c2 <nRF_Set_Addr_TX+0x34>
 2c6:	00 c0       	rjmp	.+0      	; 0x2c8 <nRF_Set_Addr_TX+0x3a>
	{
		_delay_us(10);
		SPI_Tranceiver(BS_address[i]);
 2c8:	89 91       	ld	r24, Y+
 2ca:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <SPI_Tranceiver>
	PORTB &= ~_BV(CSN);	//CSN low
	_delay_us(10);
	//Setup p0 pipe address for receiving
	SPI_Tranceiver(W_REGISTER + TX_ADDR);

	for(i = 0; i < addrLen; i++)
 2ce:	c0 17       	cp	r28, r16
 2d0:	d1 07       	cpc	r29, r17
 2d2:	b1 f7       	brne	.-20     	; 0x2c0 <nRF_Set_Addr_TX+0x32>
 2d4:	8a e1       	ldi	r24, 0x1A	; 26
 2d6:	8a 95       	dec	r24
 2d8:	f1 f7       	brne	.-4      	; 0x2d6 <nRF_Set_Addr_TX+0x48>
 2da:	00 c0       	rjmp	.+0      	; 0x2dc <nRF_Set_Addr_TX+0x4e>
	{
		_delay_us(10);
		SPI_Tranceiver(BS_address[i]);
	}
	_delay_us(10);
	PORTB |= _BV(CSN);	//CSN high
 2dc:	28 9a       	sbi	0x05, 0	; 5
}
 2de:	df 91       	pop	r29
 2e0:	cf 91       	pop	r28
 2e2:	1f 91       	pop	r17
 2e4:	0f 91       	pop	r16
 2e6:	08 95       	ret

000002e8 <nRF_Flush_TX>:
 2e8:	8a e1       	ldi	r24, 0x1A	; 26
 2ea:	8a 95       	dec	r24
 2ec:	f1 f7       	brne	.-4      	; 0x2ea <nRF_Flush_TX+0x2>
 2ee:	00 c0       	rjmp	.+0      	; 0x2f0 <nRF_Flush_TX+0x8>
}

void nRF_Flush_TX(void)
{
	_delay_us(10);
	PORTB &= ~_BV(CSN);	//CSN low
 2f0:	28 98       	cbi	0x05, 0	; 5
 2f2:	8a e1       	ldi	r24, 0x1A	; 26
 2f4:	8a 95       	dec	r24
 2f6:	f1 f7       	brne	.-4      	; 0x2f4 <nRF_Flush_TX+0xc>
 2f8:	00 c0       	rjmp	.+0      	; 0x2fa <nRF_Flush_TX+0x12>
	_delay_us(10);
	SPI_Tranceiver(FLUSH_TX);
 2fa:	81 ee       	ldi	r24, 0xE1	; 225
 2fc:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <SPI_Tranceiver>
 300:	8a e1       	ldi	r24, 0x1A	; 26
 302:	8a 95       	dec	r24
 304:	f1 f7       	brne	.-4      	; 0x302 <nRF_Flush_TX+0x1a>
 306:	00 c0       	rjmp	.+0      	; 0x308 <nRF_Flush_TX+0x20>
	_delay_us(10);
	PORTB |= _BV(CSN);	//CSN high
 308:	28 9a       	sbi	0x05, 0	; 5
 30a:	8a e1       	ldi	r24, 0x1A	; 26
 30c:	8a 95       	dec	r24
 30e:	f1 f7       	brne	.-4      	; 0x30c <nRF_Flush_TX+0x24>
 310:	00 c0       	rjmp	.+0      	; 0x312 <nRF_Flush_TX+0x2a>
 312:	08 95       	ret

00000314 <nRF_TX_Mode>:
	PORTB |= _BV(CSN);	//CSN high
}

void nRF_TX_Mode(void)
{
	PORTB &= ~_BV(CE);						 //CE low - Standby-I
 314:	2d 98       	cbi	0x05, 5	; 5
	//Power-up and set as TX
	SPI_Write_Byte(CONFIG, SPI_Read_Byte(CONFIG) & ~(1 << PRIM_RX));
 316:	80 e0       	ldi	r24, 0x00	; 0
 318:	0e 94 e6 00 	call	0x1cc	; 0x1cc <SPI_Read_Byte>
 31c:	68 2f       	mov	r22, r24
 31e:	6e 7f       	andi	r22, 0xFE	; 254
 320:	80 e0       	ldi	r24, 0x00	; 0
 322:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SPI_Write_Byte>
	SPI_Write_Byte(CONFIG, SPI_Read_Byte(CONFIG) | (1 << PWR_UP));
 326:	80 e0       	ldi	r24, 0x00	; 0
 328:	0e 94 e6 00 	call	0x1cc	; 0x1cc <SPI_Read_Byte>
 32c:	68 2f       	mov	r22, r24
 32e:	62 60       	ori	r22, 0x02	; 2
 330:	80 e0       	ldi	r24, 0x00	; 0
 332:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SPI_Write_Byte>
	nRF_Flush_TX();							 //Flush TX FIFO
 336:	0e 94 74 01 	call	0x2e8	; 0x2e8 <nRF_Flush_TX>
	SPI_Write_Byte(STATUS, (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT)); //Reset status
 33a:	60 e7       	ldi	r22, 0x70	; 112
 33c:	87 e0       	ldi	r24, 0x07	; 7
 33e:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SPI_Write_Byte>
	//Mask TX_DR and MAX_RT interrupts
	SPI_Write_Byte(CONFIG, SPI_Read_Byte(CONFIG) | (1 << MASK_TX_DS) | (1 << MASK_MAX_RT));
 342:	80 e0       	ldi	r24, 0x00	; 0
 344:	0e 94 e6 00 	call	0x1cc	; 0x1cc <SPI_Read_Byte>
 348:	68 2f       	mov	r22, r24
 34a:	60 63       	ori	r22, 0x30	; 48
 34c:	80 e0       	ldi	r24, 0x00	; 0
 34e:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SPI_Write_Byte>
 352:	8b e2       	ldi	r24, 0x2B	; 43
 354:	91 e0       	ldi	r25, 0x01	; 1
 356:	01 97       	sbiw	r24, 0x01	; 1
 358:	f1 f7       	brne	.-4      	; 0x356 <nRF_TX_Mode+0x42>
 35a:	00 c0       	rjmp	.+0      	; 0x35c <nRF_TX_Mode+0x48>
 35c:	00 00       	nop
 35e:	08 95       	ret

00000360 <nRF_Flush_RX>:
 360:	8a e1       	ldi	r24, 0x1A	; 26
 362:	8a 95       	dec	r24
 364:	f1 f7       	brne	.-4      	; 0x362 <nRF_Flush_RX+0x2>
 366:	00 c0       	rjmp	.+0      	; 0x368 <nRF_Flush_RX+0x8>
}

void nRF_Flush_RX(void)
{
	_delay_us(10);
	PORTB &= ~_BV(CSN);	//CSN low
 368:	28 98       	cbi	0x05, 0	; 5
 36a:	8a e1       	ldi	r24, 0x1A	; 26
 36c:	8a 95       	dec	r24
 36e:	f1 f7       	brne	.-4      	; 0x36c <nRF_Flush_RX+0xc>
 370:	00 c0       	rjmp	.+0      	; 0x372 <nRF_Flush_RX+0x12>
	_delay_us(10);
	SPI_Tranceiver(FLUSH_RX);
 372:	82 ee       	ldi	r24, 0xE2	; 226
 374:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <SPI_Tranceiver>
 378:	8a e1       	ldi	r24, 0x1A	; 26
 37a:	8a 95       	dec	r24
 37c:	f1 f7       	brne	.-4      	; 0x37a <nRF_Flush_RX+0x1a>
 37e:	00 c0       	rjmp	.+0      	; 0x380 <nRF_Flush_RX+0x20>
	_delay_us(10);
	PORTB |= _BV(CSN);	//CSN high
 380:	28 9a       	sbi	0x05, 0	; 5
 382:	8a e1       	ldi	r24, 0x1A	; 26
 384:	8a 95       	dec	r24
 386:	f1 f7       	brne	.-4      	; 0x384 <nRF_Flush_RX+0x24>
 388:	00 c0       	rjmp	.+0      	; 0x38a <nRF_Flush_RX+0x2a>
 38a:	08 95       	ret

0000038c <nRF_RX_Mode>:
	_delay_us(150);
}

void nRF_RX_Mode(void)
{
	PORTB &= ~_BV(CE); 						 //CE low - Standby-I
 38c:	2d 98       	cbi	0x05, 5	; 5
	//Power-up as set as RX
	SPI_Write_Byte(CONFIG, SPI_Read_Byte(CONFIG) | (1 << PWR_UP) | (1 << PRIM_RX));
 38e:	80 e0       	ldi	r24, 0x00	; 0
 390:	0e 94 e6 00 	call	0x1cc	; 0x1cc <SPI_Read_Byte>
 394:	68 2f       	mov	r22, r24
 396:	63 60       	ori	r22, 0x03	; 3
 398:	80 e0       	ldi	r24, 0x00	; 0
 39a:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SPI_Write_Byte>
	nRF_Flush_RX();							 //Flush RX FIFO
 39e:	0e 94 b0 01 	call	0x360	; 0x360 <nRF_Flush_RX>
	SPI_Write_Byte(STATUS, (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT)); //Reset status
 3a2:	60 e7       	ldi	r22, 0x70	; 112
 3a4:	87 e0       	ldi	r24, 0x07	; 7
 3a6:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SPI_Write_Byte>
	//Mask TX_DR and MAX_RT interrupts
	SPI_Write_Byte(CONFIG, SPI_Read_Byte(CONFIG) | (1 << MASK_TX_DS) | (1 << MASK_MAX_RT));
 3aa:	80 e0       	ldi	r24, 0x00	; 0
 3ac:	0e 94 e6 00 	call	0x1cc	; 0x1cc <SPI_Read_Byte>
 3b0:	68 2f       	mov	r22, r24
 3b2:	60 63       	ori	r22, 0x30	; 48
 3b4:	80 e0       	ldi	r24, 0x00	; 0
 3b6:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SPI_Write_Byte>
	PORTB |= _BV(CE);  						 //CE high
 3ba:	2d 9a       	sbi	0x05, 5	; 5
 3bc:	8b e2       	ldi	r24, 0x2B	; 43
 3be:	91 e0       	ldi	r25, 0x01	; 1
 3c0:	01 97       	sbiw	r24, 0x01	; 1
 3c2:	f1 f7       	brne	.-4      	; 0x3c0 <nRF_RX_Mode+0x34>
 3c4:	00 c0       	rjmp	.+0      	; 0x3c6 <nRF_RX_Mode+0x3a>
 3c6:	00 00       	nop
 3c8:	08 95       	ret

000003ca <nRF_Init>:
{
	//Enable auto-acknowledgment for data pipe 0
//	SPI_Write_Byte(EN_AA, 0x01);

	//Enable data pipe 0
	SPI_Write_Byte(EN_RXADDR, 0x01);
 3ca:	61 e0       	ldi	r22, 0x01	; 1
 3cc:	82 e0       	ldi	r24, 0x02	; 2
 3ce:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SPI_Write_Byte>

	//Set address width to 5 bytes
	SPI_Write_Byte(SETUP_AW, 0x03);
 3d2:	63 e0       	ldi	r22, 0x03	; 3
 3d4:	83 e0       	ldi	r24, 0x03	; 3
 3d6:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SPI_Write_Byte>

	//Set channel frequency to 2.505GHz
	SPI_Write_Byte(RF_CH, 0x69);
 3da:	69 e6       	ldi	r22, 0x69	; 105
 3dc:	85 e0       	ldi	r24, 0x05	; 5
 3de:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SPI_Write_Byte>

	//Set data rate to 2Mbps and 0dB gain
//	SPI_Write_Byte(RF_SETUP, 0x0E);

	//Set data rate to 250kbps and 0dB gain
	SPI_Write_Byte(RF_SETUP, 0x26);
 3e2:	66 e2       	ldi	r22, 0x26	; 38
 3e4:	86 e0       	ldi	r24, 0x06	; 6
 3e6:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SPI_Write_Byte>

	//Enable W_TX_PAYLOAD_NOACK command
//	SPI_Write_Byte(FEATURE, 0x01);

	//Set the 5-bytes receiver address as 0x11 0x12 0x13 0x14 0x15
	nRF_Set_Addr_RX(N1_address, NRF_ADDR_LEN);
 3ea:	65 e0       	ldi	r22, 0x05	; 5
 3ec:	8d e0       	ldi	r24, 0x0D	; 13
 3ee:	91 e0       	ldi	r25, 0x01	; 1
 3f0:	0e 94 1a 01 	call	0x234	; 0x234 <nRF_Set_Addr_RX>

	//Set the 5-bytes transmitter address as 0xAA 0xBB 0xCC 0xDD 0xEE
	nRF_Set_Addr_TX(BS_address, NRF_ADDR_LEN);
 3f4:	65 e0       	ldi	r22, 0x05	; 5
 3f6:	88 e0       	ldi	r24, 0x08	; 8
 3f8:	91 e0       	ldi	r25, 0x01	; 1
 3fa:	0e 94 47 01 	call	0x28e	; 0x28e <nRF_Set_Addr_TX>

	//Set the payload width as 8-bytes
	SPI_Write_Byte(RX_PW_P0, 0x08);
 3fe:	68 e0       	ldi	r22, 0x08	; 8
 400:	81 e1       	ldi	r24, 0x11	; 17
 402:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SPI_Write_Byte>

	//Set the retransmission delay to 750us with 15 retries
	SPI_Write_Byte(SETUP_RETR, 0x2F);
 406:	6f e2       	ldi	r22, 0x2F	; 47
 408:	84 e0       	ldi	r24, 0x04	; 4
 40a:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SPI_Write_Byte>

	//Boot the nRF as RX and mask the maximum retransmission interrupt(disable)
	//Enable CRC and set the length to 2-bytes
	nRF_RX_Mode();
 40e:	0e 94 c6 01 	call	0x38c	; 0x38c <nRF_RX_Mode>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 412:	8f e1       	ldi	r24, 0x1F	; 31
 414:	9e e4       	ldi	r25, 0x4E	; 78
 416:	01 97       	sbiw	r24, 0x01	; 1
 418:	f1 f7       	brne	.-4      	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
 41a:	00 c0       	rjmp	.+0      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
 41c:	00 00       	nop
 41e:	08 95       	ret

00000420 <nRF_send_Payload>:
	PORTB |= _BV(CSN);	//CSN high
	_delay_us(10);
}

void nRF_send_Payload(uint8_t *data, uint8_t len)
{
 420:	0f 93       	push	r16
 422:	1f 93       	push	r17
 424:	cf 93       	push	r28
 426:	df 93       	push	r29
	uint8_t i;

	for(i = 0; i < len; i++)
 428:	66 23       	and	r22, r22
 42a:	69 f0       	breq	.+26     	; 0x446 <nRF_send_Payload+0x26>
 42c:	c0 e0       	ldi	r28, 0x00	; 0
 42e:	d1 e0       	ldi	r29, 0x01	; 1
 430:	61 50       	subi	r22, 0x01	; 1
 432:	06 2f       	mov	r16, r22
 434:	10 e0       	ldi	r17, 0x00	; 0
 436:	0f 5f       	subi	r16, 0xFF	; 255
 438:	1e 4f       	sbci	r17, 0xFE	; 254
	{
		SPI_Tranceiver(N1_payload_TX[i]);
 43a:	89 91       	ld	r24, Y+
 43c:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <SPI_Tranceiver>

void nRF_send_Payload(uint8_t *data, uint8_t len)
{
	uint8_t i;

	for(i = 0; i < len; i++)
 440:	c0 17       	cp	r28, r16
 442:	d1 07       	cpc	r29, r17
 444:	d1 f7       	brne	.-12     	; 0x43a <nRF_send_Payload+0x1a>
	{
		SPI_Tranceiver(N1_payload_TX[i]);
	}
}
 446:	df 91       	pop	r29
 448:	cf 91       	pop	r28
 44a:	1f 91       	pop	r17
 44c:	0f 91       	pop	r16
 44e:	08 95       	ret

00000450 <nRF_TX_Data>:

void nRF_TX_Data(unsigned char *tdata)
{
	nRF_Flush_TX();
 450:	0e 94 74 01 	call	0x2e8	; 0x2e8 <nRF_Flush_TX>
	PORTB &= ~_BV(CSN); //CSN low
 454:	28 98       	cbi	0x05, 0	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 456:	8a e1       	ldi	r24, 0x1A	; 26
 458:	8a 95       	dec	r24
 45a:	f1 f7       	brne	.-4      	; 0x458 <nRF_TX_Data+0x8>
 45c:	00 c0       	rjmp	.+0      	; 0x45e <nRF_TX_Data+0xe>
	_delay_us(10);
	//Transmit payload with ACK enabled
	SPI_Tranceiver(W_TX_PAYLOAD);
 45e:	80 ea       	ldi	r24, 0xA0	; 160
 460:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <SPI_Tranceiver>
 464:	8a e1       	ldi	r24, 0x1A	; 26
 466:	8a 95       	dec	r24
 468:	f1 f7       	brne	.-4      	; 0x466 <nRF_TX_Data+0x16>
 46a:	00 c0       	rjmp	.+0      	; 0x46c <nRF_TX_Data+0x1c>
	_delay_us(10);
	nRF_send_Payload(N1_payload_TX, PAYLOAD_LEN);
 46c:	68 e0       	ldi	r22, 0x08	; 8
 46e:	80 e0       	ldi	r24, 0x00	; 0
 470:	91 e0       	ldi	r25, 0x01	; 1
 472:	0e 94 10 02 	call	0x420	; 0x420 <nRF_send_Payload>
 476:	8a e1       	ldi	r24, 0x1A	; 26
 478:	8a 95       	dec	r24
 47a:	f1 f7       	brne	.-4      	; 0x478 <nRF_TX_Data+0x28>
 47c:	00 c0       	rjmp	.+0      	; 0x47e <nRF_TX_Data+0x2e>
	_delay_us(10);
	PORTB |= _BV(CSN);  //CSN high
 47e:	28 9a       	sbi	0x05, 0	; 5
 480:	8a e1       	ldi	r24, 0x1A	; 26
 482:	8a 95       	dec	r24
 484:	f1 f7       	brne	.-4      	; 0x482 <nRF_TX_Data+0x32>
 486:	00 c0       	rjmp	.+0      	; 0x488 <nRF_TX_Data+0x38>
	_delay_us(10);      //Need at least 10us before sending
	PORTB |= _BV(CE);   //CE high
 488:	2d 9a       	sbi	0x05, 5	; 5
 48a:	8a e1       	ldi	r24, 0x1A	; 26
 48c:	8a 95       	dec	r24
 48e:	f1 f7       	brne	.-4      	; 0x48c <nRF_TX_Data+0x3c>
 490:	00 c0       	rjmp	.+0      	; 0x492 <nRF_TX_Data+0x42>
	_delay_us(10);      //Hold CE high for at least 10us and not longer than 4ms
	PORTB &= ~_BV(CE);  //CE low
 492:	2d 98       	cbi	0x05, 5	; 5
 494:	08 95       	ret

00000496 <nRF_get_Status>:
}

uint8_t nRF_get_Status()
{
	uint8_t rv;
	PORTB &= ~_BV(CSN); //CSN low
 496:	28 98       	cbi	0x05, 0	; 5
	rv = SPI_Tranceiver(NOP);
 498:	8f ef       	ldi	r24, 0xFF	; 255
 49a:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <SPI_Tranceiver>
	PORTB |= _BV(CSN);  //CSN high
 49e:	28 9a       	sbi	0x05, 0	; 5
	return rv;
}
 4a0:	08 95       	ret

000004a2 <nRF_is_Sending>:
uint8_t nRF_is_Sending()
{
	uint8_t status;

	/* read the current status */
	status = nRF_get_Status();
 4a2:	0e 94 4b 02 	call	0x496	; 0x496 <nRF_get_Status>
 4a6:	98 2f       	mov	r25, r24
 4a8:	90 73       	andi	r25, 0x30	; 48
 4aa:	81 e0       	ldi	r24, 0x01	; 1
 4ac:	09 f0       	breq	.+2      	; 0x4b0 <nRF_is_Sending+0xe>
 4ae:	80 e0       	ldi	r24, 0x00	; 0
	{
		return 0; /* false */
	}

	return 1; /* true */
}
 4b0:	08 95       	ret

000004b2 <INT6_Init>:

void INT6_Init(void)
{
	EICRB &= ~(1 << ISC60) | (1 << ISC61);	//INT6 active when low
 4b2:	ea e6       	ldi	r30, 0x6A	; 106
 4b4:	f0 e0       	ldi	r31, 0x00	; 0
 4b6:	80 81       	ld	r24, Z
 4b8:	8f 7e       	andi	r24, 0xEF	; 239
 4ba:	80 83       	st	Z, r24
	EIMSK |= (1 << INT6);			//Enable INT6
 4bc:	ee 9a       	sbi	0x1d, 6	; 29
	sei();					//Enable global interrupts
 4be:	78 94       	sei
 4c0:	08 95       	ret

000004c2 <nRF_get_Payload>:
	SPI_Write_Byte(STATUS, (1 << RX_DR));
}

/* send and receive multiple bytes over SPI */
void nRF_get_Payload(uint8_t *data_out, uint8_t *data_in, uint8_t len)
{
 4c2:	cf 92       	push	r12
 4c4:	df 92       	push	r13
 4c6:	ef 92       	push	r14
 4c8:	ff 92       	push	r15
 4ca:	0f 93       	push	r16
 4cc:	1f 93       	push	r17
 4ce:	cf 93       	push	r28
 4d0:	df 93       	push	r29
	uint8_t i;

	for(i=0; i<len; i++)
 4d2:	44 23       	and	r20, r20
 4d4:	01 f1       	breq	.+64     	; 0x516 <nRF_get_Payload+0x54>
 4d6:	08 2f       	mov	r16, r24
 4d8:	19 2f       	mov	r17, r25
 4da:	eb 01       	movw	r28, r22
 4dc:	41 50       	subi	r20, 0x01	; 1
 4de:	e4 2e       	mov	r14, r20
 4e0:	f1 2c       	mov	r15, r1
 4e2:	8f ef       	ldi	r24, 0xFF	; 255
 4e4:	e8 1a       	sub	r14, r24
 4e6:	f8 0a       	sbc	r15, r24
 4e8:	e6 0e       	add	r14, r22
 4ea:	f7 1e       	adc	r15, r23
	{
		data_in[i] = SPI_Tranceiver(data_out[i]);
 4ec:	f8 01       	movw	r30, r16
 4ee:	81 91       	ld	r24, Z+
 4f0:	8f 01       	movw	r16, r30
 4f2:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <SPI_Tranceiver>
 4f6:	6e 01       	movw	r12, r28
 4f8:	89 93       	st	Y+, r24
		UART_Tx(data_in[i]);
 4fa:	0e 94 be 00 	call	0x17c	; 0x17c <UART_Tx>
		if (data_in[i] == 0xAA)
 4fe:	f6 01       	movw	r30, r12
 500:	80 81       	ld	r24, Z
 502:	8a 3a       	cpi	r24, 0xAA	; 170
 504:	29 f4       	brne	.+10     	; 0x510 <nRF_get_Payload+0x4e>
		{
			RX_Payload_cnt++;
 506:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <RX_Payload_cnt>
 50a:	8f 5f       	subi	r24, 0xFF	; 255
 50c:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <RX_Payload_cnt>
/* send and receive multiple bytes over SPI */
void nRF_get_Payload(uint8_t *data_out, uint8_t *data_in, uint8_t len)
{
	uint8_t i;

	for(i=0; i<len; i++)
 510:	ce 15       	cp	r28, r14
 512:	df 05       	cpc	r29, r15
 514:	59 f7       	brne	.-42     	; 0x4ec <nRF_get_Payload+0x2a>

//	if (RX_Payload_cnt != PAYLOAD_LEN)
//	{
//		sei();
//	}
}
 516:	df 91       	pop	r29
 518:	cf 91       	pop	r28
 51a:	1f 91       	pop	r17
 51c:	0f 91       	pop	r16
 51e:	ff 90       	pop	r15
 520:	ef 90       	pop	r14
 522:	df 90       	pop	r13
 524:	cf 90       	pop	r12
 526:	08 95       	ret

00000528 <__vector_7>:
	EIMSK |= (1 << INT6);			//Enable INT6
	sei();					//Enable global interrupts
}

ISR(INT6_vect)
{
 528:	1f 92       	push	r1
 52a:	0f 92       	push	r0
 52c:	0f b6       	in	r0, 0x3f	; 63
 52e:	0f 92       	push	r0
 530:	11 24       	eor	r1, r1
 532:	2f 93       	push	r18
 534:	3f 93       	push	r19
 536:	4f 93       	push	r20
 538:	5f 93       	push	r21
 53a:	6f 93       	push	r22
 53c:	7f 93       	push	r23
 53e:	8f 93       	push	r24
 540:	9f 93       	push	r25
 542:	af 93       	push	r26
 544:	bf 93       	push	r27
 546:	ef 93       	push	r30
 548:	ff 93       	push	r31
	cli();					//Disable global interrupt
 54a:	f8 94       	cli

	PORTB &= ~_BV(CE); 			//Stop listening
 54c:	2d 98       	cbi	0x05, 5	; 5
	// Pull down chip select
	PORTB &= ~_BV(CSN); //CSN low
 54e:	28 98       	cbi	0x05, 0	; 5
 550:	8a e1       	ldi	r24, 0x1A	; 26
 552:	8a 95       	dec	r24
 554:	f1 f7       	brne	.-4      	; 0x552 <__vector_7+0x2a>
 556:	00 c0       	rjmp	.+0      	; 0x558 <__vector_7+0x30>
	_delay_us(10);
	// Send command to read RX payload
	SPI_Tranceiver(R_RX_PAYLOAD);
 558:	81 e6       	ldi	r24, 0x61	; 97
 55a:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <SPI_Tranceiver>
 55e:	8a e1       	ldi	r24, 0x1A	; 26
 560:	8a 95       	dec	r24
 562:	f1 f7       	brne	.-4      	; 0x560 <__vector_7+0x38>
 564:	00 c0       	rjmp	.+0      	; 0x566 <__vector_7+0x3e>
	_delay_us(10);
	// Read payload
	nRF_get_Payload(N1_payload_RX, N1_payload_RX, PAYLOAD_LEN);
 566:	48 e0       	ldi	r20, 0x08	; 8
 568:	62 e1       	ldi	r22, 0x12	; 18
 56a:	71 e0       	ldi	r23, 0x01	; 1
 56c:	cb 01       	movw	r24, r22
 56e:	0e 94 61 02 	call	0x4c2	; 0x4c2 <nRF_get_Payload>
 572:	8a e1       	ldi	r24, 0x1A	; 26
 574:	8a 95       	dec	r24
 576:	f1 f7       	brne	.-4      	; 0x574 <__vector_7+0x4c>
 578:	00 c0       	rjmp	.+0      	; 0x57a <__vector_7+0x52>
	_delay_us(10);
	// Pull up chip select
	PORTB |= _BV(CSN);  //CSN high
 57a:	28 9a       	sbi	0x05, 0	; 5
 57c:	8a e1       	ldi	r24, 0x1A	; 26
 57e:	8a 95       	dec	r24
 580:	f1 f7       	brne	.-4      	; 0x57e <__vector_7+0x56>
 582:	00 c0       	rjmp	.+0      	; 0x584 <__vector_7+0x5c>
	_delay_us(10);
	// Reset status register
	SPI_Write_Byte(STATUS, (1 << RX_DR));
 584:	60 e4       	ldi	r22, 0x40	; 64
 586:	87 e0       	ldi	r24, 0x07	; 7
 588:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SPI_Write_Byte>
}
 58c:	ff 91       	pop	r31
 58e:	ef 91       	pop	r30
 590:	bf 91       	pop	r27
 592:	af 91       	pop	r26
 594:	9f 91       	pop	r25
 596:	8f 91       	pop	r24
 598:	7f 91       	pop	r23
 59a:	6f 91       	pop	r22
 59c:	5f 91       	pop	r21
 59e:	4f 91       	pop	r20
 5a0:	3f 91       	pop	r19
 5a2:	2f 91       	pop	r18
 5a4:	0f 90       	pop	r0
 5a6:	0f be       	out	0x3f, r0	; 63
 5a8:	0f 90       	pop	r0
 5aa:	1f 90       	pop	r1
 5ac:	18 95       	reti

000005ae <nRF_Reset>:
 5ae:	8a e1       	ldi	r24, 0x1A	; 26
 5b0:	8a 95       	dec	r24
 5b2:	f1 f7       	brne	.-4      	; 0x5b0 <nRF_Reset+0x2>
 5b4:	00 c0       	rjmp	.+0      	; 0x5b6 <nRF_Reset+0x8>

void nRF_Reset(void)
{
	_delay_us(10);
	//Reset IRQ-flags in status register
	SPI_Write_Byte(STATUS, 0x70);
 5b6:	60 e7       	ldi	r22, 0x70	; 112
 5b8:	87 e0       	ldi	r24, 0x07	; 7
 5ba:	0e 94 fe 00 	call	0x1fc	; 0x1fc <SPI_Write_Byte>
 5be:	8a e1       	ldi	r24, 0x1A	; 26
 5c0:	8a 95       	dec	r24
 5c2:	f1 f7       	brne	.-4      	; 0x5c0 <nRF_Reset+0x12>
 5c4:	00 c0       	rjmp	.+0      	; 0x5c6 <nRF_Reset+0x18>
 5c6:	08 95       	ret

000005c8 <main>:
** - Contains an endless loop
** - Sets the BNO055 in NDOF mode and fetches the quaternion data
*************************************************************************************/
int main(void)
{
	AVR_Init();
 5c8:	0e 94 75 00 	call	0xea	; 0xea <AVR_Init>
	UART_Init();
 5cc:	0e 94 a8 00 	call	0x150	; 0x150 <UART_Init>
	SPI_Init();
 5d0:	0e 94 c6 00 	call	0x18c	; 0x18c <SPI_Init>
	nRF_Init();
 5d4:	0e 94 e5 01 	call	0x3ca	; 0x3ca <nRF_Init>
	INT6_Init();
 5d8:	0e 94 59 02 	call	0x4b2	; 0x4b2 <INT6_Init>

	//Initialize the received payload count
	RX_Payload_cnt = 0;
 5dc:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <RX_Payload_cnt>

	nRF_Flush_RX();
 5e0:	0e 94 b0 01 	call	0x360	; 0x360 <nRF_Flush_RX>
	nRF_Reset();
 5e4:	0e 94 d7 02 	call	0x5ae	; 0x5ae <nRF_Reset>
	PORTB |= _BV(CE);			//Start listening
 5e8:	2d 9a       	sbi	0x05, 5	; 5

	//Endless Loop
	while(1)
	{
		if (RX_Payload_cnt == PAYLOAD_LEN)
 5ea:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <RX_Payload_cnt>
 5ee:	88 30       	cpi	r24, 0x08	; 8
 5f0:	e1 f7       	brne	.-8      	; 0x5ea <main+0x22>
		{
			RX_Payload_cnt = 0;
 5f2:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <RX_Payload_cnt>

			//Configure as Transmitter
			nRF_TX_Mode();
 5f6:	0e 94 8a 01 	call	0x314	; 0x314 <nRF_TX_Mode>

//			_delay_ms(1);

			nRF_TX_Data(N1_payload_TX);
 5fa:	80 e0       	ldi	r24, 0x00	; 0
 5fc:	91 e0       	ldi	r25, 0x01	; 1
 5fe:	0e 94 28 02 	call	0x450	; 0x450 <nRF_TX_Data>
			while(nRF_is_Sending());
 602:	0e 94 51 02 	call	0x4a2	; 0x4a2 <nRF_is_Sending>
 606:	81 11       	cpse	r24, r1
 608:	fc cf       	rjmp	.-8      	; 0x602 <main+0x3a>
			nRF_Reset();
 60a:	0e 94 d7 02 	call	0x5ae	; 0x5ae <nRF_Reset>

			//Configure as Receiver
			nRF_RX_Mode();
 60e:	0e 94 c6 01 	call	0x38c	; 0x38c <nRF_RX_Mode>
			nRF_Flush_RX();
 612:	0e 94 b0 01 	call	0x360	; 0x360 <nRF_Flush_RX>
			PORTB |= _BV(CE);	//Start listening again
 616:	2d 9a       	sbi	0x05, 5	; 5
			sei();
 618:	78 94       	sei
 61a:	e7 cf       	rjmp	.-50     	; 0x5ea <main+0x22>

0000061c <_exit>:
 61c:	f8 94       	cli

0000061e <__stop_program>:
 61e:	ff cf       	rjmp	.-2      	; 0x61e <__stop_program>
