
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a ECP5U -p LFE5U-85F -t CABGA381 -s 6 -oc Commercial
     ADCTest_First_Implementation.ngd -o ADCTest_First_Implementation_map.ncd
     -pr ADCTest_First_Implementation.prf -mp ADCTest_First_Implementation.mrp
     -lpf /home/user/SDR-HLS/Testing/1bitADCTest/First_Implementation/ADCTest_Fi
     rst_Implementation.lpf -lpf /home/user/SDR-HLS/Testing/1bitADCTest/First_Im
     plementation/constraints/ADCTest.lpf -gui -msgset
     /home/user/SDR-HLS/Testing/1bitADCTest/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFE5U-85FCABGA381
Target Performance:   6
Mapper:  sa5p00,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  05/22/24  16:33:43

Design Summary
--------------

   Number of registers:      1 out of 84255 (0%)
      PFU registers:            1 out of 83640 (0%)
      PIO registers:            0 out of   615 (0%)
   Number of SLICEs:         2 out of 41820 (0%)
      SLICEs as Logic/ROM:      2 out of 41820 (0%)
      SLICEs as RAM:            0 out of 31365 (0%)
      SLICEs as Carry:          0 out of 41820 (0%)
   Number of LUT4s:          1 out of 83640 (0%)
      Number used as logic LUTs:          1
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 4 out of 205 (2%)
      Number of PIO sites used for single ended IOs: 2
      Number of PIO sites used for differential IOs: 2 (represented by 1 PIO
     comps in NCD)
   Number of block RAMs:  0 out of 208 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  1 out of 4 (25%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:

                                    Page 1




Design:  top                                           Date:  05/22/24  16:33:43

Design Summary (cont)
---------------------
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 312 (0 %)
   Number of Used DSP ALU Sites:  0 out of 156 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 312 (0 %)
   Number of clocks:  2
     Net i_clk_c: 1 loads, 1 rising, 0 falling (Driver: PIO i_clk )
     Net clk_80mhz: 2 loads, 2 rising, 0 falling (Driver: PLL1/PLLInst_0 )
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net i_analog_c: 1 loads
     Net o_digital_c: 1 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| i_analog            | INPUT     | LVDS      |            |
+---------------------+-----------+-----------+------------+
| i_clk               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_digital           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i48 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.

     


                                    Page 2




Design:  top                                           Date:  05/22/24  16:33:43

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                PLL1/PLLInst_0
  PLL Type:                                         EHXPLLL
  Input Clock:                             PIN      i_clk_c
  Input Clock2:                                     NONE
  Input Clock select:                               NONE
  Output Clock(P):                         NODE     clk_80mhz
  Feedback Signal:                         NODE     clk_80mhz
  Reset Signal:                                     NONE
  Standby Signal:                          NODE     GND_net
  Input Clock Frequency (MHz):                      25.0000
  Output Clock(P) Frequency (MHz):                  83.3333
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              NONE
  Pre Divider B Input:                              NONE
  Pre Divider C Input:                              NONE
  Pre Divider D Input:                              NONE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     3
  CLKFB Divider:                                    10
  CLKOP Divider:                                    7
  CLKOS Divider:                                    1
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             NONE
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 FALLING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS2 Trim Option Rising/Falling:                NONE
  CLKOS2 Trim Option Delay:                         NONE
  CLKOS3 Desired Phase Shift(degree):               0
  CLKOS3 Trim Option Rising/Falling:                NONE
  CLKOS3 Trim Option Delay:                         NONE

ASIC Components
---------------

Instance Name: PLL1/PLLInst_0
         Type: EHXPLLL

Run Time and Memory Usage
-------------------------

   Total CPU Time: 2 secs  
   Total REAL Time: 3 secs  
   Peak Memory Usage: 451 MB
        


                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.
