<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed May  7 17:27:21 2025" VIVADOVERSION="2024.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="FPGA_Encoder_handler_inst_0" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoder_direction" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoder_direction" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoder_direction" PORT="clk"/>
        <CONNECTION INSTANCE="one_shot" PORT="clk"/>
        <CONNECTION INSTANCE="counter_nbit" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoder_direction" PORT="en"/>
        <CONNECTION INSTANCE="one_shot" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="max" SIGIS="undef" SIGNAME="counter_nbit_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="counter_nbit" PORT="done"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="14" NAME="position" RIGHT="0" SIGIS="undef" SIGNAME="counter_nbit_cnt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="counter_nbit" PORT="cnt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoder_direction" PORT="rst"/>
        <CONNECTION INSTANCE="one_shot" PORT="rst"/>
        <CONNECTION INSTANCE="counter_nbit" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/counter_nbit" HWVERSION="1.0" INSTANCE="counter_nbit" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="counter_nbit" VLNV="xilinx.com:module_ref:counter_nbit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="max_cnt" VALUE="32767"/>
        <PARAMETER NAME="n_bits" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_Encoder_handler_inst_0_counter_nbit_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="cnt" RIGHT="0" SIGIS="undef" SIGNAME="counter_nbit_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="position"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dir" SIGIS="undef" SIGNAME="encoder_direction_dir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_direction" PORT="dir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef" SIGNAME="counter_nbit_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="max"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="one_shot_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="one_shot" PORT="o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/encoder_direction" HWVERSION="1.0" INSTANCE="encoder_direction" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="encoder_direction" VLNV="xilinx.com:module_ref:encoder_direction:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_Encoder_handler_inst_0_encoder_direction_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dir" SIGIS="undef" SIGNAME="encoder_direction_dir">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_nbit" PORT="dir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pulse" SIGIS="undef" SIGNAME="encoder_direction_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="one_shot" PORT="i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/one_shot" HWVERSION="1.0" INSTANCE="one_shot" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="one_shot" VLNV="xilinx.com:module_ref:one_shot:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_Encoder_handler_inst_0_one_shot_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i" SIGIS="undef" SIGNAME="encoder_direction_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_direction" PORT="pulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o" SIGIS="undef" SIGNAME="one_shot_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_nbit" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
