
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -335.49

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -22.31

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.31

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.58   18.09   36.08   36.08 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.09    0.03   36.11 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.62    8.80    7.28   43.39 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.80    0.01   43.40 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.40   data arrival time
-----------------------------------------------------------------------------
                                 35.00   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.79   29.82   42.77   42.77 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.82    0.11   42.88 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.74   76.17   68.86  111.74 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.17    0.05  111.78 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.27   19.87   42.94  154.72 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.87    0.02  154.75 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.76   22.16  176.91 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.76    0.00  176.91 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.81   11.66   20.17  197.09 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.68    0.21  197.30 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.42   20.48  217.77 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.42    0.05  217.82 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.09   10.96   24.12  241.94 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.96    0.01  241.95 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.93    9.49   28.33  270.28 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.49    0.03  270.31 ^ resp_msg[13] (out)
                                270.31   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.31   data arrival time
-----------------------------------------------------------------------------
                                -22.31   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.79   29.82   42.77   42.77 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.82    0.11   42.88 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.74   76.17   68.86  111.74 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.17    0.05  111.78 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.27   19.87   42.94  154.72 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.87    0.02  154.75 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.76   22.16  176.91 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.76    0.00  176.91 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.81   11.66   20.17  197.09 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.68    0.21  197.30 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.42   20.48  217.77 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.42    0.05  217.82 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.09   10.96   24.12  241.94 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.96    0.01  241.95 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.93    9.49   28.33  270.28 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.49    0.03  270.31 ^ resp_msg[13] (out)
                                270.31   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.31   data arrival time
-----------------------------------------------------------------------------
                                -22.31   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
229.99417114257812

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7187

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.59792709350586

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8072

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.77   42.77 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  68.96  111.74 v _568_/SN (HAxp5_ASAP7_75t_R)
  42.99  154.72 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.41  185.13 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.06  207.19 v _369_/Y (OA21x2_ASAP7_75t_R)
  15.77  222.96 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.93  249.90 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.65  276.55 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.82  287.36 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.57  312.93 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  312.94 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.94   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.87  299.13   library setup time
         299.13   data required time
---------------------------------------------------------
         299.13   data required time
        -312.94   data arrival time
---------------------------------------------------------
         -13.81   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.08   36.08 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.30   43.39 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.40 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.40   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.40   data arrival time
---------------------------------------------------------
          35.00   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
270.3113

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-22.3113

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.253928

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.36e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.57e-04   2.17e-08   3.27e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.80e-04   2.70e-08   5.61e-04 100.0%
                          67.9%      32.1%       0.0%
