<html><head><meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1"><title>5. Let's Go Deeper</title><link rel="stylesheet" type="text/css" href="style.css"><meta name="generator" content="DocBook XSL Stylesheets V1.79.1"><link rel="home" href="index.html" title="Valgrind HOWTO"><link rel="up" href="index.html" title="Valgrind HOWTO"><link rel="prev" href="ar01s04.html" title="4. A Closer View"><link rel="next" href="ar01s06.html" title="6. Concluding Remarks"></head><body bgcolor="white" text="black" link="#0000FF" vlink="#840084" alink="#0000FF"><div class="navheader"><table width="100%" summary="Navigation header"><tr><th colspan="3" align="center">5. Let's Go Deeper</th></tr><tr><td width="20%" align="left"><a accesskey="p" href="ar01s04.html">Prev</a> </td><th width="60%" align="center"> </th><td width="20%" align="right"> <a accesskey="n" href="ar01s06.html">Next</a></td></tr></table><hr></div><div class="sect1"><div class="titlepage"><div><div><h2 class="title" style="clear: both"><a name="deeper"></a>5. Let's Go Deeper</h2></div></div></div><p>
Valgrind simulates an Intel x86 processor and runs our test program in
this synthetic processor. The two processors are not exactly same. Valgrind is
compiled into a shared object, valgrind.so. A shell script <code class="literal">valgrind</code> sets
the <code class="varname">LD_PRELOAD</code> environment variable to point to valgrind.so. This causes the .so to be loaded as an extra library to any subsequently executed
dynamically-linked ELF binary, permitting the program to be debugged.
</p><p>
The dynamic linker calls the initialization function of Valgrind. Then the
synthetic CPU takes control from the real CPU. In the memory there may be
some other .so files. The dynamic linker calls the initialization function of
all such .so files. Now the dynamic linker calls the <code class="function">main</code> of the loaded
program. When main returns, the synthetic CPU calls the finalization function of
valgrind.so. During the execution of the finalization function, summary of
all errors detected are printed and memory leaks are checked. Finalization
function exits giving back the control from the synthetic CPU to the real
one.
</p><div class="sect2"><div class="titlepage"><div><div><h3 class="title"><a name="val-validity"></a>5.1. How Valgrind Tracks Validity of Each Byte</h3></div></div></div><p>
For every byte processed, the synthetic processor maintains 9 bits,
8 'V' bits and 1 'A' bit. The 'V' bits indicate the validity of the 8 bits
in the byte and the 'A' bit indicates validity of the byte address. These
valid-value(V) bits are checked only in two situations:
</p><div class="orderedlist"><ol class="orderedlist" type="1"><li class="listitem"><p>when data is used for address generation,</p></li><li class="listitem"><p>when control flow decision is to be made.</p></li></ol></div><p>
In any of these two situations, if the data is found to be undefined an
error report will be generated. But no error reports are generated while
copying or adding undefined data.
</p><p>
However the case with floating-point data is different. During a
floating-point read instruction the 'V' bits corresponding to the data are
checked. Thus copying of uninitialized value will produce error in case of
floating-point numbers.
</p><p>
</p><pre class="programlisting">

#include &lt;stdlib.h&gt;
int main()
{
        int *p, *a;
        p = malloc(10*sizeof(int));
        a = malloc(10*sizeof(int));
        a[3] = p[3];
        free(a);
        free(p);
        return 0;
}

/*  produce no errors */

</pre><p>
</p><p>
</p><pre class="programlisting">

#include &lt;stdlib.h&gt;
int main()
{
        float *p, *a;
        p = malloc(10*sizeof(float));
        a = malloc(10*sizeof(float));
        a[3] = p[3];
        free(a);
        free(p);
        return 0;
}

/* produces error */

</pre><p>
</p><p>
All bytes that are in memory but not in CPU have an associated valid-address(A)
bit, which indicates whether the corresponding memory location is accessible by
the program. When a program starts, the 'A' bits corresponding to each global
variables are set. When a call <code class="function">malloc</code>, <code class="function">new</code> or any other memory allocating function is made, the 'A' bits corresponding to the allocated bytes are
set. Upon freeing the allocated block using <code class="function">free/new/new&#8216;&#8217;</code> the
corresponding 'A' bits are cleared. While doing a system call the 'A' bits
are changed appropriately.
</p><p>
When values are loaded from memory the 'A' bits corresponding to each
bytes are checked by Valgrind, and if the 'A' bit corresponding to a byte is set
then its 'V' bits is checked. If the 'V' bits are not set, an error will be
generated and the 'V' bits are set to indicate validity. This avoids long chain of
errors. If the 'A' bit corresponding to a loaded byte is 0 then its 'V' bits are
forced to set, despite the value being invalid.
</p><p>
Have a look on the following program. Run it.
</p><pre class="programlisting">
#include &lt;stdlib.h&gt;
int main()
{
        int *p, j;
        p = malloc(5*sizeof(int));
        j = p[5];
        if (p[5] == 1)
                i = p[5]+1;
        free(p);
        return 0;
}
</pre><p>
Here two errors occur. Both of them are due to the accessing address
location <code class="literal"> p + sizeof(int)*5 </code> which is not allocated to the program.
During the execution of <code class="literal">j = p[5]</code>, since the address <code class="literal"> p +
sizeof(int)*5 </code> is invalid, the 'V' bits of 4 bytes starting at location <code class="literal">p+sizeof(int)*5</code>
are forced to set. Therefore uninitialized value occurs neither during
the execution of <code class="literal">j = p[5]</code> nor during the execution of <code class="literal">if(p[5]==1)</code>.
</p></div><div class="sect2"><div class="titlepage"><div><div><h3 class="title"><a name="cacheprofiling"></a>5.2. Cache Profiling</h3></div></div></div><p>
Modern x86 machines use two levels of caching. These levels are L1 and
L2, in which L1 is a split cache that consists of Instruction cache(I1) and
Data cache(D1). L2 is a unified cache.
</p><p>
The configuration of a cache means its size, associativity and number
of lines. If the data requested by the processor appears in the upper level
it is called a hit. If the data is not found in the upper level, the
request is called a miss. The lower level in the hierarchy is then accessed to
retrieve the block containing requested data. In modern machines L1 is
first searched for data/instruction requested by the processor. If it is a
hit then that data/instruction is copied to some register in the processor.
Otherwise L2 is searched. If it is a hit then data/instruction is copied to
L1 and from there it is copied to a register. If the request to L2 also is
a miss then main memory has to be accessed.
</p><p>
Valgrind can simulate the cache, meaning it can display the things that
occur in the cache when a program is running. For this, first compile your program
with <code class="option">-g</code> option as usual. Then use the shell script <code class="literal">cachegrind</code> instead of <code class="literal">valgrind</code>.
</p><p>
Sample output:
</p><p>
</p><pre class="screen">
==7436== I1  refs:      12,841
==7436== I1  misses:       238
==7436== L2i misses:       237
==7436== I1  miss rate:   1.85%
==7436== L2i miss rate:   1.84%
==7436==
==7436== D   refs:       5,914  (4,626 rd + 1,288 wr)
==7436== D1  misses:       357  (  324 rd +    33 wr)
==7436== L2d misses:       352  (  319 rd +    33 wr)
==7436== D1  miss rate:    6.0% (  7.0%   +   2.5%  )
==7436== L2d miss rate:    5.9% (  6.8%   +   2.5%  )
==7436==
==7436== L2 refs:          595  (  562 rd +    33 wr)
==7436== L2 misses:        589  (  556 rd +    33 wr)
==7436== L2 miss rate:     3.1% (  3.1%   +   2.5%  )
</pre><p>
</p><p>
</p><pre class="screen">
   L2i misses means the number of instruction misses that occur in L2
cache.
   L2d misses means the number of data misses that occur in L2 cache.
   Total number of data references = Number of reads + Number of writes.
   Miss rate means fraction of misses that are not found in the upper
level.
</pre><p>
</p><p>
 The shell script <code class="literal">cachegrind</code> also produces a file, <code class="filename">cachegrind.out</code>, that
contains line-by-line cache profiling information which is not humanly
understandable. A program <code class="literal">vg_annotate</code> can easily interpret this
information. If the shell script <code class="literal">vg_annotate</code> is used without any arguments it will read the file <code class="filename">cachegrind.out</code> and produce an output which is humanly understandable.
</p><p>
When C, C++ or assembly source programs are passed as input to
<code class="literal">vg_annotate</code> it displays the number of cache reads, writes, misses etc.
</p><pre class="screen">
I1 cache:         16384 B, 32 B, 4-way associative
D1 cache:         16384 B, 32 B, 4-way associative
L2 cache:         262144 B, 32 B, 8-way associative
Command:          ./a.out
Events recorded:  Ir I1mr I2mr Dr D1mr D2mr Dw D1mw D2mw
Events shown:     Ir I1mr I2mr Dr D1mr D2mr Dw D1mw D2mw
Event sort order: Ir I1mr I2mr Dr D1mr D2mr Dw D1mw D2mw
Thresholds:       99 0 0 0 0 0 0 0 0
Include dirs:
User annotated:   valg_flo.c
Auto-annotation:  off
</pre><p>
User-annotated source: <code class="literal">valg_flo.c</code>:
</p><pre class="programlisting">
Ir I1mr I2mr Dr D1mr D2mr Dw D1mw D2mw

 .   .   .   .   .    .   .   .    .   #include&lt;stdlib.h&gt;
 .   .   .   .   .    .   .   .    .   int main()
 3   1   1   .   .    .   1   0    0   {
 .   .   .   .   .    .   .   .    .           float *p, *a;
 6   1   1   .   .    .   3   0    0           p = malloc(10*sizeof(float));
 6   0   0   .   .    .   3   0    0           a = malloc(10*sizeof(float));
 6   1   1   3   1    1   1   1    1           a[3] = p[3];
 4   0   0   1   0    0   1   0    0           free(a);
 4   0   0   1   0    0   1   0    0           free(p);
 2   0   0   2   0    0   .   .    .   }
</pre><p>
             </p><div class="itemizedlist"><ul class="itemizedlist" style="list-style-type: disc; "><li class="listitem"><p>Ir = Total instruction cache reads.</p></li><li class="listitem"><p>I1mr = I1 cache read misses.</p></li><li class="listitem"><p>I2mr = L2 cache instruction read misses.</p></li></ul></div><p>
</p></div></div><div class="navfooter"><hr><table width="100%" summary="Navigation footer"><tr><td width="40%" align="left"><a accesskey="p" href="ar01s04.html">Prev</a> </td><td width="20%" align="center"> </td><td width="40%" align="right"> <a accesskey="n" href="ar01s06.html">Next</a></td></tr><tr><td width="40%" align="left" valign="top">4. A Closer View </td><td width="20%" align="center"><a accesskey="h" href="index.html">Home</a></td><td width="40%" align="right" valign="top"> 6. Concluding Remarks</td></tr></table></div></body></html>
