

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s'
================================================================
* Date:           Sat Oct  4 21:50:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.248 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                           |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                  Instance                                 |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_74  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     503|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       1|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      50|    -|
|Register         |        -|     -|     129|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     130|     553|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+----+---+----+-----+
    |                                  Instance                                 |                          Module                          | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+----+---+----+-----+
    |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_74  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s  |        0|   0|  1|   0|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+----+---+----+-----+
    |Total                                                                      |                                                          |        0|   0|  1|   0|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln313_fu_138_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln317_fu_188_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln323_fu_212_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln328_fu_156_p2             |         +|   0|  0|  39|          32|           1|
    |and_ln289_1_fu_132_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln289_fu_126_p2             |       and|   0|  0|   2|           1|           1|
    |ap_condition_120                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op17_write_state1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_108_p2          |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln289_2_fu_114_p2          |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln289_3_fu_120_p2          |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln289_fu_90_p2             |      icmp|   0|  0|  39|          32|           4|
    |icmp_ln313_fu_144_p2            |      icmp|   0|  0|  39|          32|           9|
    |icmp_ln317_fu_194_p2            |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln323_fu_206_p2            |      icmp|   0|  0|  39|          32|           2|
    |ap_block_state1                 |        or|   0|  0|   2|           1|           1|
    |select_ln323_fu_218_p3          |    select|   0|  0|  32|           1|           2|
    |select_ln328_fu_162_p3          |    select|   0|  0|  32|           1|           4|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 503|         359|          41|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_storemerge_phi_fu_67_p4  |  14|          3|   32|         96|
    |layer2_out_blk_n                    |   9|          2|    1|          2|
    |pX                                  |   9|          2|   32|         64|
    |pY                                  |   9|          2|   32|         64|
    |sX                                  |   9|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  50|         11|  129|        290|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   1|   0|    1|          0|
    |pX         |  32|   0|   32|          0|
    |pY         |  32|   0|   32|          0|
    |sX         |  32|   0|   32|          0|
    |sY         |  32|   0|   32|          0|
    +-----------+----+----+-----+-----------+
    |Total      | 129|   0|  129|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|layer2_out_blk_n           |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|in_elem_0_0_0_0_0_val      |   in|   16|     ap_none|                                                    in_elem_0_0_0_0_0_val|        scalar|
|layer2_out_din             |  out|  320|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|    9|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|    9|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_full_n          |   in|    1|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_write           |  out|    1|     ap_fifo|                                                               layer2_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

