{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 25 23:55:33 2021 " "Info: Processing started: Thu Mar 25 23:55:33 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off quartus -c VHDL_code " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off quartus -c VHDL_code" {  } {  } 0}
{ "Info" "IMPP_MPP_AVAILABLE_IO_STANDARD_IN_DEVICE" "EP1S25F1020C5 " "Info: Auto device selection -- successful I/O standard check for EP1S25F1020C5" {  } {  } 0}
{ "Info" "IMPP_MPP_AVAILABLE_PCI_IO_IN_DEVICE" "EP1S25F1020C5 " "Info: Auto device selection -- successful PCI I/O clamp diode check for EP1S25F1020C5" {  } {  } 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "VHDL_code EP1S25F1020C5 " "Info: Automatically selected device EP1S25F1020C5 for design VHDL_code" {  } {  } 0}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S30F1020C5 " "Info: Device EP1S30F1020C5 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S40F1020C5 " "Info: Device EP1S40F1020C5 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S60F1020C5 " "Info: Device EP1S60F1020C5 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S60F1020C5_HARDCOPY_FPGA_PROTOTYPE " "Info: Device EP1S60F1020C5_HARDCOPY_FPGA_PROTOTYPE is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S80F1020C5 " "Info: Device EP1S80F1020C5 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S80F1020C5_HARDCOPY_FPGA_PROTOTYPE " "Info: Device EP1S80F1020C5_HARDCOPY_FPGA_PROTOTYPE is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "611 611 " "Info: No exact pin location assignment(s) for 611 pins of 611 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[0\] " "Info: Pin max_sum\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[1\] " "Info: Pin max_sum\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[2\] " "Info: Pin max_sum\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[3\] " "Info: Pin max_sum\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[4\] " "Info: Pin max_sum\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[5\] " "Info: Pin max_sum\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[6\] " "Info: Pin max_sum\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[7\] " "Info: Pin max_sum\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[8\] " "Info: Pin max_sum\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[9\] " "Info: Pin max_sum\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[10\] " "Info: Pin max_sum\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[11\] " "Info: Pin max_sum\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[12\] " "Info: Pin max_sum\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[13\] " "Info: Pin max_sum\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[14\] " "Info: Pin max_sum\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[15\] " "Info: Pin max_sum\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[16\] " "Info: Pin max_sum\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[17\] " "Info: Pin max_sum\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[18\] " "Info: Pin max_sum\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[19\] " "Info: Pin max_sum\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[20\] " "Info: Pin max_sum\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[21\] " "Info: Pin max_sum\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[22\] " "Info: Pin max_sum\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[23\] " "Info: Pin max_sum\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[24\] " "Info: Pin max_sum\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[25\] " "Info: Pin max_sum\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[26\] " "Info: Pin max_sum\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[27\] " "Info: Pin max_sum\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[28\] " "Info: Pin max_sum\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[29\] " "Info: Pin max_sum\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[30\] " "Info: Pin max_sum\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_sum\[31\] " "Info: Pin max_sum\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 10 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_sum\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_sum[31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_sum[31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[0\] " "Info: Pin max_value\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[1\] " "Info: Pin max_value\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[2\] " "Info: Pin max_value\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[3\] " "Info: Pin max_value\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[4\] " "Info: Pin max_value\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[5\] " "Info: Pin max_value\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[6\] " "Info: Pin max_value\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[7\] " "Info: Pin max_value\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[8\] " "Info: Pin max_value\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[9\] " "Info: Pin max_value\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[10\] " "Info: Pin max_value\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[11\] " "Info: Pin max_value\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[12\] " "Info: Pin max_value\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[13\] " "Info: Pin max_value\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[14\] " "Info: Pin max_value\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[15\] " "Info: Pin max_value\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[16\] " "Info: Pin max_value\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[17\] " "Info: Pin max_value\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[18\] " "Info: Pin max_value\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[19\] " "Info: Pin max_value\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[20\] " "Info: Pin max_value\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[21\] " "Info: Pin max_value\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[22\] " "Info: Pin max_value\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[23\] " "Info: Pin max_value\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[24\] " "Info: Pin max_value\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[25\] " "Info: Pin max_value\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[26\] " "Info: Pin max_value\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[27\] " "Info: Pin max_value\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[28\] " "Info: Pin max_value\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[29\] " "Info: Pin max_value\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[30\] " "Info: Pin max_value\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "max_value\[31\] " "Info: Pin max_value\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "max_value\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { max_value[31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { max_value[31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ready " "Info: Pin ready not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 12 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "ready" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { ready } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { ready } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[0\] " "Info: Pin current_col\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[1\] " "Info: Pin current_col\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[2\] " "Info: Pin current_col\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[3\] " "Info: Pin current_col\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[4\] " "Info: Pin current_col\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[5\] " "Info: Pin current_col\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[6\] " "Info: Pin current_col\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[7\] " "Info: Pin current_col\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[8\] " "Info: Pin current_col\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[9\] " "Info: Pin current_col\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[10\] " "Info: Pin current_col\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[11\] " "Info: Pin current_col\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[12\] " "Info: Pin current_col\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[13\] " "Info: Pin current_col\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[14\] " "Info: Pin current_col\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[15\] " "Info: Pin current_col\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[16\] " "Info: Pin current_col\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[17\] " "Info: Pin current_col\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[18\] " "Info: Pin current_col\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[19\] " "Info: Pin current_col\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[20\] " "Info: Pin current_col\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[21\] " "Info: Pin current_col\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[22\] " "Info: Pin current_col\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[23\] " "Info: Pin current_col\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[24\] " "Info: Pin current_col\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[25\] " "Info: Pin current_col\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[26\] " "Info: Pin current_col\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[27\] " "Info: Pin current_col\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[28\] " "Info: Pin current_col\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[29\] " "Info: Pin current_col\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[30\] " "Info: Pin current_col\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "current_col\[31\] " "Info: Pin current_col\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 13 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "current_col\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { current_col[31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { current_col[31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { reset } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { reset } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { clk } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { clk } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[0\] " "Info: Pin in_matrix\[3\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[0\] " "Info: Pin in_matrix\[3\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[0\] " "Info: Pin in_matrix\[3\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[0\] " "Info: Pin in_matrix\[3\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[0\] " "Info: Pin in_matrix\[2\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[0\] " "Info: Pin in_matrix\[2\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[0\] " "Info: Pin in_matrix\[2\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[0\] " "Info: Pin in_matrix\[2\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[0\] " "Info: Pin in_matrix\[0\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[0\] " "Info: Pin in_matrix\[0\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[0\] " "Info: Pin in_matrix\[0\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[0\] " "Info: Pin in_matrix\[0\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[22\] " "Info: Pin in_matrix\[0\]\[1\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[22\] " "Info: Pin in_matrix\[0\]\[2\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[22\] " "Info: Pin in_matrix\[0\]\[0\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[22\] " "Info: Pin in_matrix\[0\]\[3\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[12\] " "Info: Pin in_matrix\[0\]\[1\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[12\] " "Info: Pin in_matrix\[0\]\[2\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[12\] " "Info: Pin in_matrix\[0\]\[0\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[12\] " "Info: Pin in_matrix\[0\]\[3\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[27\] " "Info: Pin in_matrix\[0\]\[2\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[27\] " "Info: Pin in_matrix\[0\]\[1\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[27\] " "Info: Pin in_matrix\[0\]\[0\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[27\] " "Info: Pin in_matrix\[0\]\[3\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[10\] " "Info: Pin in_matrix\[0\]\[1\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[10\] " "Info: Pin in_matrix\[0\]\[2\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[10\] " "Info: Pin in_matrix\[0\]\[0\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[10\] " "Info: Pin in_matrix\[0\]\[3\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[30\] " "Info: Pin in_matrix\[0\]\[1\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[30\] " "Info: Pin in_matrix\[0\]\[2\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[30\] " "Info: Pin in_matrix\[0\]\[0\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[30\] " "Info: Pin in_matrix\[0\]\[3\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[11\] " "Info: Pin in_matrix\[0\]\[2\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[11\] " "Info: Pin in_matrix\[0\]\[1\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[11\] " "Info: Pin in_matrix\[0\]\[0\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[11\] " "Info: Pin in_matrix\[0\]\[3\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[9\] " "Info: Pin in_matrix\[0\]\[2\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[9\] " "Info: Pin in_matrix\[0\]\[1\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[9\] " "Info: Pin in_matrix\[0\]\[0\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[9\] " "Info: Pin in_matrix\[0\]\[3\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[21\] " "Info: Pin in_matrix\[0\]\[2\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[21\] " "Info: Pin in_matrix\[0\]\[1\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[21\] " "Info: Pin in_matrix\[0\]\[0\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[21\] " "Info: Pin in_matrix\[0\]\[3\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[26\] " "Info: Pin in_matrix\[0\]\[1\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[26\] " "Info: Pin in_matrix\[0\]\[2\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[26\] " "Info: Pin in_matrix\[0\]\[0\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[26\] " "Info: Pin in_matrix\[0\]\[3\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[7\] " "Info: Pin in_matrix\[0\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[7\] " "Info: Pin in_matrix\[0\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[7\] " "Info: Pin in_matrix\[0\]\[0\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[7\] " "Info: Pin in_matrix\[0\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[2\] " "Info: Pin in_matrix\[0\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[2\] " "Info: Pin in_matrix\[0\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[2\] " "Info: Pin in_matrix\[0\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[2\] " "Info: Pin in_matrix\[0\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[20\] " "Info: Pin in_matrix\[0\]\[1\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[20\] " "Info: Pin in_matrix\[0\]\[2\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[20\] " "Info: Pin in_matrix\[0\]\[0\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[20\] " "Info: Pin in_matrix\[0\]\[3\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[8\] " "Info: Pin in_matrix\[0\]\[1\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[8\] " "Info: Pin in_matrix\[0\]\[2\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[8\] " "Info: Pin in_matrix\[0\]\[0\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[8\] " "Info: Pin in_matrix\[0\]\[3\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[18\] " "Info: Pin in_matrix\[0\]\[1\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[18\] " "Info: Pin in_matrix\[0\]\[2\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[18\] " "Info: Pin in_matrix\[0\]\[0\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[18\] " "Info: Pin in_matrix\[0\]\[3\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[5\] " "Info: Pin in_matrix\[0\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[5\] " "Info: Pin in_matrix\[0\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[5\] " "Info: Pin in_matrix\[0\]\[0\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[5\] " "Info: Pin in_matrix\[0\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[19\] " "Info: Pin in_matrix\[0\]\[2\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[19\] " "Info: Pin in_matrix\[0\]\[1\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[19\] " "Info: Pin in_matrix\[0\]\[0\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[19\] " "Info: Pin in_matrix\[0\]\[3\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[6\] " "Info: Pin in_matrix\[0\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[6\] " "Info: Pin in_matrix\[0\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[6\] " "Info: Pin in_matrix\[0\]\[0\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[6\] " "Info: Pin in_matrix\[0\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[3\] " "Info: Pin in_matrix\[0\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[3\] " "Info: Pin in_matrix\[0\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[3\] " "Info: Pin in_matrix\[0\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[3\] " "Info: Pin in_matrix\[0\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[4\] " "Info: Pin in_matrix\[0\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[4\] " "Info: Pin in_matrix\[0\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[4\] " "Info: Pin in_matrix\[0\]\[0\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[4\] " "Info: Pin in_matrix\[0\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[13\] " "Info: Pin in_matrix\[0\]\[2\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[13\] " "Info: Pin in_matrix\[0\]\[1\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[13\] " "Info: Pin in_matrix\[0\]\[0\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[13\] " "Info: Pin in_matrix\[0\]\[3\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[23\] " "Info: Pin in_matrix\[0\]\[2\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[23\] " "Info: Pin in_matrix\[0\]\[1\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[23\] " "Info: Pin in_matrix\[0\]\[0\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[23\] " "Info: Pin in_matrix\[0\]\[3\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[28\] " "Info: Pin in_matrix\[0\]\[1\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[28\] " "Info: Pin in_matrix\[0\]\[2\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[28\] " "Info: Pin in_matrix\[0\]\[0\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[28\] " "Info: Pin in_matrix\[0\]\[3\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[14\] " "Info: Pin in_matrix\[0\]\[1\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[14\] " "Info: Pin in_matrix\[0\]\[2\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[14\] " "Info: Pin in_matrix\[0\]\[0\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[14\] " "Info: Pin in_matrix\[0\]\[3\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[15\] " "Info: Pin in_matrix\[0\]\[2\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[15\] " "Info: Pin in_matrix\[0\]\[1\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[15\] " "Info: Pin in_matrix\[0\]\[0\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[15\] " "Info: Pin in_matrix\[0\]\[3\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[24\] " "Info: Pin in_matrix\[0\]\[1\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[24\] " "Info: Pin in_matrix\[0\]\[2\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[24\] " "Info: Pin in_matrix\[0\]\[0\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[24\] " "Info: Pin in_matrix\[0\]\[3\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[25\] " "Info: Pin in_matrix\[0\]\[2\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[25\] " "Info: Pin in_matrix\[0\]\[1\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[25\] " "Info: Pin in_matrix\[0\]\[0\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[25\] " "Info: Pin in_matrix\[0\]\[3\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[29\] " "Info: Pin in_matrix\[0\]\[1\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[29\] " "Info: Pin in_matrix\[0\]\[2\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[29\] " "Info: Pin in_matrix\[0\]\[0\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[29\] " "Info: Pin in_matrix\[0\]\[3\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[16\] " "Info: Pin in_matrix\[0\]\[1\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[16\] " "Info: Pin in_matrix\[0\]\[2\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[16\] " "Info: Pin in_matrix\[0\]\[0\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[16\] " "Info: Pin in_matrix\[0\]\[3\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[1\] " "Info: Pin in_matrix\[0\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[1\] " "Info: Pin in_matrix\[0\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[1\] " "Info: Pin in_matrix\[0\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[1\] " "Info: Pin in_matrix\[0\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[17\] " "Info: Pin in_matrix\[0\]\[2\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[17\] " "Info: Pin in_matrix\[0\]\[1\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[17\] " "Info: Pin in_matrix\[0\]\[0\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[17\] " "Info: Pin in_matrix\[0\]\[3\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[2\]\[31\] " "Info: Pin in_matrix\[0\]\[2\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[2\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][2][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][2][31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[1\]\[31\] " "Info: Pin in_matrix\[0\]\[1\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[1\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][1][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][1][31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[0\]\[31\] " "Info: Pin in_matrix\[0\]\[0\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[0\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][0][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][0][31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[0\]\[3\]\[31\] " "Info: Pin in_matrix\[0\]\[3\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[0\]\[3\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[0][3][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[0][3][31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[0\] " "Info: Pin in_matrix\[1\]\[2\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[0\] " "Info: Pin in_matrix\[1\]\[1\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[0\] " "Info: Pin in_matrix\[1\]\[0\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[0\] " "Info: Pin in_matrix\[1\]\[3\]\[0\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[0\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][0] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[31\] " "Info: Pin in_matrix\[1\]\[2\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[31\] " "Info: Pin in_matrix\[1\]\[1\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[31\] " "Info: Pin in_matrix\[1\]\[0\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[31\] " "Info: Pin in_matrix\[1\]\[3\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[1\] " "Info: Pin in_matrix\[3\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[1\] " "Info: Pin in_matrix\[3\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[1\] " "Info: Pin in_matrix\[3\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[1\] " "Info: Pin in_matrix\[3\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[1\] " "Info: Pin in_matrix\[2\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[1\] " "Info: Pin in_matrix\[2\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[1\] " "Info: Pin in_matrix\[2\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[1\] " "Info: Pin in_matrix\[2\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[1\] " "Info: Pin in_matrix\[1\]\[1\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[1\] " "Info: Pin in_matrix\[1\]\[2\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[1\] " "Info: Pin in_matrix\[1\]\[0\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[1\] " "Info: Pin in_matrix\[1\]\[3\]\[1\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[1\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][1] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[2\] " "Info: Pin in_matrix\[3\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[2\] " "Info: Pin in_matrix\[3\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[2\] " "Info: Pin in_matrix\[3\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[2\] " "Info: Pin in_matrix\[3\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[2\] " "Info: Pin in_matrix\[2\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[2\] " "Info: Pin in_matrix\[2\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[2\] " "Info: Pin in_matrix\[2\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[2\] " "Info: Pin in_matrix\[2\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[2\] " "Info: Pin in_matrix\[1\]\[2\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[2\] " "Info: Pin in_matrix\[1\]\[1\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[2\] " "Info: Pin in_matrix\[1\]\[0\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[2\] " "Info: Pin in_matrix\[1\]\[3\]\[2\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[2\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][2] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[3\] " "Info: Pin in_matrix\[3\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[3\] " "Info: Pin in_matrix\[3\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[3\] " "Info: Pin in_matrix\[3\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[3\] " "Info: Pin in_matrix\[3\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[3\] " "Info: Pin in_matrix\[2\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[3\] " "Info: Pin in_matrix\[2\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[3\] " "Info: Pin in_matrix\[2\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[3\] " "Info: Pin in_matrix\[2\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[3\] " "Info: Pin in_matrix\[1\]\[1\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[3\] " "Info: Pin in_matrix\[1\]\[2\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[3\] " "Info: Pin in_matrix\[1\]\[0\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[3\] " "Info: Pin in_matrix\[1\]\[3\]\[3\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[3\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][3] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[4\] " "Info: Pin in_matrix\[3\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[4\] " "Info: Pin in_matrix\[3\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[4\] " "Info: Pin in_matrix\[3\]\[0\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[4\] " "Info: Pin in_matrix\[3\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[4\] " "Info: Pin in_matrix\[2\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[4\] " "Info: Pin in_matrix\[2\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[4\] " "Info: Pin in_matrix\[2\]\[0\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[4\] " "Info: Pin in_matrix\[2\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[4\] " "Info: Pin in_matrix\[1\]\[2\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[4\] " "Info: Pin in_matrix\[1\]\[1\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[4\] " "Info: Pin in_matrix\[1\]\[0\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[4\] " "Info: Pin in_matrix\[1\]\[3\]\[4\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[4\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][4] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[5\] " "Info: Pin in_matrix\[3\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[5\] " "Info: Pin in_matrix\[3\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[5\] " "Info: Pin in_matrix\[3\]\[0\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[5\] " "Info: Pin in_matrix\[3\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[5\] " "Info: Pin in_matrix\[2\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[5\] " "Info: Pin in_matrix\[2\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[5\] " "Info: Pin in_matrix\[2\]\[0\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[5\] " "Info: Pin in_matrix\[2\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[5\] " "Info: Pin in_matrix\[1\]\[1\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[5\] " "Info: Pin in_matrix\[1\]\[2\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[5\] " "Info: Pin in_matrix\[1\]\[0\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[5\] " "Info: Pin in_matrix\[1\]\[3\]\[5\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[5\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][5] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[6\] " "Info: Pin in_matrix\[3\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[6\] " "Info: Pin in_matrix\[3\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[6\] " "Info: Pin in_matrix\[3\]\[0\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[6\] " "Info: Pin in_matrix\[3\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[6\] " "Info: Pin in_matrix\[2\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[6\] " "Info: Pin in_matrix\[2\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[6\] " "Info: Pin in_matrix\[2\]\[0\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[6\] " "Info: Pin in_matrix\[2\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[6\] " "Info: Pin in_matrix\[1\]\[2\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[6\] " "Info: Pin in_matrix\[1\]\[1\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[6\] " "Info: Pin in_matrix\[1\]\[0\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[6\] " "Info: Pin in_matrix\[1\]\[3\]\[6\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[6\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][6] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[7\] " "Info: Pin in_matrix\[3\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[7\] " "Info: Pin in_matrix\[3\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[7\] " "Info: Pin in_matrix\[3\]\[0\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[7\] " "Info: Pin in_matrix\[3\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[7\] " "Info: Pin in_matrix\[2\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[7\] " "Info: Pin in_matrix\[2\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[7\] " "Info: Pin in_matrix\[2\]\[0\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[7\] " "Info: Pin in_matrix\[2\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[7\] " "Info: Pin in_matrix\[1\]\[1\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[7\] " "Info: Pin in_matrix\[1\]\[2\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[7\] " "Info: Pin in_matrix\[1\]\[0\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[7\] " "Info: Pin in_matrix\[1\]\[3\]\[7\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[7\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][7] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[8\] " "Info: Pin in_matrix\[3\]\[2\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[8\] " "Info: Pin in_matrix\[3\]\[1\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[8\] " "Info: Pin in_matrix\[3\]\[0\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[8\] " "Info: Pin in_matrix\[3\]\[3\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[8\] " "Info: Pin in_matrix\[2\]\[1\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[8\] " "Info: Pin in_matrix\[2\]\[2\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[8\] " "Info: Pin in_matrix\[2\]\[0\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[8\] " "Info: Pin in_matrix\[2\]\[3\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[8\] " "Info: Pin in_matrix\[1\]\[2\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[8\] " "Info: Pin in_matrix\[1\]\[1\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[8\] " "Info: Pin in_matrix\[1\]\[0\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[8\] " "Info: Pin in_matrix\[1\]\[3\]\[8\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[8\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][8] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[9\] " "Info: Pin in_matrix\[3\]\[1\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[9\] " "Info: Pin in_matrix\[3\]\[2\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[9\] " "Info: Pin in_matrix\[3\]\[0\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[9\] " "Info: Pin in_matrix\[3\]\[3\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[9\] " "Info: Pin in_matrix\[2\]\[2\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[9\] " "Info: Pin in_matrix\[2\]\[1\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[9\] " "Info: Pin in_matrix\[2\]\[0\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[9\] " "Info: Pin in_matrix\[2\]\[3\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[9\] " "Info: Pin in_matrix\[1\]\[1\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[9\] " "Info: Pin in_matrix\[1\]\[2\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[9\] " "Info: Pin in_matrix\[1\]\[0\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[9\] " "Info: Pin in_matrix\[1\]\[3\]\[9\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[9\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][9] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[10\] " "Info: Pin in_matrix\[3\]\[2\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[10\] " "Info: Pin in_matrix\[3\]\[1\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[10\] " "Info: Pin in_matrix\[3\]\[0\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[10\] " "Info: Pin in_matrix\[3\]\[3\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[10\] " "Info: Pin in_matrix\[2\]\[1\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[10\] " "Info: Pin in_matrix\[2\]\[2\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[10\] " "Info: Pin in_matrix\[2\]\[0\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[10\] " "Info: Pin in_matrix\[2\]\[3\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[10\] " "Info: Pin in_matrix\[1\]\[2\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[10\] " "Info: Pin in_matrix\[1\]\[1\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[10\] " "Info: Pin in_matrix\[1\]\[0\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[10\] " "Info: Pin in_matrix\[1\]\[3\]\[10\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[10\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][10] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[11\] " "Info: Pin in_matrix\[3\]\[1\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[11\] " "Info: Pin in_matrix\[3\]\[2\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[11\] " "Info: Pin in_matrix\[3\]\[0\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[11\] " "Info: Pin in_matrix\[3\]\[3\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[11\] " "Info: Pin in_matrix\[2\]\[2\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[11\] " "Info: Pin in_matrix\[2\]\[1\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[11\] " "Info: Pin in_matrix\[2\]\[0\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[11\] " "Info: Pin in_matrix\[2\]\[3\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[11\] " "Info: Pin in_matrix\[1\]\[1\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[11\] " "Info: Pin in_matrix\[1\]\[2\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[11\] " "Info: Pin in_matrix\[1\]\[0\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[11\] " "Info: Pin in_matrix\[1\]\[3\]\[11\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[11\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][11] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[12\] " "Info: Pin in_matrix\[3\]\[2\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[12\] " "Info: Pin in_matrix\[3\]\[1\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[12\] " "Info: Pin in_matrix\[3\]\[0\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[12\] " "Info: Pin in_matrix\[3\]\[3\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[12\] " "Info: Pin in_matrix\[2\]\[1\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[12\] " "Info: Pin in_matrix\[2\]\[2\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[12\] " "Info: Pin in_matrix\[2\]\[0\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[12\] " "Info: Pin in_matrix\[2\]\[3\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[12\] " "Info: Pin in_matrix\[1\]\[2\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[12\] " "Info: Pin in_matrix\[1\]\[1\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[12\] " "Info: Pin in_matrix\[1\]\[0\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[12\] " "Info: Pin in_matrix\[1\]\[3\]\[12\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[12\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][12] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[13\] " "Info: Pin in_matrix\[3\]\[1\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[13\] " "Info: Pin in_matrix\[3\]\[2\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[13\] " "Info: Pin in_matrix\[3\]\[0\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[13\] " "Info: Pin in_matrix\[3\]\[3\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[13\] " "Info: Pin in_matrix\[2\]\[2\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[13\] " "Info: Pin in_matrix\[2\]\[1\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[13\] " "Info: Pin in_matrix\[2\]\[0\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[13\] " "Info: Pin in_matrix\[2\]\[3\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[13\] " "Info: Pin in_matrix\[1\]\[1\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[13\] " "Info: Pin in_matrix\[1\]\[2\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[13\] " "Info: Pin in_matrix\[1\]\[0\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[13\] " "Info: Pin in_matrix\[1\]\[3\]\[13\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[13\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][13] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[14\] " "Info: Pin in_matrix\[3\]\[2\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[14\] " "Info: Pin in_matrix\[3\]\[1\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[14\] " "Info: Pin in_matrix\[3\]\[0\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[14\] " "Info: Pin in_matrix\[3\]\[3\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[14\] " "Info: Pin in_matrix\[2\]\[1\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[14\] " "Info: Pin in_matrix\[2\]\[2\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[14\] " "Info: Pin in_matrix\[2\]\[0\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[14\] " "Info: Pin in_matrix\[2\]\[3\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[14\] " "Info: Pin in_matrix\[1\]\[2\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[14\] " "Info: Pin in_matrix\[1\]\[1\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[14\] " "Info: Pin in_matrix\[1\]\[0\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[14\] " "Info: Pin in_matrix\[1\]\[3\]\[14\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[14\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][14] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[15\] " "Info: Pin in_matrix\[3\]\[1\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[15\] " "Info: Pin in_matrix\[3\]\[2\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[15\] " "Info: Pin in_matrix\[3\]\[0\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[15\] " "Info: Pin in_matrix\[3\]\[3\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[15\] " "Info: Pin in_matrix\[2\]\[2\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[15\] " "Info: Pin in_matrix\[2\]\[1\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[15\] " "Info: Pin in_matrix\[2\]\[0\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[15\] " "Info: Pin in_matrix\[2\]\[3\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[15\] " "Info: Pin in_matrix\[1\]\[1\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[15\] " "Info: Pin in_matrix\[1\]\[2\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[15\] " "Info: Pin in_matrix\[1\]\[0\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[15\] " "Info: Pin in_matrix\[1\]\[3\]\[15\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[15\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][15] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[16\] " "Info: Pin in_matrix\[3\]\[2\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[16\] " "Info: Pin in_matrix\[3\]\[1\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[16\] " "Info: Pin in_matrix\[3\]\[0\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[16\] " "Info: Pin in_matrix\[3\]\[3\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[16\] " "Info: Pin in_matrix\[2\]\[1\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[16\] " "Info: Pin in_matrix\[2\]\[2\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[16\] " "Info: Pin in_matrix\[2\]\[0\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[16\] " "Info: Pin in_matrix\[2\]\[3\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[16\] " "Info: Pin in_matrix\[1\]\[2\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[16\] " "Info: Pin in_matrix\[1\]\[1\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[16\] " "Info: Pin in_matrix\[1\]\[0\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[16\] " "Info: Pin in_matrix\[1\]\[3\]\[16\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[16\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][16] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[17\] " "Info: Pin in_matrix\[3\]\[1\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[17\] " "Info: Pin in_matrix\[3\]\[2\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[17\] " "Info: Pin in_matrix\[3\]\[0\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[17\] " "Info: Pin in_matrix\[3\]\[3\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[17\] " "Info: Pin in_matrix\[2\]\[2\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[17\] " "Info: Pin in_matrix\[2\]\[1\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[17\] " "Info: Pin in_matrix\[2\]\[0\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[17\] " "Info: Pin in_matrix\[2\]\[3\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[17\] " "Info: Pin in_matrix\[1\]\[1\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[17\] " "Info: Pin in_matrix\[1\]\[2\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[17\] " "Info: Pin in_matrix\[1\]\[0\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[17\] " "Info: Pin in_matrix\[1\]\[3\]\[17\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[17\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][17] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[18\] " "Info: Pin in_matrix\[3\]\[2\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[18\] " "Info: Pin in_matrix\[3\]\[1\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[18\] " "Info: Pin in_matrix\[3\]\[0\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[18\] " "Info: Pin in_matrix\[3\]\[3\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[18\] " "Info: Pin in_matrix\[2\]\[1\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[18\] " "Info: Pin in_matrix\[2\]\[2\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[18\] " "Info: Pin in_matrix\[2\]\[0\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[18\] " "Info: Pin in_matrix\[2\]\[3\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[18\] " "Info: Pin in_matrix\[1\]\[2\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[18\] " "Info: Pin in_matrix\[1\]\[1\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[18\] " "Info: Pin in_matrix\[1\]\[0\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[18\] " "Info: Pin in_matrix\[1\]\[3\]\[18\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[18\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][18] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[19\] " "Info: Pin in_matrix\[3\]\[1\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[19\] " "Info: Pin in_matrix\[3\]\[2\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[19\] " "Info: Pin in_matrix\[3\]\[0\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[19\] " "Info: Pin in_matrix\[3\]\[3\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[19\] " "Info: Pin in_matrix\[2\]\[2\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[19\] " "Info: Pin in_matrix\[2\]\[1\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[19\] " "Info: Pin in_matrix\[2\]\[0\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[19\] " "Info: Pin in_matrix\[2\]\[3\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[19\] " "Info: Pin in_matrix\[1\]\[1\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[19\] " "Info: Pin in_matrix\[1\]\[2\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[19\] " "Info: Pin in_matrix\[1\]\[0\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[19\] " "Info: Pin in_matrix\[1\]\[3\]\[19\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[19\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][19] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[20\] " "Info: Pin in_matrix\[3\]\[2\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[20\] " "Info: Pin in_matrix\[3\]\[1\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[20\] " "Info: Pin in_matrix\[3\]\[0\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[20\] " "Info: Pin in_matrix\[3\]\[3\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[20\] " "Info: Pin in_matrix\[2\]\[1\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[20\] " "Info: Pin in_matrix\[2\]\[2\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[20\] " "Info: Pin in_matrix\[2\]\[0\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[20\] " "Info: Pin in_matrix\[2\]\[3\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[20\] " "Info: Pin in_matrix\[1\]\[2\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[20\] " "Info: Pin in_matrix\[1\]\[1\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[20\] " "Info: Pin in_matrix\[1\]\[0\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[20\] " "Info: Pin in_matrix\[1\]\[3\]\[20\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[20\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][20] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[21\] " "Info: Pin in_matrix\[3\]\[1\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[21\] " "Info: Pin in_matrix\[3\]\[2\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[21\] " "Info: Pin in_matrix\[3\]\[0\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[21\] " "Info: Pin in_matrix\[3\]\[3\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[21\] " "Info: Pin in_matrix\[2\]\[2\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[21\] " "Info: Pin in_matrix\[2\]\[1\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[21\] " "Info: Pin in_matrix\[2\]\[0\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[21\] " "Info: Pin in_matrix\[2\]\[3\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[21\] " "Info: Pin in_matrix\[1\]\[1\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[21\] " "Info: Pin in_matrix\[1\]\[2\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[21\] " "Info: Pin in_matrix\[1\]\[0\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[21\] " "Info: Pin in_matrix\[1\]\[3\]\[21\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[21\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][21] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[22\] " "Info: Pin in_matrix\[3\]\[2\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[22\] " "Info: Pin in_matrix\[3\]\[1\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[22\] " "Info: Pin in_matrix\[3\]\[0\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[22\] " "Info: Pin in_matrix\[3\]\[3\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[22\] " "Info: Pin in_matrix\[2\]\[1\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[22\] " "Info: Pin in_matrix\[2\]\[2\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[22\] " "Info: Pin in_matrix\[2\]\[0\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[22\] " "Info: Pin in_matrix\[2\]\[3\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[22\] " "Info: Pin in_matrix\[1\]\[2\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[22\] " "Info: Pin in_matrix\[1\]\[1\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[22\] " "Info: Pin in_matrix\[1\]\[0\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[22\] " "Info: Pin in_matrix\[1\]\[3\]\[22\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[22\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][22] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[23\] " "Info: Pin in_matrix\[3\]\[1\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[23\] " "Info: Pin in_matrix\[3\]\[2\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[23\] " "Info: Pin in_matrix\[3\]\[0\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[23\] " "Info: Pin in_matrix\[3\]\[3\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[23\] " "Info: Pin in_matrix\[2\]\[2\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[23\] " "Info: Pin in_matrix\[2\]\[1\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[23\] " "Info: Pin in_matrix\[2\]\[0\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[23\] " "Info: Pin in_matrix\[2\]\[3\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[23\] " "Info: Pin in_matrix\[1\]\[1\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[23\] " "Info: Pin in_matrix\[1\]\[2\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[23\] " "Info: Pin in_matrix\[1\]\[0\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[23\] " "Info: Pin in_matrix\[1\]\[3\]\[23\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[23\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][23] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[24\] " "Info: Pin in_matrix\[3\]\[2\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[24\] " "Info: Pin in_matrix\[3\]\[1\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[24\] " "Info: Pin in_matrix\[3\]\[0\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[24\] " "Info: Pin in_matrix\[3\]\[3\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[24\] " "Info: Pin in_matrix\[2\]\[1\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[24\] " "Info: Pin in_matrix\[2\]\[2\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[24\] " "Info: Pin in_matrix\[2\]\[0\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[24\] " "Info: Pin in_matrix\[2\]\[3\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[24\] " "Info: Pin in_matrix\[1\]\[2\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[24\] " "Info: Pin in_matrix\[1\]\[1\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[24\] " "Info: Pin in_matrix\[1\]\[0\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[24\] " "Info: Pin in_matrix\[1\]\[3\]\[24\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[24\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][24] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[25\] " "Info: Pin in_matrix\[3\]\[1\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[25\] " "Info: Pin in_matrix\[3\]\[2\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[25\] " "Info: Pin in_matrix\[3\]\[0\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[25\] " "Info: Pin in_matrix\[3\]\[3\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[25\] " "Info: Pin in_matrix\[2\]\[2\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[25\] " "Info: Pin in_matrix\[2\]\[1\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[25\] " "Info: Pin in_matrix\[2\]\[0\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[25\] " "Info: Pin in_matrix\[2\]\[3\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[25\] " "Info: Pin in_matrix\[1\]\[1\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[25\] " "Info: Pin in_matrix\[1\]\[2\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[25\] " "Info: Pin in_matrix\[1\]\[0\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[25\] " "Info: Pin in_matrix\[1\]\[3\]\[25\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[25\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][25] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[26\] " "Info: Pin in_matrix\[3\]\[2\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[26\] " "Info: Pin in_matrix\[3\]\[1\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[26\] " "Info: Pin in_matrix\[3\]\[0\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[26\] " "Info: Pin in_matrix\[3\]\[3\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[26\] " "Info: Pin in_matrix\[2\]\[1\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[26\] " "Info: Pin in_matrix\[2\]\[2\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[26\] " "Info: Pin in_matrix\[2\]\[0\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[26\] " "Info: Pin in_matrix\[2\]\[3\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[26\] " "Info: Pin in_matrix\[1\]\[2\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[26\] " "Info: Pin in_matrix\[1\]\[1\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[26\] " "Info: Pin in_matrix\[1\]\[0\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[26\] " "Info: Pin in_matrix\[1\]\[3\]\[26\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[26\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][26] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[27\] " "Info: Pin in_matrix\[3\]\[1\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[27\] " "Info: Pin in_matrix\[3\]\[2\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[27\] " "Info: Pin in_matrix\[3\]\[0\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[27\] " "Info: Pin in_matrix\[3\]\[3\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[27\] " "Info: Pin in_matrix\[2\]\[2\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[27\] " "Info: Pin in_matrix\[2\]\[1\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[27\] " "Info: Pin in_matrix\[2\]\[0\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[27\] " "Info: Pin in_matrix\[2\]\[3\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[27\] " "Info: Pin in_matrix\[1\]\[1\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[27\] " "Info: Pin in_matrix\[1\]\[2\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[27\] " "Info: Pin in_matrix\[1\]\[0\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[27\] " "Info: Pin in_matrix\[1\]\[3\]\[27\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[27\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][27] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[28\] " "Info: Pin in_matrix\[3\]\[1\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[28\] " "Info: Pin in_matrix\[3\]\[2\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[28\] " "Info: Pin in_matrix\[3\]\[0\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[28\] " "Info: Pin in_matrix\[3\]\[3\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[28\] " "Info: Pin in_matrix\[2\]\[2\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[28\] " "Info: Pin in_matrix\[2\]\[1\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[28\] " "Info: Pin in_matrix\[2\]\[0\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[28\] " "Info: Pin in_matrix\[2\]\[3\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[28\] " "Info: Pin in_matrix\[1\]\[2\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[28\] " "Info: Pin in_matrix\[1\]\[1\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[28\] " "Info: Pin in_matrix\[1\]\[0\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[28\] " "Info: Pin in_matrix\[1\]\[3\]\[28\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[28\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][28] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[29\] " "Info: Pin in_matrix\[3\]\[1\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[29\] " "Info: Pin in_matrix\[3\]\[2\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[29\] " "Info: Pin in_matrix\[3\]\[0\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[29\] " "Info: Pin in_matrix\[3\]\[3\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[29\] " "Info: Pin in_matrix\[2\]\[2\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[29\] " "Info: Pin in_matrix\[2\]\[1\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[29\] " "Info: Pin in_matrix\[2\]\[0\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[29\] " "Info: Pin in_matrix\[2\]\[3\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[29\] " "Info: Pin in_matrix\[1\]\[2\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[29\] " "Info: Pin in_matrix\[1\]\[1\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[29\] " "Info: Pin in_matrix\[1\]\[0\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[29\] " "Info: Pin in_matrix\[1\]\[3\]\[29\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[29\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][29] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[30\] " "Info: Pin in_matrix\[3\]\[2\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[30\] " "Info: Pin in_matrix\[3\]\[1\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[30\] " "Info: Pin in_matrix\[3\]\[0\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[30\] " "Info: Pin in_matrix\[3\]\[3\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[30\] " "Info: Pin in_matrix\[2\]\[1\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[30\] " "Info: Pin in_matrix\[2\]\[2\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[30\] " "Info: Pin in_matrix\[2\]\[0\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[30\] " "Info: Pin in_matrix\[2\]\[3\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[2\]\[30\] " "Info: Pin in_matrix\[1\]\[2\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[2\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][2][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][2][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[1\]\[30\] " "Info: Pin in_matrix\[1\]\[1\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[1\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][1][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][1][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[0\]\[30\] " "Info: Pin in_matrix\[1\]\[0\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[0\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][0][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][0][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[1\]\[3\]\[30\] " "Info: Pin in_matrix\[1\]\[3\]\[30\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[1\]\[3\]\[30\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[1][3][30] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[1][3][30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[1\]\[31\] " "Info: Pin in_matrix\[3\]\[1\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[1\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][1][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][1][31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[2\]\[31\] " "Info: Pin in_matrix\[3\]\[2\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[2\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][2][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][2][31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[0\]\[31\] " "Info: Pin in_matrix\[3\]\[0\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[0\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][0][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][0][31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[3\]\[3\]\[31\] " "Info: Pin in_matrix\[3\]\[3\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[3\]\[3\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[3][3][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[3][3][31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[1\]\[31\] " "Info: Pin in_matrix\[2\]\[1\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[1\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][1][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][1][31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[2\]\[31\] " "Info: Pin in_matrix\[2\]\[2\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[2\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][2][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][2][31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[0\]\[31\] " "Info: Pin in_matrix\[2\]\[0\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[0\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][0][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][0][31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "in_matrix\[2\]\[3\]\[31\] " "Info: Pin in_matrix\[2\]\[3\]\[31\] not assigned to an exact location on the device" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "in_matrix\[2\]\[3\]\[31\]" } } } } { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { in_matrix[2][3][31] } "NODE_NAME" } "" } } { "F:/lab24/VHDL_code/VHDL_code.fld" "" { Floorplan "F:/lab24/VHDL_code/VHDL_code.fld" "" "" { in_matrix[2][3][31] } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN T4 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN T4" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 7 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock in PIN T6 " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock in PIN T6" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ready~11 " "Info: Destination \"ready~11\" may be non-global or may not use global clock" {  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 12 -1 0 } }  } 0}  } { { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 8 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start inferring scan chains for DSP blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Inferring scan chains for DSP blocks is complete" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "609 unused 3.30 512 97 0 " "Info: Number of I/O pins in group: 609 (unused VREF, 3.30 VCCIO, 512 input, 97 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 84 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  84 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 80 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 88 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  88 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 1 90 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  90 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 2 78 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  78 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 0 84 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  84 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 91 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  91 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 88 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  88 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use unused 0 6 " "Info: I/O bank number 9 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use unused 0 4 " "Info: I/O bank number 10 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  4 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use unused 0 6 " "Info: I/O bank number 11 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use unused 0 4 " "Info: I/O bank number 12 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  4 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "22.950 ns register register " "Info: Estimated most critical path is register to register delay of 22.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns index\[0\] 1 REG LAB_X52_Y32 196 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X52_Y32; Fanout = 196; REG Node = 'index\[0\]'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "" { index[0] } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.366 ns) 1.796 ns Mux~2055 2 COMB LAB_X65_Y25 1 " "Info: 2: + IC(1.430 ns) + CELL(0.366 ns) = 1.796 ns; Loc. = LAB_X65_Y25; Fanout = 1; COMB Node = 'Mux~2055'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.796 ns" { index[0] Mux~2055 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.083 ns) + CELL(0.183 ns) 4.062 ns Mux~2056 3 COMB LAB_X36_Y31 2 " "Info: 3: + IC(2.083 ns) + CELL(0.183 ns) = 4.062 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'Mux~2056'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "2.266 ns" { Mux~2055 Mux~2056 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.075 ns) 4.530 ns LessThan~1794 4 COMB LAB_X36_Y31 1 " "Info: 4: + IC(0.393 ns) + CELL(0.075 ns) = 4.530 ns; Loc. = LAB_X36_Y31; Fanout = 1; COMB Node = 'LessThan~1794'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.468 ns" { Mux~2056 LessThan~1794 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.280 ns) 5.699 ns LessThan~1798 5 COMB LAB_X37_Y25 28 " "Info: 5: + IC(0.889 ns) + CELL(0.280 ns) = 5.699 ns; Loc. = LAB_X37_Y25; Fanout = 28; COMB Node = 'LessThan~1798'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.169 ns" { LessThan~1794 LessThan~1798 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.280 ns) 7.144 ns max_v~1778 6 COMB LAB_X43_Y31 3 " "Info: 6: + IC(1.165 ns) + CELL(0.280 ns) = 7.144 ns; Loc. = LAB_X43_Y31; Fanout = 3; COMB Node = 'max_v~1778'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.445 ns" { LessThan~1798 max_v~1778 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.443 ns) 8.843 ns LessThan~2176 7 COMB LAB_X37_Y27 1 " "Info: 7: + IC(1.256 ns) + CELL(0.443 ns) = 8.843 ns; Loc. = LAB_X37_Y27; Fanout = 1; COMB Node = 'LessThan~2176'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.699 ns" { max_v~1778 LessThan~2176 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 8.901 ns LessThan~2161 8 COMB LAB_X37_Y27 1 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 8.901 ns; Loc. = LAB_X37_Y27; Fanout = 1; COMB Node = 'LessThan~2161'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.058 ns" { LessThan~2176 LessThan~2161 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 8.959 ns LessThan~2146 9 COMB LAB_X37_Y27 1 " "Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 8.959 ns; Loc. = LAB_X37_Y27; Fanout = 1; COMB Node = 'LessThan~2146'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.058 ns" { LessThan~2161 LessThan~2146 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 9.017 ns LessThan~2131 10 COMB LAB_X37_Y27 1 " "Info: 10: + IC(0.000 ns) + CELL(0.058 ns) = 9.017 ns; Loc. = LAB_X37_Y27; Fanout = 1; COMB Node = 'LessThan~2131'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.058 ns" { LessThan~2146 LessThan~2131 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.214 ns) 9.231 ns LessThan~2116 11 COMB LAB_X37_Y27 1 " "Info: 11: + IC(0.000 ns) + CELL(0.214 ns) = 9.231 ns; Loc. = LAB_X37_Y27; Fanout = 1; COMB Node = 'LessThan~2116'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.214 ns" { LessThan~2131 LessThan~2116 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 9.329 ns LessThan~2041 12 COMB LAB_X37_Y27 1 " "Info: 12: + IC(0.000 ns) + CELL(0.098 ns) = 9.329 ns; Loc. = LAB_X37_Y27; Fanout = 1; COMB Node = 'LessThan~2041'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~2116 LessThan~2041 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 9.427 ns LessThan~1966 13 COMB LAB_X37_Y26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.098 ns) = 9.427 ns; Loc. = LAB_X37_Y26; Fanout = 1; COMB Node = 'LessThan~1966'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~2041 LessThan~1966 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 9.525 ns LessThan~1891 14 COMB LAB_X37_Y26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.098 ns) = 9.525 ns; Loc. = LAB_X37_Y26; Fanout = 1; COMB Node = 'LessThan~1891'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~1966 LessThan~1891 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 9.623 ns LessThan~1816 15 COMB LAB_X37_Y25 1 " "Info: 15: + IC(0.000 ns) + CELL(0.098 ns) = 9.623 ns; Loc. = LAB_X37_Y25; Fanout = 1; COMB Node = 'LessThan~1816'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~1891 LessThan~1816 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.469 ns) 10.092 ns LessThan~1799 16 COMB LAB_X37_Y25 31 " "Info: 16: + IC(0.000 ns) + CELL(0.469 ns) = 10.092 ns; Loc. = LAB_X37_Y25; Fanout = 31; COMB Node = 'LessThan~1799'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.469 ns" { LessThan~1816 LessThan~1799 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.183 ns) 11.537 ns max_v~1779 17 COMB LAB_X43_Y31 2 " "Info: 17: + IC(1.262 ns) + CELL(0.183 ns) = 11.537 ns; Loc. = LAB_X43_Y31; Fanout = 2; COMB Node = 'max_v~1779'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.445 ns" { LessThan~1799 max_v~1779 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.610 ns) 13.366 ns LessThan~2196 18 COMB LAB_X36_Y30 1 " "Info: 18: + IC(1.219 ns) + CELL(0.610 ns) = 13.366 ns; Loc. = LAB_X36_Y30; Fanout = 1; COMB Node = 'LessThan~2196'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.829 ns" { max_v~1779 LessThan~2196 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 13.464 ns LessThan~2121 19 COMB LAB_X36_Y29 1 " "Info: 19: + IC(0.000 ns) + CELL(0.098 ns) = 13.464 ns; Loc. = LAB_X36_Y29; Fanout = 1; COMB Node = 'LessThan~2121'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~2196 LessThan~2121 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 13.562 ns LessThan~2046 20 COMB LAB_X36_Y29 1 " "Info: 20: + IC(0.000 ns) + CELL(0.098 ns) = 13.562 ns; Loc. = LAB_X36_Y29; Fanout = 1; COMB Node = 'LessThan~2046'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~2121 LessThan~2046 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 13.660 ns LessThan~1971 21 COMB LAB_X36_Y28 1 " "Info: 21: + IC(0.000 ns) + CELL(0.098 ns) = 13.660 ns; Loc. = LAB_X36_Y28; Fanout = 1; COMB Node = 'LessThan~1971'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~2046 LessThan~1971 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 13.758 ns LessThan~1896 22 COMB LAB_X36_Y28 1 " "Info: 22: + IC(0.000 ns) + CELL(0.098 ns) = 13.758 ns; Loc. = LAB_X36_Y28; Fanout = 1; COMB Node = 'LessThan~1896'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~1971 LessThan~1896 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 13.856 ns LessThan~1821 23 COMB LAB_X36_Y27 1 " "Info: 23: + IC(0.000 ns) + CELL(0.098 ns) = 13.856 ns; Loc. = LAB_X36_Y27; Fanout = 1; COMB Node = 'LessThan~1821'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~1896 LessThan~1821 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.469 ns) 14.325 ns LessThan~1804 24 COMB LAB_X36_Y27 34 " "Info: 24: + IC(0.000 ns) + CELL(0.469 ns) = 14.325 ns; Loc. = LAB_X36_Y27; Fanout = 34; COMB Node = 'LessThan~1804'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.469 ns" { LessThan~1821 LessThan~1804 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.075 ns) 15.754 ns max_v~1780 25 COMB LAB_X43_Y31 3 " "Info: 25: + IC(1.354 ns) + CELL(0.075 ns) = 15.754 ns; Loc. = LAB_X43_Y31; Fanout = 3; COMB Node = 'max_v~1780'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.429 ns" { LessThan~1804 max_v~1780 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.610 ns) 17.601 ns LessThan~2201 26 COMB LAB_X35_Y29 1 " "Info: 26: + IC(1.237 ns) + CELL(0.610 ns) = 17.601 ns; Loc. = LAB_X35_Y29; Fanout = 1; COMB Node = 'LessThan~2201'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.847 ns" { max_v~1780 LessThan~2201 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 17.699 ns LessThan~2126 27 COMB LAB_X35_Y28 1 " "Info: 27: + IC(0.000 ns) + CELL(0.098 ns) = 17.699 ns; Loc. = LAB_X35_Y28; Fanout = 1; COMB Node = 'LessThan~2126'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~2201 LessThan~2126 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 17.797 ns LessThan~2051 28 COMB LAB_X35_Y28 1 " "Info: 28: + IC(0.000 ns) + CELL(0.098 ns) = 17.797 ns; Loc. = LAB_X35_Y28; Fanout = 1; COMB Node = 'LessThan~2051'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~2126 LessThan~2051 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 17.895 ns LessThan~1976 29 COMB LAB_X35_Y27 1 " "Info: 29: + IC(0.000 ns) + CELL(0.098 ns) = 17.895 ns; Loc. = LAB_X35_Y27; Fanout = 1; COMB Node = 'LessThan~1976'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~2051 LessThan~1976 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 17.993 ns LessThan~1901 30 COMB LAB_X35_Y27 1 " "Info: 30: + IC(0.000 ns) + CELL(0.098 ns) = 17.993 ns; Loc. = LAB_X35_Y27; Fanout = 1; COMB Node = 'LessThan~1901'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~1976 LessThan~1901 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 18.091 ns LessThan~1826 31 COMB LAB_X35_Y26 1 " "Info: 31: + IC(0.000 ns) + CELL(0.098 ns) = 18.091 ns; Loc. = LAB_X35_Y26; Fanout = 1; COMB Node = 'LessThan~1826'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { LessThan~1901 LessThan~1826 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.469 ns) 18.560 ns LessThan~1809 32 COMB LAB_X35_Y26 64 " "Info: 32: + IC(0.000 ns) + CELL(0.469 ns) = 18.560 ns; Loc. = LAB_X35_Y26; Fanout = 64; COMB Node = 'LessThan~1809'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.469 ns" { LessThan~1826 LessThan~1809 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.075 ns) 19.999 ns max_v~1781 33 COMB LAB_X43_Y31 2 " "Info: 33: + IC(1.364 ns) + CELL(0.075 ns) = 19.999 ns; Loc. = LAB_X43_Y31; Fanout = 2; COMB Node = 'max_v~1781'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.439 ns" { LessThan~1809 max_v~1781 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.610 ns) 21.862 ns max_s\[5\]~277 34 COMB LAB_X34_Y28 6 " "Info: 34: + IC(1.253 ns) + CELL(0.610 ns) = 21.862 ns; Loc. = LAB_X34_Y28; Fanout = 6; COMB Node = 'max_s\[5\]~277'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "1.863 ns" { max_v~1781 max_s[5]~277 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 21.960 ns max_s\[10\]~297 35 COMB LAB_X34_Y27 6 " "Info: 35: + IC(0.000 ns) + CELL(0.098 ns) = 21.960 ns; Loc. = LAB_X34_Y27; Fanout = 6; COMB Node = 'max_s\[10\]~297'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { max_s[5]~277 max_s[10]~297 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 22.058 ns max_s\[15\]~317 36 COMB LAB_X34_Y27 6 " "Info: 36: + IC(0.000 ns) + CELL(0.098 ns) = 22.058 ns; Loc. = LAB_X34_Y27; Fanout = 6; COMB Node = 'max_s\[15\]~317'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { max_s[10]~297 max_s[15]~317 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 22.156 ns max_s\[20\]~337 37 COMB LAB_X34_Y26 6 " "Info: 37: + IC(0.000 ns) + CELL(0.098 ns) = 22.156 ns; Loc. = LAB_X34_Y26; Fanout = 6; COMB Node = 'max_s\[20\]~337'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { max_s[15]~317 max_s[20]~337 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 22.254 ns max_s\[25\]~357 38 COMB LAB_X34_Y26 6 " "Info: 38: + IC(0.000 ns) + CELL(0.098 ns) = 22.254 ns; Loc. = LAB_X34_Y26; Fanout = 6; COMB Node = 'max_s\[25\]~357'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { max_s[20]~337 max_s[25]~357 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 22.352 ns max_s\[30\]~377 39 COMB LAB_X34_Y25 1 " "Info: 39: + IC(0.000 ns) + CELL(0.098 ns) = 22.352 ns; Loc. = LAB_X34_Y25; Fanout = 1; COMB Node = 'max_s\[30\]~377'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.098 ns" { max_s[25]~357 max_s[30]~377 } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.598 ns) 22.950 ns max_s\[31\] 40 REG LAB_X34_Y25 2 " "Info: 40: + IC(0.000 ns) + CELL(0.598 ns) = 22.950 ns; Loc. = LAB_X34_Y25; Fanout = 2; REG Node = 'max_s\[31\]'" {  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "0.598 ns" { max_s[30]~377 max_s[31] } "NODE_NAME" } "" } } { "matrix_max.vhd" "" { Text "F:/lab24/VHDL_code/matrix_max.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.045 ns 35.05 % " "Info: Total cell delay = 8.045 ns ( 35.05 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.905 ns 64.95 % " "Info: Total interconnect delay = 14.905 ns ( 64.95 % )" {  } {  } 0}  } { { "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" "" { Report "F:/lab24/VHDL_code/db/VHDL_code_cmp.qrpt" Compiler "VHDL_code" "UNKNOWN" "V1" "F:/lab24/VHDL_code/db/quartus.quartus_db" { Floorplan "F:/lab24/VHDL_code/" "" "22.950 ns" { index[0] Mux~2055 Mux~2056 LessThan~1794 LessThan~1798 max_v~1778 LessThan~2176 LessThan~2161 LessThan~2146 LessThan~2131 LessThan~2116 LessThan~2041 LessThan~1966 LessThan~1891 LessThan~1816 LessThan~1799 max_v~1779 LessThan~2196 LessThan~2121 LessThan~2046 LessThan~1971 LessThan~1896 LessThan~1821 LessThan~1804 max_v~1780 LessThan~2201 LessThan~2126 LessThan~2051 LessThan~1976 LessThan~1901 LessThan~1826 LessThan~1809 max_v~1781 max_s[5]~277 max_s[10]~297 max_s[15]~317 max_s[20]~337 max_s[25]~357 max_s[30]~377 max_s[31] } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Info: Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 10 " "Info: Average interconnect usage is 2% of the available device resources. Peak interconnect usage is 10%." {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 25 23:56:10 2021 " "Info: Processing ended: Thu Mar 25 23:56:10 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0}  } {  } 0}
