INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubham/Vivado Exercises/project_3/project_3.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
