<profile>

<section name = "Vitis HLS Report for 'fft'" level="0">
<item name = "Date">Fri Oct 21 23:29:14 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">hls_restructured</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4577, 4577, 45.770 us, 45.770 us, 4578, 4578, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fft_Pipeline_1_fu_186">fft_Pipeline_1, 1027, 1027, 10.270 us, 10.270 us, 1027, 1027, no</column>
<column name="grp_fft_Pipeline_2_fu_194">fft_Pipeline_2, 1027, 1027, 10.270 us, 10.270 us, 1027, 1027, no</column>
<column name="grp_fft_exec_fu_202">fft_exec, 2505, 2505, 25.050 us, 25.050 us, 2505, 2505, no</column>
<column name="grp_fft_Pipeline_3_fu_220">fft_Pipeline_3, 1027, 1027, 10.270 us, 10.270 us, 1027, 1027, no</column>
<column name="grp_fft_Pipeline_4_fu_231">fft_Pipeline_4, 1027, 1027, 10.270 us, 10.270 us, 1027, 1027, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 10, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">172, 96, 40410, 39664, 0</column>
<column name="Memory">20, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 900, -</column>
<column name="Register">-, -, 272, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">68, 43, 38, 76, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 316, 552, 0</column>
<column name="grp_fft_Pipeline_1_fu_186">fft_Pipeline_1, 0, 0, 71, 75, 0</column>
<column name="grp_fft_Pipeline_2_fu_194">fft_Pipeline_2, 0, 0, 71, 75, 0</column>
<column name="grp_fft_Pipeline_3_fu_220">fft_Pipeline_3, 0, 0, 51, 93, 0</column>
<column name="grp_fft_Pipeline_4_fu_231">fft_Pipeline_4, 0, 0, 51, 93, 0</column>
<column name="grp_fft_exec_fu_202">fft_exec, 172, 96, 36978, 33504, 0</column>
<column name="input_0_m_axi_U">input_0_m_axi, 0, 0, 718, 1318, 0</column>
<column name="input_1_m_axi_U">input_1_m_axi, 0, 0, 718, 1318, 0</column>
<column name="output_0_m_axi_U">output_0_m_axi, 0, 0, 718, 1318, 0</column>
<column name="output_1_m_axi_U">output_1_m_axi, 0, 0, 718, 1318, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="OUT_R_o_0_U">OUT_R_o_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="OUT_R_o_1_U">OUT_R_o_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="OUT_R_o_2_U">OUT_R_o_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="OUT_R_o_3_U">OUT_R_o_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="OUT_I_o_0_U">OUT_R_o_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="OUT_I_o_1_U">OUT_R_o_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="OUT_I_o_2_U">OUT_R_o_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="OUT_I_o_3_U">OUT_R_o_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="X_R_i_U">X_R_i_RAM_AUTO_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="X_I_i_U">X_R_i_RAM_AUTO_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state10_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="OUT_I_o_0_address0">14, 3, 8, 24</column>
<column name="OUT_I_o_0_ce0">14, 3, 1, 3</column>
<column name="OUT_I_o_0_ce1">9, 2, 1, 2</column>
<column name="OUT_I_o_0_we0">9, 2, 1, 2</column>
<column name="OUT_I_o_0_we1">9, 2, 1, 2</column>
<column name="OUT_I_o_1_address0">14, 3, 8, 24</column>
<column name="OUT_I_o_1_ce0">14, 3, 1, 3</column>
<column name="OUT_I_o_1_ce1">9, 2, 1, 2</column>
<column name="OUT_I_o_1_we0">9, 2, 1, 2</column>
<column name="OUT_I_o_1_we1">9, 2, 1, 2</column>
<column name="OUT_I_o_2_address0">14, 3, 8, 24</column>
<column name="OUT_I_o_2_ce0">14, 3, 1, 3</column>
<column name="OUT_I_o_2_ce1">9, 2, 1, 2</column>
<column name="OUT_I_o_2_we0">9, 2, 1, 2</column>
<column name="OUT_I_o_2_we1">9, 2, 1, 2</column>
<column name="OUT_I_o_3_address0">14, 3, 8, 24</column>
<column name="OUT_I_o_3_ce0">14, 3, 1, 3</column>
<column name="OUT_I_o_3_ce1">9, 2, 1, 2</column>
<column name="OUT_I_o_3_we0">9, 2, 1, 2</column>
<column name="OUT_I_o_3_we1">9, 2, 1, 2</column>
<column name="OUT_R_o_0_address0">14, 3, 8, 24</column>
<column name="OUT_R_o_0_ce0">14, 3, 1, 3</column>
<column name="OUT_R_o_0_ce1">9, 2, 1, 2</column>
<column name="OUT_R_o_0_we0">9, 2, 1, 2</column>
<column name="OUT_R_o_0_we1">9, 2, 1, 2</column>
<column name="OUT_R_o_1_address0">14, 3, 8, 24</column>
<column name="OUT_R_o_1_ce0">14, 3, 1, 3</column>
<column name="OUT_R_o_1_ce1">9, 2, 1, 2</column>
<column name="OUT_R_o_1_we0">9, 2, 1, 2</column>
<column name="OUT_R_o_1_we1">9, 2, 1, 2</column>
<column name="OUT_R_o_2_address0">14, 3, 8, 24</column>
<column name="OUT_R_o_2_ce0">14, 3, 1, 3</column>
<column name="OUT_R_o_2_ce1">9, 2, 1, 2</column>
<column name="OUT_R_o_2_we0">9, 2, 1, 2</column>
<column name="OUT_R_o_2_we1">9, 2, 1, 2</column>
<column name="OUT_R_o_3_address0">14, 3, 8, 24</column>
<column name="OUT_R_o_3_ce0">14, 3, 1, 3</column>
<column name="OUT_R_o_3_ce1">9, 2, 1, 2</column>
<column name="OUT_R_o_3_we0">9, 2, 1, 2</column>
<column name="OUT_R_o_3_we1">9, 2, 1, 2</column>
<column name="X_I_i_address0">14, 3, 10, 30</column>
<column name="X_I_i_ce0">14, 3, 1, 3</column>
<column name="X_I_i_we0">9, 2, 1, 2</column>
<column name="X_R_i_address0">14, 3, 10, 30</column>
<column name="X_R_i_ce0">14, 3, 1, 3</column>
<column name="X_R_i_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">100, 20, 1, 20</column>
<column name="input_0_ARADDR">14, 3, 64, 192</column>
<column name="input_0_ARLEN">14, 3, 32, 96</column>
<column name="input_0_ARVALID">14, 3, 1, 3</column>
<column name="input_0_RREADY">9, 2, 1, 2</column>
<column name="input_0_blk_n_AR">9, 2, 1, 2</column>
<column name="input_1_ARADDR">14, 3, 64, 192</column>
<column name="input_1_ARLEN">14, 3, 32, 96</column>
<column name="input_1_ARVALID">14, 3, 1, 3</column>
<column name="input_1_RREADY">9, 2, 1, 2</column>
<column name="input_1_blk_n_AR">9, 2, 1, 2</column>
<column name="output_0_AWADDR">14, 3, 64, 192</column>
<column name="output_0_AWLEN">14, 3, 32, 96</column>
<column name="output_0_AWVALID">14, 3, 1, 3</column>
<column name="output_0_BREADY">14, 3, 1, 3</column>
<column name="output_0_WVALID">9, 2, 1, 2</column>
<column name="output_0_blk_n_AW">9, 2, 1, 2</column>
<column name="output_0_blk_n_B">9, 2, 1, 2</column>
<column name="output_1_AWADDR">14, 3, 64, 192</column>
<column name="output_1_AWLEN">14, 3, 32, 96</column>
<column name="output_1_AWVALID">14, 3, 1, 3</column>
<column name="output_1_BREADY">14, 3, 1, 3</column>
<column name="output_1_WVALID">9, 2, 1, 2</column>
<column name="output_1_blk_n_AW">9, 2, 1, 2</column>
<column name="output_1_blk_n_B">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">19, 0, 19, 0</column>
<column name="grp_fft_Pipeline_1_fu_186_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fft_Pipeline_2_fu_194_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fft_Pipeline_3_fu_220_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fft_Pipeline_4_fu_231_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fft_exec_fu_202_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln2_reg_328">62, 0, 62, 0</column>
<column name="trunc_ln3_reg_334">62, 0, 62, 0</column>
<column name="trunc_ln4_reg_340">62, 0, 62, 0</column>
<column name="trunc_ln_reg_322">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fft, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fft, return value</column>
<column name="m_axi_input_1_AWVALID">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWREADY">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWADDR">out, 64, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWID">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWLEN">out, 8, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWSIZE">out, 3, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWBURST">out, 2, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWLOCK">out, 2, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWCACHE">out, 4, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWPROT">out, 3, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWQOS">out, 4, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWREGION">out, 4, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_AWUSER">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_WVALID">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_WREADY">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_WDATA">out, 32, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_WSTRB">out, 4, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_WLAST">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_WID">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_WUSER">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARVALID">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARREADY">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARADDR">out, 64, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARID">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARLEN">out, 8, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARSIZE">out, 3, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARBURST">out, 2, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARLOCK">out, 2, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARCACHE">out, 4, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARPROT">out, 3, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARQOS">out, 4, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARREGION">out, 4, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_ARUSER">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_RVALID">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_RREADY">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_RDATA">in, 32, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_RLAST">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_RID">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_RUSER">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_RRESP">in, 2, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_BVALID">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_BREADY">out, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_BRESP">in, 2, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_BID">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_1_BUSER">in, 1, m_axi, input_1, pointer</column>
<column name="m_axi_input_0_AWVALID">out, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_AWREADY">in, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_AWADDR">out, 64, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_AWID">out, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_AWLEN">out, 8, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_AWSIZE">out, 3, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_AWBURST">out, 2, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_AWLOCK">out, 2, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_AWCACHE">out, 4, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_AWPROT">out, 3, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_AWQOS">out, 4, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_AWREGION">out, 4, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_AWUSER">out, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_WVALID">out, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_WREADY">in, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_WDATA">out, 32, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_WSTRB">out, 4, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_WLAST">out, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_WID">out, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_WUSER">out, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_ARVALID">out, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_ARREADY">in, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_ARADDR">out, 64, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_ARID">out, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_ARLEN">out, 8, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_ARSIZE">out, 3, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_ARBURST">out, 2, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_ARLOCK">out, 2, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_ARCACHE">out, 4, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_ARPROT">out, 3, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_ARQOS">out, 4, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_ARREGION">out, 4, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_ARUSER">out, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_RVALID">in, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_RREADY">out, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_RDATA">in, 32, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_RLAST">in, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_RID">in, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_RUSER">in, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_RRESP">in, 2, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_BVALID">in, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_BREADY">out, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_BRESP">in, 2, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_BID">in, 1, m_axi, input_0, pointer</column>
<column name="m_axi_input_0_BUSER">in, 1, m_axi, input_0, pointer</column>
<column name="m_axi_output_1_AWVALID">out, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_AWREADY">in, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_AWADDR">out, 64, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_AWID">out, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_AWLEN">out, 8, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_AWSIZE">out, 3, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_AWBURST">out, 2, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_AWLOCK">out, 2, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_AWCACHE">out, 4, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_AWPROT">out, 3, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_AWQOS">out, 4, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_AWREGION">out, 4, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_AWUSER">out, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_WVALID">out, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_WREADY">in, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_WDATA">out, 32, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_WSTRB">out, 4, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_WLAST">out, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_WID">out, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_WUSER">out, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_ARVALID">out, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_ARREADY">in, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_ARADDR">out, 64, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_ARID">out, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_ARLEN">out, 8, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_ARSIZE">out, 3, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_ARBURST">out, 2, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_ARLOCK">out, 2, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_ARCACHE">out, 4, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_ARPROT">out, 3, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_ARQOS">out, 4, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_ARREGION">out, 4, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_ARUSER">out, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_RVALID">in, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_RREADY">out, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_RDATA">in, 32, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_RLAST">in, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_RID">in, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_RUSER">in, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_RRESP">in, 2, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_BVALID">in, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_BREADY">out, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_BRESP">in, 2, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_BID">in, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_1_BUSER">in, 1, m_axi, output_1, pointer</column>
<column name="m_axi_output_0_AWVALID">out, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_AWREADY">in, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_AWADDR">out, 64, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_AWID">out, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_AWLEN">out, 8, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_AWSIZE">out, 3, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_AWBURST">out, 2, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_AWLOCK">out, 2, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_AWCACHE">out, 4, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_AWPROT">out, 3, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_AWQOS">out, 4, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_AWREGION">out, 4, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_AWUSER">out, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_WVALID">out, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_WREADY">in, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_WDATA">out, 32, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_WSTRB">out, 4, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_WLAST">out, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_WID">out, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_WUSER">out, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_ARVALID">out, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_ARREADY">in, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_ARADDR">out, 64, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_ARID">out, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_ARLEN">out, 8, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_ARSIZE">out, 3, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_ARBURST">out, 2, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_ARLOCK">out, 2, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_ARCACHE">out, 4, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_ARPROT">out, 3, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_ARQOS">out, 4, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_ARREGION">out, 4, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_ARUSER">out, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_RVALID">in, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_RREADY">out, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_RDATA">in, 32, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_RLAST">in, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_RID">in, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_RUSER">in, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_RRESP">in, 2, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_BVALID">in, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_BREADY">out, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_BRESP">in, 2, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_BID">in, 1, m_axi, output_0, pointer</column>
<column name="m_axi_output_0_BUSER">in, 1, m_axi, output_0, pointer</column>
</table>
</item>
</section>
</profile>
