{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672784031796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672784031796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 17:13:51 2023 " "Processing started: Tue Jan 03 17:13:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672784031796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672784031796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off componentes -c componentes " "Command: quartus_map --read_settings_files=on --write_settings_files=off componentes -c componentes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672784031796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672784032601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672784032601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_or-func_comp_or " "Found design unit 1: comp_or-func_comp_or" {  } { { "comp_or.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/USO_COMPONENTES/comp_or.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672784042233 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_or " "Found entity 1: comp_or" {  } { { "comp_or.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/USO_COMPONENTES/comp_or.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672784042233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672784042233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_sum-func_half_sum " "Found design unit 1: half_sum-func_half_sum" {  } { { "half_sum.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/USO_COMPONENTES/half_sum.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672784042236 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_sum " "Found entity 1: half_sum" {  } { { "half_sum.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/USO_COMPONENTES/half_sum.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672784042236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672784042236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes-func_componentes " "Found design unit 1: componentes-func_componentes" {  } { { "componentes.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/USO_COMPONENTES/componentes.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672784042239 ""} { "Info" "ISGN_ENTITY_NAME" "1 componentes " "Found entity 1: componentes" {  } { { "componentes.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/USO_COMPONENTES/componentes.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672784042239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672784042239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "componentes " "Elaborating entity \"componentes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672784042681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "half_sum half_sum:udd1 A:func_half_sum " "Elaborating entity \"half_sum\" using architecture \"A:func_half_sum\" for hierarchy \"half_sum:udd1\"" {  } { { "componentes.vhd" "udd1" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/USO_COMPONENTES/componentes.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672784043644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "comp_or comp_or:udd3 A:func_comp_or " "Elaborating entity \"comp_or\" using architecture \"A:func_comp_or\" for hierarchy \"comp_or:udd3\"" {  } { { "componentes.vhd" "udd3" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/USO_COMPONENTES/componentes.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672784043707 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672784047555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672784049850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672784049850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672784051647 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672784051647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672784051647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672784051647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672784051690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 17:14:11 2023 " "Processing ended: Tue Jan 03 17:14:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672784051690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672784051690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672784051690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672784051690 ""}
