// Seed: 1117187557
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_27 = 32'd77,
    parameter id_28 = 32'd40
) (
    input tri0 id_0,
    output tri id_1,
    output wand id_2,
    input tri id_3,
    input wor id_4,
    output uwire id_5,
    output tri0 id_6,
    input wor id_7,
    output supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    input tri0 id_11,
    input wand id_12,
    output wire id_13,
    input supply0 id_14,
    input tri0 id_15,
    input wire id_16,
    output tri id_17,
    input tri id_18,
    input tri0 id_19,
    input uwire id_20,
    input wor id_21,
    input tri1 id_22
);
  assign id_10 = id_9;
  wire id_24;
  wire id_25;
  logic [7:0] id_26;
  defparam id_27.id_28 = ""; module_0(
      id_25, id_25
  );
  assign id_26[1] = id_16;
  wire id_29;
endmodule
