<?xml version="1.0"?>
<Interface Version="1" Minor="1">
	<Ifc Id="ROOT" Top="1">
		<Bus Id="flash_data">
			<Port Id="15" Dir="INOUT"/>
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="data_ram1">
			<Port Id="15" Dir="INOUT"/>
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="addr_ram1">
			<Port Id="16" Dir="INOUT"/>
			<Port Id="15" Dir="INOUT"/>
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="flash_addr">
			<Port Id="22" Dir="OUT"/>
			<Port Id="21" Dir="OUT"/>
			<Port Id="20" Dir="OUT"/>
			<Port Id="19" Dir="OUT"/>
			<Port Id="18" Dir="OUT"/>
			<Port Id="17" Dir="OUT"/>
			<Port Id="16" Dir="OUT"/>
			<Port Id="15" Dir="OUT"/>
			<Port Id="14" Dir="OUT"/>
			<Port Id="13" Dir="OUT"/>
			<Port Id="12" Dir="OUT"/>
			<Port Id="11" Dir="OUT"/>
			<Port Id="10" Dir="OUT"/>
			<Port Id="9" Dir="OUT"/>
			<Port Id="8" Dir="OUT"/>
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
		</Bus>
		<Bus Id="B">
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="G">
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="R">
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Bus Id="led">
			<Port Id="15" Dir="OUT"/>
			<Port Id="14" Dir="OUT"/>
			<Port Id="13" Dir="OUT"/>
			<Port Id="12" Dir="OUT"/>
			<Port Id="11" Dir="OUT"/>
			<Port Id="10" Dir="OUT"/>
			<Port Id="9" Dir="OUT"/>
			<Port Id="8" Dir="OUT"/>
			<Port Id="7" Dir="OUT"/>
			<Port Id="6" Dir="OUT"/>
			<Port Id="5" Dir="OUT"/>
			<Port Id="4" Dir="OUT"/>
			<Port Id="3" Dir="OUT"/>
			<Port Id="2" Dir="OUT"/>
			<Port Id="1" Dir="OUT"/>
			<Port Id="0" Dir="OUT"/>
		</Bus>
		<Port Id="ram1_rw" Dir="OUT"/>
		<Port Id="clk" Dir="IN"/>
		<Port Id="flash_rp" Dir="OUT"/>
		<Port Id="flash_we" Dir="OUT"/>
		<Port Id="reset" Dir="IN"/>
		<Port Id="data_ready" Dir="IN"/>
		<Port Id="Hs" Dir="OUT"/>
		<Port Id="flash_vpen" Dir="OUT"/>
		<Port Id="scan" Dir="IN"/>
		<Port Id="flash_ce" Dir="OUT"/>
		<Port Id="ram1_en" Dir="OUT"/>
		<Port Id="Vs" Dir="OUT"/>
		<Port Id="rdn" Dir="OUT"/>
		<Port Id="wrn" Dir="OUT"/>
		<Port Id="ram1_oe" Dir="OUT"/>
		<Port Id="flash_byte" Dir="OUT"/>
		<Port Id="flash_oe" Dir="OUT"/>
		<Port Id="key" Dir="IN"/>
	</Ifc>
</Interface>

