// Seed: 3353109871
module module_0;
  logic [1 : -1] id_1 = -1;
  assign id_1 = -1'b0;
endmodule
module module_1 #(
    parameter id_5 = 32'd73
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_6 = 1;
  tri0 id_7;
  assign id_3 = id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_7 = id_6 == id_2;
  logic id_8 = id_7;
  logic [~  id_5 : {  -1 'b0 {  1 'h0 }  }] id_9;
  ;
endmodule
