(edif cpu_top
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 1 5 10 18 50)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure cpu_top.ngc cpu_top.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library cpu_top_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell cpu_top
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port top_clk50
              (direction INPUT)
            )
            (port top_clk_key
              (direction INPUT)
            )
            (port top_ram2_en
              (direction OUTPUT)
            )
            (port top_ram2_oe
              (direction OUTPUT)
            )
            (port top_rst
              (direction INPUT)
            )
            (port top_ram1_en
              (direction OUTPUT)
            )
            (port top_ram2_we
              (direction OUTPUT)
            )
            (port top_ram1_oe
              (direction OUTPUT)
            )
            (port top_ram1_we
              (direction OUTPUT)
            )
            (port (array (rename top_ram1_data "top_ram1_data<15:0>") 16)
              (direction INOUT))
            (port (array (rename top_ram2_data "top_ram2_data<15:0>") 16)
              (direction INOUT))
            (port (array (rename top_led "top_led<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename top_rigth_dyp "top_rigth_dyp<6:0>") 7)
              (direction OUTPUT))
            (port (array (rename top_ram1_addr "top_ram1_addr<17:0>") 18)
              (direction OUTPUT))
            (port (array (rename top_ram2_addr "top_ram2_addr<17:0>") 18)
              (direction OUTPUT))
            (port (array (rename top_left_dyp "top_left_dyp<6:0>") 7)
              (direction OUTPUT))
            (port (array (rename top_sw "top_sw<15:0>") 16)
              (direction INPUT))
            (designator "xc3s1200e-4-fg320")
            (property TYPE (string "cpu_top") (owner "Xilinx"))
            (property BUS_INFO (string "16:INOUT:top_ram1_data<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INOUT:top_ram2_data<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:OUTPUT:top_led<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "7:OUTPUT:top_rigth_dyp<6:0>") (owner "Xilinx"))
            (property BUS_INFO (string "18:OUTPUT:top_ram1_addr<17:0>") (owner "Xilinx"))
            (property BUS_INFO (string "18:OUTPUT:top_ram2_addr<17:0>") (owner "Xilinx"))
            (property BUS_INFO (string "7:OUTPUT:top_left_dyp<6:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:top_sw<15:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "cpu_top_cpu_top") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename top_ram2_oe_OBUF_renamed_0 "top_ram2_oe_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net top_ram2_oe
              (joined
                (portRef top_ram2_oe)
                (portRef O (instanceRef top_ram2_oe_OBUF_renamed_0))
              )
            )
            (net top_ram2_oe_OBUF
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef I (instanceRef top_ram2_oe_OBUF_renamed_0))
              )
            )
          )
      )
    )
  )

  (design cpu_top
    (cellRef cpu_top
      (libraryRef cpu_top_lib)
    )
    (property PART (string "xc3s1200e-4-fg320") (owner "Xilinx"))
  )
)

