#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jun 11 09:14:10 2018
# Process ID: 12392
# Current directory: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16228 C:\Users\Jonas\Documents\GitHub\LC3_Computer\LC3\LC3_Projekt\LC3_Projekt.xpr
# Log file: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/vivado.log
# Journal file: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 743.621 ; gain = 52.895
close [ open C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/UART.vhd w ]
add_files C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/UART.vhd
add_files -norecurse C:/Users/Jonas/Desktop/mod_m_counter.vhd
update_files -from_files C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/mod_m_counter.vhd -to_files C:/Users/Jonas/Desktop/mod_m_counter.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/Jonas/Desktop/mod_m_counter.vhd' with file 'C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/mod_m_counter.vhd'.
add_files -norecurse {C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/fifo.vhd C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/uart_rx.vhd C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/uart_tx.vhd}
set_property library work [get_files  C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/UART.vhd]
add_files -norecurse C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/UART.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/UART.vhd' cannot be added to the project because it already exists in the project, skipping this file
reorder_files -after C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/mod_m_counter.vhd C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/UART.vhd
reorder_files -after C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/fifo.vhd C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/UART.vhd
reorder_files -back C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/UART.vhd
reorder_files -front C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/mod_m_counter.vhd
reorder_files -front C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/uart_tx.vhd
reorder_files -front C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/uart_rx.vhd
reorder_files -front C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/fifo.vhd
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property IS_GLOBAL_INCLUDE 1 [get_files C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/fifo.vhd]
set_property IS_GLOBAL_INCLUDE 1 [get_files C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/uart_rx.vhd]
set_property IS_GLOBAL_INCLUDE 1 [get_files C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/uart_tx.vhd]
set_property IS_GLOBAL_INCLUDE 1 [get_files C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/mod_m_counter.vhd]
set_property IS_GLOBAL_INCLUDE 1 [get_files C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/UART.vhd]
set_property library work [get_files  C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/mod_m_counter.vhd]
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/uart_tx.vhd]
update_compile_order -fileset sources_1
set_property library work [get_files  C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/uart_rx.vhd]
update_compile_order -fileset sources_1
set_property LIBRARY work [get_files C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/fifo.vhd]
update_compile_order -fileset sources_1
set_property IS_GLOBAL_INCLUDE 0 [get_files C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/UART.vhd]
set_property IS_GLOBAL_INCLUDE 0 [get_files C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/mod_m_counter.vhd]
set_property IS_GLOBAL_INCLUDE 0 [get_files C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/uart_rx.vhd]
set_property IS_GLOBAL_INCLUDE 0 [get_files C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/fifo.vhd]
set_property IS_GLOBAL_INCLUDE 0 [get_files C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/uart_tx.vhd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun 11 12:52:14 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.runs/synth_1/runme.log
[Mon Jun 11 12:52:14 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jun 11 13:07:50 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jun 11 13:09:08 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.runs/synth_1/runme.log
set_property library xil_defaultlib [get_files  C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/UART.vhd]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jun 11 13:11:04 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.runs/synth_1/runme.log
set_property library xil_defaultlib [get_files  C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/mod_m_counter.vhd]
update_compile_order -fileset sources_1
set_property library xil_defaultlib [get_files  C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/uart_rx.vhd]
update_compile_order -fileset sources_1
set_property library xil_defaultlib [get_files  C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/fifo.vhd]
update_compile_order -fileset sources_1
set_property library xil_defaultlib [get_files  C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.srcs/sources_1/new/uart_tx.vhd]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jun 11 13:13:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jun 11 13:15:29 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jun 11 13:17:03 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [filemgmt 20-742] The top module "LC3Zybo_top" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL sources found in project
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Mon Jun 11 13:29:02 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun 11 13:39:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/.Xil/Vivado-12392-Jonas-1/dcp2/LC3Zybo_top_early.xdc]
Finished Parsing XDC File [C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/.Xil/Vivado-12392-Jonas-1/dcp2/LC3Zybo_top_early.xdc]
Parsing XDC File [C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/.Xil/Vivado-12392-Jonas-1/dcp2/LC3Zybo_top.xdc]
Finished Parsing XDC File [C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/.Xil/Vivado-12392-Jonas-1/dcp2/LC3Zybo_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1217.305 ; gain = 7.242
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1217.305 ; gain = 7.242
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  SRLC16E => SRL16E: 47 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1305.449 ; gain = 426.605
reset_run synth_1
launch_runs impl_1 -jobs 4
[Mon Jun 11 13:58:39 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.runs/synth_1/runme.log
[Mon Jun 11 13:58:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/.Xil/Vivado-12392-Jonas-1/dcp3/LC3Zybo_top_early.xdc]
Finished Parsing XDC File [C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/.Xil/Vivado-12392-Jonas-1/dcp3/LC3Zybo_top_early.xdc]
Parsing XDC File [C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/.Xil/Vivado-12392-Jonas-1/dcp3/LC3Zybo_top.xdc]
Finished Parsing XDC File [C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/.Xil/Vivado-12392-Jonas-1/dcp3/LC3Zybo_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1785.656 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1785.656 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1796.426 ; gain = 30.875
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun 11 14:04:10 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun 11 15:16:40 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.runs/synth_1/runme.log
[Mon Jun 11 15:16:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jonas/Documents/GitHub/LC3_Computer/LC3/LC3_Projekt/LC3_Projekt.runs/impl_1/runme.log
