	component lab3_sys is
		port (
			clk_clk          : in    std_logic                     := 'X'; -- clk
			i2c_scl_pad_io   : inout std_logic                     := 'X'; -- scl_pad_io
			i2c_sda_pad_io   : inout std_logic                     := 'X'; -- sda_pad_io
			pio_0_seg_export : out   std_logic_vector(11 downto 0);        -- export
			pio_1_btn_export : in    std_logic                     := 'X'; -- export
			reset_reset_n    : in    std_logic                     := 'X'  -- reset_n
		);
	end component lab3_sys;

