
-- starting with pc, it's a counter that adds an offset of 4


library ieee; 
use ieee.std_logic_1164.all;


entity pc_unit is 
port(

IPC: in std_logic_vector(31 downto 0);
I_clk: in std_logic;
OPC: out std_logic_vector(31 downto 0))
end pc_unit;



