vio.vhd,vhdl,xil_defaultlib,../../../../TP_Final.srcs/sources_1/ip/vio/sim/vio.vhd,incdir="../../../../TP_Final.srcs/sources_1/ip/vio/hdl/verilog"incdir="../../../../TP_Final.srcs/sources_1/ip/vio/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
