<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/ibex/rtl/ibex_pkg.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a>
<a href="#l-388">388</a>
<a href="#l-389">389</a>
<a href="#l-390">390</a>
<a href="#l-391">391</a>
<a href="#l-392">392</a>
<a href="#l-393">393</a>
<a href="#l-394">394</a>
<a href="#l-395">395</a>
<a href="#l-396">396</a>
<a href="#l-397">397</a>
<a href="#l-398">398</a>
<a href="#l-399">399</a>
<a href="#l-400">400</a>
<a href="#l-401">401</a>
<a href="#l-402">402</a>
<a href="#l-403">403</a>
<a href="#l-404">404</a>
<a href="#l-405">405</a>
<a href="#l-406">406</a>
<a href="#l-407">407</a>
<a href="#l-408">408</a>
<a href="#l-409">409</a>
<a href="#l-410">410</a>
<a href="#l-411">411</a>
<a href="#l-412">412</a>
<a href="#l-413">413</a>
<a href="#l-414">414</a>
<a href="#l-415">415</a>
<a href="#l-416">416</a>
<a href="#l-417">417</a>
<a href="#l-418">418</a>
<a href="#l-419">419</a>
<a href="#l-420">420</a>
<a href="#l-421">421</a>
<a href="#l-422">422</a>
<a href="#l-423">423</a>
<a href="#l-424">424</a>
<a href="#l-425">425</a>
<a href="#l-426">426</a>
<a href="#l-427">427</a>
<a href="#l-428">428</a>
<a href="#l-429">429</a>
<a href="#l-430">430</a>
<a href="#l-431">431</a>
<a href="#l-432">432</a>
<a href="#l-433">433</a>
<a href="#l-434">434</a>
<a href="#l-435">435</a>
<a href="#l-436">436</a>
<a href="#l-437">437</a>
<a href="#l-438">438</a>
<a href="#l-439">439</a>
<a href="#l-440">440</a>
<a href="#l-441">441</a>
<a href="#l-442">442</a>
<a href="#l-443">443</a>
<a href="#l-444">444</a>
<a href="#l-445">445</a>
<a href="#l-446">446</a>
<a href="#l-447">447</a>
<a href="#l-448">448</a>
<a href="#l-449">449</a>
<a href="#l-450">450</a>
<a href="#l-451">451</a>
<a href="#l-452">452</a>
<a href="#l-453">453</a>
<a href="#l-454">454</a>
<a href="#l-455">455</a>
<a href="#l-456">456</a>
<a href="#l-457">457</a>
<a href="#l-458">458</a>
<a href="#l-459">459</a>
<a href="#l-460">460</a>
<a href="#l-461">461</a>
<a href="#l-462">462</a>
<a href="#l-463">463</a>
<a href="#l-464">464</a>
<a href="#l-465">465</a>
<a href="#l-466">466</a>
<a href="#l-467">467</a>
<a href="#l-468">468</a>
<a href="#l-469">469</a>
<a href="#l-470">470</a>
<a href="#l-471">471</a>
<a href="#l-472">472</a>
<a href="#l-473">473</a>
<a href="#l-474">474</a>
<a href="#l-475">475</a>
<a href="#l-476">476</a>
<a href="#l-477">477</a>
<a href="#l-478">478</a>
<a href="#l-479">479</a>
<a href="#l-480">480</a>
<a href="#l-481">481</a>
<a href="#l-482">482</a>
<a href="#l-483">483</a>
<a href="#l-484">484</a>
<a href="#l-485">485</a>
<a href="#l-486">486</a>
<a href="#l-487">487</a>
<a href="#l-488">488</a>
<a href="#l-489">489</a>
<a href="#l-490">490</a>
<a href="#l-491">491</a>
<a href="#l-492">492</a>
<a href="#l-493">493</a>
<a href="#l-494">494</a>
<a href="#l-495">495</a>
<a href="#l-496">496</a>
<a href="#l-497">497</a>
<a href="#l-498">498</a>
<a href="#l-499">499</a>
<a href="#l-500">500</a>
<a href="#l-501">501</a>
<a href="#l-502">502</a>
<a href="#l-503">503</a>
<a href="#l-504">504</a>
<a href="#l-505">505</a>
<a href="#l-506">506</a>
<a href="#l-507">507</a>
<a href="#l-508">508</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Copyright 2017 ETH Zurich and University of Bologna, see also CREDITS.md.</span>
<a name="l-3"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-4"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-5"></a>
<a name="l-6"></a><span class="cm">/**</span>
<a name="l-7"></a><span class="cm"> * Package with constants used by Ibex</span>
<a name="l-8"></a><span class="cm"> */</span>
<a name="l-9"></a><span class="kn">package</span> <span class="n">ibex_pkg</span><span class="p">;</span>
<a name="l-10"></a>
<a name="l-11"></a><span class="c1">/////////////////////</span>
<a name="l-12"></a><span class="c1">// Parameter Enums //</span>
<a name="l-13"></a><span class="c1">/////////////////////</span>
<a name="l-14"></a>
<a name="l-15"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">integer</span> <span class="p">{</span>
<a name="l-16"></a>  <span class="n">RegFileFF</span>    <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-17"></a>  <span class="n">RegFileFPGA</span>  <span class="o">=</span> <span class="mh">1</span><span class="p">,</span>
<a name="l-18"></a>  <span class="n">RegFileLatch</span> <span class="o">=</span> <span class="mh">2</span>
<a name="l-19"></a><span class="p">}</span> <span class="n">regfile_e</span><span class="p">;</span>
<a name="l-20"></a>
<a name="l-21"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">integer</span> <span class="p">{</span>
<a name="l-22"></a>  <span class="n">RV32MNone</span>        <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-23"></a>  <span class="n">RV32MSlow</span>        <span class="o">=</span> <span class="mh">1</span><span class="p">,</span>
<a name="l-24"></a>  <span class="n">RV32MFast</span>        <span class="o">=</span> <span class="mh">2</span><span class="p">,</span>
<a name="l-25"></a>  <span class="n">RV32MSingleCycle</span> <span class="o">=</span> <span class="mh">3</span>
<a name="l-26"></a><span class="p">}</span> <span class="n">rv32m_e</span><span class="p">;</span>
<a name="l-27"></a>
<a name="l-28"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">integer</span> <span class="p">{</span>
<a name="l-29"></a>  <span class="n">RV32BNone</span>     <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-30"></a>  <span class="n">RV32BBalanced</span> <span class="o">=</span> <span class="mh">1</span><span class="p">,</span>
<a name="l-31"></a>  <span class="n">RV32BFull</span>     <span class="o">=</span> <span class="mh">2</span>
<a name="l-32"></a><span class="p">}</span> <span class="n">rv32b_e</span><span class="p">;</span>
<a name="l-33"></a>
<a name="l-34"></a><span class="c1">/////////////</span>
<a name="l-35"></a><span class="c1">// Opcodes //</span>
<a name="l-36"></a><span class="c1">/////////////</span>
<a name="l-37"></a>
<a name="l-38"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">6</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-39"></a>  <span class="n">OPCODE_LOAD</span>     <span class="o">=</span> <span class="mh">7&#39;h03</span><span class="p">,</span>
<a name="l-40"></a>  <span class="n">OPCODE_MISC_MEM</span> <span class="o">=</span> <span class="mh">7&#39;h0f</span><span class="p">,</span>
<a name="l-41"></a>  <span class="n">OPCODE_OP_IMM</span>   <span class="o">=</span> <span class="mh">7&#39;h13</span><span class="p">,</span>
<a name="l-42"></a>  <span class="n">OPCODE_AUIPC</span>    <span class="o">=</span> <span class="mh">7&#39;h17</span><span class="p">,</span>
<a name="l-43"></a>  <span class="n">OPCODE_STORE</span>    <span class="o">=</span> <span class="mh">7&#39;h23</span><span class="p">,</span>
<a name="l-44"></a>  <span class="n">OPCODE_OP</span>       <span class="o">=</span> <span class="mh">7&#39;h33</span><span class="p">,</span>
<a name="l-45"></a>  <span class="n">OPCODE_LUI</span>      <span class="o">=</span> <span class="mh">7&#39;h37</span><span class="p">,</span>
<a name="l-46"></a>  <span class="n">OPCODE_BRANCH</span>   <span class="o">=</span> <span class="mh">7&#39;h63</span><span class="p">,</span>
<a name="l-47"></a>  <span class="n">OPCODE_JALR</span>     <span class="o">=</span> <span class="mh">7&#39;h67</span><span class="p">,</span>
<a name="l-48"></a>  <span class="n">OPCODE_JAL</span>      <span class="o">=</span> <span class="mh">7&#39;h6f</span><span class="p">,</span>
<a name="l-49"></a>  <span class="n">OPCODE_SYSTEM</span>   <span class="o">=</span> <span class="mh">7&#39;h73</span>
<a name="l-50"></a><span class="p">}</span> <span class="n">opcode_e</span><span class="p">;</span>
<a name="l-51"></a>
<a name="l-52"></a>
<a name="l-53"></a><span class="c1">////////////////////</span>
<a name="l-54"></a><span class="c1">// ALU operations //</span>
<a name="l-55"></a><span class="c1">////////////////////</span>
<a name="l-56"></a>
<a name="l-57"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-58"></a>  <span class="c1">// Arithmetics</span>
<a name="l-59"></a>  <span class="n">ALU_ADD</span><span class="p">,</span>
<a name="l-60"></a>  <span class="n">ALU_SUB</span><span class="p">,</span>
<a name="l-61"></a>
<a name="l-62"></a>  <span class="c1">// Logics</span>
<a name="l-63"></a>  <span class="n">ALU_XOR</span><span class="p">,</span>
<a name="l-64"></a>  <span class="n">ALU_OR</span><span class="p">,</span>
<a name="l-65"></a>  <span class="n">ALU_AND</span><span class="p">,</span>
<a name="l-66"></a>  <span class="c1">// RV32B</span>
<a name="l-67"></a>  <span class="n">ALU_XNOR</span><span class="p">,</span>
<a name="l-68"></a>  <span class="n">ALU_ORN</span><span class="p">,</span>
<a name="l-69"></a>  <span class="n">ALU_ANDN</span><span class="p">,</span>
<a name="l-70"></a>
<a name="l-71"></a>  <span class="c1">// Shifts</span>
<a name="l-72"></a>  <span class="n">ALU_SRA</span><span class="p">,</span>
<a name="l-73"></a>  <span class="n">ALU_SRL</span><span class="p">,</span>
<a name="l-74"></a>  <span class="n">ALU_SLL</span><span class="p">,</span>
<a name="l-75"></a>  <span class="c1">// RV32B</span>
<a name="l-76"></a>  <span class="n">ALU_SRO</span><span class="p">,</span>
<a name="l-77"></a>  <span class="n">ALU_SLO</span><span class="p">,</span>
<a name="l-78"></a>  <span class="n">ALU_ROR</span><span class="p">,</span>
<a name="l-79"></a>  <span class="n">ALU_ROL</span><span class="p">,</span>
<a name="l-80"></a>  <span class="n">ALU_GREV</span><span class="p">,</span>
<a name="l-81"></a>  <span class="n">ALU_GORC</span><span class="p">,</span>
<a name="l-82"></a>  <span class="n">ALU_SHFL</span><span class="p">,</span>
<a name="l-83"></a>  <span class="n">ALU_UNSHFL</span><span class="p">,</span>
<a name="l-84"></a>
<a name="l-85"></a>  <span class="c1">// Comparisons</span>
<a name="l-86"></a>  <span class="n">ALU_LT</span><span class="p">,</span>
<a name="l-87"></a>  <span class="n">ALU_LTU</span><span class="p">,</span>
<a name="l-88"></a>  <span class="n">ALU_GE</span><span class="p">,</span>
<a name="l-89"></a>  <span class="n">ALU_GEU</span><span class="p">,</span>
<a name="l-90"></a>  <span class="n">ALU_EQ</span><span class="p">,</span>
<a name="l-91"></a>  <span class="n">ALU_NE</span><span class="p">,</span>
<a name="l-92"></a>  <span class="c1">// RV32B</span>
<a name="l-93"></a>  <span class="n">ALU_MIN</span><span class="p">,</span>
<a name="l-94"></a>  <span class="n">ALU_MINU</span><span class="p">,</span>
<a name="l-95"></a>  <span class="n">ALU_MAX</span><span class="p">,</span>
<a name="l-96"></a>  <span class="n">ALU_MAXU</span><span class="p">,</span>
<a name="l-97"></a>
<a name="l-98"></a>  <span class="c1">// Pack</span>
<a name="l-99"></a>  <span class="c1">// RV32B</span>
<a name="l-100"></a>  <span class="n">ALU_PACK</span><span class="p">,</span>
<a name="l-101"></a>  <span class="n">ALU_PACKU</span><span class="p">,</span>
<a name="l-102"></a>  <span class="n">ALU_PACKH</span><span class="p">,</span>
<a name="l-103"></a>
<a name="l-104"></a>  <span class="c1">// Sign-Extend</span>
<a name="l-105"></a>  <span class="c1">// RV32B</span>
<a name="l-106"></a>  <span class="n">ALU_SEXTB</span><span class="p">,</span>
<a name="l-107"></a>  <span class="n">ALU_SEXTH</span><span class="p">,</span>
<a name="l-108"></a>
<a name="l-109"></a>  <span class="c1">// Bitcounting</span>
<a name="l-110"></a>  <span class="c1">// RV32B</span>
<a name="l-111"></a>  <span class="n">ALU_CLZ</span><span class="p">,</span>
<a name="l-112"></a>  <span class="n">ALU_CTZ</span><span class="p">,</span>
<a name="l-113"></a>  <span class="n">ALU_PCNT</span><span class="p">,</span>
<a name="l-114"></a>
<a name="l-115"></a>  <span class="c1">// Set lower than</span>
<a name="l-116"></a>  <span class="n">ALU_SLT</span><span class="p">,</span>
<a name="l-117"></a>  <span class="n">ALU_SLTU</span><span class="p">,</span>
<a name="l-118"></a>
<a name="l-119"></a>  <span class="c1">// Ternary Bitmanip Operations</span>
<a name="l-120"></a>  <span class="c1">// RV32B</span>
<a name="l-121"></a>  <span class="n">ALU_CMOV</span><span class="p">,</span>
<a name="l-122"></a>  <span class="n">ALU_CMIX</span><span class="p">,</span>
<a name="l-123"></a>  <span class="n">ALU_FSL</span><span class="p">,</span>
<a name="l-124"></a>  <span class="n">ALU_FSR</span><span class="p">,</span>
<a name="l-125"></a>
<a name="l-126"></a>  <span class="c1">// Single-Bit Operations</span>
<a name="l-127"></a>  <span class="c1">// RV32B</span>
<a name="l-128"></a>  <span class="n">ALU_SBSET</span><span class="p">,</span>
<a name="l-129"></a>  <span class="n">ALU_SBCLR</span><span class="p">,</span>
<a name="l-130"></a>  <span class="n">ALU_SBINV</span><span class="p">,</span>
<a name="l-131"></a>  <span class="n">ALU_SBEXT</span><span class="p">,</span>
<a name="l-132"></a>
<a name="l-133"></a>  <span class="c1">// Bit Extract / Deposit</span>
<a name="l-134"></a>  <span class="c1">// RV32B</span>
<a name="l-135"></a>  <span class="n">ALU_BEXT</span><span class="p">,</span>
<a name="l-136"></a>  <span class="n">ALU_BDEP</span><span class="p">,</span>
<a name="l-137"></a>
<a name="l-138"></a>  <span class="c1">// Bit Field Place</span>
<a name="l-139"></a>  <span class="c1">// RV32B</span>
<a name="l-140"></a>  <span class="n">ALU_BFP</span><span class="p">,</span>
<a name="l-141"></a>
<a name="l-142"></a>  <span class="c1">// Carry-less Multiply</span>
<a name="l-143"></a>  <span class="c1">// RV32B</span>
<a name="l-144"></a>  <span class="n">ALU_CLMUL</span><span class="p">,</span>
<a name="l-145"></a>  <span class="n">ALU_CLMULR</span><span class="p">,</span>
<a name="l-146"></a>  <span class="n">ALU_CLMULH</span><span class="p">,</span>
<a name="l-147"></a>
<a name="l-148"></a>  <span class="c1">// Cyclic Redundancy Check</span>
<a name="l-149"></a>  <span class="n">ALU_CRC32_B</span><span class="p">,</span>
<a name="l-150"></a>  <span class="n">ALU_CRC32C_B</span><span class="p">,</span>
<a name="l-151"></a>  <span class="n">ALU_CRC32_H</span><span class="p">,</span>
<a name="l-152"></a>  <span class="n">ALU_CRC32C_H</span><span class="p">,</span>
<a name="l-153"></a>  <span class="n">ALU_CRC32_W</span><span class="p">,</span>
<a name="l-154"></a>  <span class="n">ALU_CRC32C_W</span>
<a name="l-155"></a><span class="p">}</span> <span class="n">alu_op_e</span><span class="p">;</span>
<a name="l-156"></a>
<a name="l-157"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-158"></a>  <span class="c1">// Multiplier/divider</span>
<a name="l-159"></a>  <span class="n">MD_OP_MULL</span><span class="p">,</span>
<a name="l-160"></a>  <span class="n">MD_OP_MULH</span><span class="p">,</span>
<a name="l-161"></a>  <span class="n">MD_OP_DIV</span><span class="p">,</span>
<a name="l-162"></a>  <span class="n">MD_OP_REM</span>
<a name="l-163"></a><span class="p">}</span> <span class="n">md_op_e</span><span class="p">;</span>
<a name="l-164"></a>
<a name="l-165"></a>
<a name="l-166"></a><span class="c1">//////////////////////////////////</span>
<a name="l-167"></a><span class="c1">// Control and status registers //</span>
<a name="l-168"></a><span class="c1">//////////////////////////////////</span>
<a name="l-169"></a>
<a name="l-170"></a><span class="c1">// CSR operations</span>
<a name="l-171"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-172"></a>  <span class="n">CSR_OP_READ</span><span class="p">,</span>
<a name="l-173"></a>  <span class="n">CSR_OP_WRITE</span><span class="p">,</span>
<a name="l-174"></a>  <span class="n">CSR_OP_SET</span><span class="p">,</span>
<a name="l-175"></a>  <span class="n">CSR_OP_CLEAR</span>
<a name="l-176"></a><span class="p">}</span> <span class="n">csr_op_e</span><span class="p">;</span>
<a name="l-177"></a>
<a name="l-178"></a><span class="c1">// Privileged mode</span>
<a name="l-179"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-180"></a>  <span class="n">PRIV_LVL_M</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b11</span><span class="p">,</span>
<a name="l-181"></a>  <span class="n">PRIV_LVL_H</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">,</span>
<a name="l-182"></a>  <span class="n">PRIV_LVL_S</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">,</span>
<a name="l-183"></a>  <span class="n">PRIV_LVL_U</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b00</span>
<a name="l-184"></a><span class="p">}</span> <span class="n">priv_lvl_e</span><span class="p">;</span>
<a name="l-185"></a>
<a name="l-186"></a><span class="c1">// Constants for the dcsr.xdebugver fields</span>
<a name="l-187"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-188"></a>   <span class="n">XDEBUGVER_NO</span>     <span class="o">=</span> <span class="mh">4</span><span class="mi">&#39;d0</span><span class="p">,</span> <span class="c1">// no external debug support</span>
<a name="l-189"></a>   <span class="n">XDEBUGVER_STD</span>    <span class="o">=</span> <span class="mh">4</span><span class="mi">&#39;d4</span><span class="p">,</span> <span class="c1">// external debug according to RISC-V debug spec</span>
<a name="l-190"></a>   <span class="n">XDEBUGVER_NONSTD</span> <span class="o">=</span> <span class="mh">4</span><span class="mi">&#39;d15</span> <span class="c1">// debug not conforming to RISC-V debug spec</span>
<a name="l-191"></a><span class="p">}</span> <span class="n">x_debug_ver_e</span><span class="p">;</span>
<a name="l-192"></a>
<a name="l-193"></a><span class="c1">//////////////</span>
<a name="l-194"></a><span class="c1">// WB stage //</span>
<a name="l-195"></a><span class="c1">//////////////</span>
<a name="l-196"></a>
<a name="l-197"></a><span class="c1">// Type of instruction present in writeback stage</span>
<a name="l-198"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-199"></a>  <span class="n">WB_INSTR_LOAD</span><span class="p">,</span>  <span class="c1">// Instruction is awaiting load data</span>
<a name="l-200"></a>  <span class="n">WB_INSTR_STORE</span><span class="p">,</span> <span class="c1">// Instruction is awaiting store response</span>
<a name="l-201"></a>  <span class="n">WB_INSTR_OTHER</span>  <span class="c1">// Instruction doesn&#39;t fit into above categories</span>
<a name="l-202"></a><span class="p">}</span> <span class="n">wb_instr_type_e</span><span class="p">;</span>
<a name="l-203"></a>
<a name="l-204"></a><span class="c1">//////////////</span>
<a name="l-205"></a><span class="c1">// ID stage //</span>
<a name="l-206"></a><span class="c1">//////////////</span>
<a name="l-207"></a>
<a name="l-208"></a><span class="c1">// Operand a selection</span>
<a name="l-209"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-210"></a>  <span class="n">OP_A_REG_A</span><span class="p">,</span>
<a name="l-211"></a>  <span class="n">OP_A_FWD</span><span class="p">,</span>
<a name="l-212"></a>  <span class="n">OP_A_CURRPC</span><span class="p">,</span>
<a name="l-213"></a>  <span class="n">OP_A_IMM</span>
<a name="l-214"></a><span class="p">}</span> <span class="n">op_a_sel_e</span><span class="p">;</span>
<a name="l-215"></a>
<a name="l-216"></a><span class="c1">// Immediate a selection</span>
<a name="l-217"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">{</span>
<a name="l-218"></a>  <span class="n">IMM_A_Z</span><span class="p">,</span>
<a name="l-219"></a>  <span class="n">IMM_A_ZERO</span>
<a name="l-220"></a><span class="p">}</span> <span class="n">imm_a_sel_e</span><span class="p">;</span>
<a name="l-221"></a>
<a name="l-222"></a><span class="c1">// Operand b selection</span>
<a name="l-223"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">{</span>
<a name="l-224"></a>  <span class="n">OP_B_REG_B</span><span class="p">,</span>
<a name="l-225"></a>  <span class="n">OP_B_IMM</span>
<a name="l-226"></a><span class="p">}</span> <span class="n">op_b_sel_e</span><span class="p">;</span>
<a name="l-227"></a>
<a name="l-228"></a><span class="c1">// Immediate b selection</span>
<a name="l-229"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-230"></a>  <span class="n">IMM_B_I</span><span class="p">,</span>
<a name="l-231"></a>  <span class="n">IMM_B_S</span><span class="p">,</span>
<a name="l-232"></a>  <span class="n">IMM_B_B</span><span class="p">,</span>
<a name="l-233"></a>  <span class="n">IMM_B_U</span><span class="p">,</span>
<a name="l-234"></a>  <span class="n">IMM_B_J</span><span class="p">,</span>
<a name="l-235"></a>  <span class="n">IMM_B_INCR_PC</span><span class="p">,</span>
<a name="l-236"></a>  <span class="n">IMM_B_INCR_ADDR</span>
<a name="l-237"></a><span class="p">}</span> <span class="n">imm_b_sel_e</span><span class="p">;</span>
<a name="l-238"></a>
<a name="l-239"></a><span class="c1">// Regfile write data selection</span>
<a name="l-240"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">{</span>
<a name="l-241"></a>  <span class="n">RF_WD_EX</span><span class="p">,</span>
<a name="l-242"></a>  <span class="n">RF_WD_CSR</span>
<a name="l-243"></a><span class="p">}</span> <span class="n">rf_wd_sel_e</span><span class="p">;</span>
<a name="l-244"></a>
<a name="l-245"></a><span class="c1">//////////////</span>
<a name="l-246"></a><span class="c1">// IF stage //</span>
<a name="l-247"></a><span class="c1">//////////////</span>
<a name="l-248"></a>
<a name="l-249"></a><span class="c1">// PC mux selection</span>
<a name="l-250"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-251"></a>  <span class="n">PC_BOOT</span><span class="p">,</span>
<a name="l-252"></a>  <span class="n">PC_JUMP</span><span class="p">,</span>
<a name="l-253"></a>  <span class="n">PC_EXC</span><span class="p">,</span>
<a name="l-254"></a>  <span class="n">PC_ERET</span><span class="p">,</span>
<a name="l-255"></a>  <span class="n">PC_DRET</span><span class="p">,</span>
<a name="l-256"></a>  <span class="n">PC_BP</span>
<a name="l-257"></a><span class="p">}</span> <span class="n">pc_sel_e</span><span class="p">;</span>
<a name="l-258"></a>
<a name="l-259"></a><span class="c1">// Exception PC mux selection</span>
<a name="l-260"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-261"></a>  <span class="n">EXC_PC_EXC</span><span class="p">,</span>
<a name="l-262"></a>  <span class="n">EXC_PC_IRQ</span><span class="p">,</span>
<a name="l-263"></a>  <span class="n">EXC_PC_DBD</span><span class="p">,</span>
<a name="l-264"></a>  <span class="n">EXC_PC_DBG_EXC</span> <span class="c1">// Exception while in debug mode</span>
<a name="l-265"></a><span class="p">}</span> <span class="n">exc_pc_sel_e</span><span class="p">;</span>
<a name="l-266"></a>
<a name="l-267"></a><span class="c1">// Interrupt requests</span>
<a name="l-268"></a><span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-269"></a>  <span class="k">logic</span>        <span class="n">irq_software</span><span class="p">;</span>
<a name="l-270"></a>  <span class="k">logic</span>        <span class="n">irq_timer</span><span class="p">;</span>
<a name="l-271"></a>  <span class="k">logic</span>        <span class="n">irq_external</span><span class="p">;</span>
<a name="l-272"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">14</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">irq_fast</span><span class="p">;</span> <span class="c1">// 15 fast interrupts,</span>
<a name="l-273"></a>                         <span class="c1">// one interrupt is reserved for NMI (not visible through mip/mie)</span>
<a name="l-274"></a><span class="p">}</span> <span class="n">irqs_t</span><span class="p">;</span>
<a name="l-275"></a>
<a name="l-276"></a><span class="c1">// Exception cause</span>
<a name="l-277"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-278"></a>  <span class="n">EXC_CAUSE_IRQ_SOFTWARE_M</span>     <span class="o">=</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span> <span class="mh">5</span><span class="mi">&#39;d03</span><span class="p">},</span>
<a name="l-279"></a>  <span class="n">EXC_CAUSE_IRQ_TIMER_M</span>        <span class="o">=</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span> <span class="mh">5</span><span class="mi">&#39;d07</span><span class="p">},</span>
<a name="l-280"></a>  <span class="n">EXC_CAUSE_IRQ_EXTERNAL_M</span>     <span class="o">=</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span> <span class="mh">5</span><span class="mi">&#39;d11</span><span class="p">},</span>
<a name="l-281"></a>  <span class="c1">// EXC_CAUSE_IRQ_FAST_0      = {1&#39;b1, 5&#39;d16},</span>
<a name="l-282"></a>  <span class="c1">// EXC_CAUSE_IRQ_FAST_14     = {1&#39;b1, 5&#39;d30},</span>
<a name="l-283"></a>  <span class="n">EXC_CAUSE_IRQ_NM</span>             <span class="o">=</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span> <span class="mh">5</span><span class="mi">&#39;d31</span><span class="p">},</span> <span class="c1">// == EXC_CAUSE_IRQ_FAST_15</span>
<a name="l-284"></a>  <span class="n">EXC_CAUSE_INSN_ADDR_MISA</span>     <span class="o">=</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="mh">5</span><span class="mi">&#39;d00</span><span class="p">},</span>
<a name="l-285"></a>  <span class="n">EXC_CAUSE_INSTR_ACCESS_FAULT</span> <span class="o">=</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="mh">5</span><span class="mi">&#39;d01</span><span class="p">},</span>
<a name="l-286"></a>  <span class="n">EXC_CAUSE_ILLEGAL_INSN</span>       <span class="o">=</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="mh">5</span><span class="mi">&#39;d02</span><span class="p">},</span>
<a name="l-287"></a>  <span class="n">EXC_CAUSE_BREAKPOINT</span>         <span class="o">=</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="mh">5</span><span class="mi">&#39;d03</span><span class="p">},</span>
<a name="l-288"></a>  <span class="n">EXC_CAUSE_LOAD_ACCESS_FAULT</span>  <span class="o">=</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="mh">5</span><span class="mi">&#39;d05</span><span class="p">},</span>
<a name="l-289"></a>  <span class="n">EXC_CAUSE_STORE_ACCESS_FAULT</span> <span class="o">=</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="mh">5</span><span class="mi">&#39;d07</span><span class="p">},</span>
<a name="l-290"></a>  <span class="n">EXC_CAUSE_ECALL_UMODE</span>        <span class="o">=</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="mh">5</span><span class="mi">&#39;d08</span><span class="p">},</span>
<a name="l-291"></a>  <span class="n">EXC_CAUSE_ECALL_MMODE</span>        <span class="o">=</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="mh">5</span><span class="mi">&#39;d11</span><span class="p">}</span>
<a name="l-292"></a><span class="p">}</span> <span class="n">exc_cause_e</span><span class="p">;</span>
<a name="l-293"></a>
<a name="l-294"></a><span class="c1">// Debug cause</span>
<a name="l-295"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-296"></a>  <span class="n">DBG_CAUSE_NONE</span>    <span class="o">=</span> <span class="mh">3&#39;h0</span><span class="p">,</span>
<a name="l-297"></a>  <span class="n">DBG_CAUSE_EBREAK</span>  <span class="o">=</span> <span class="mh">3&#39;h1</span><span class="p">,</span>
<a name="l-298"></a>  <span class="n">DBG_CAUSE_TRIGGER</span> <span class="o">=</span> <span class="mh">3&#39;h2</span><span class="p">,</span>
<a name="l-299"></a>  <span class="n">DBG_CAUSE_HALTREQ</span> <span class="o">=</span> <span class="mh">3&#39;h3</span><span class="p">,</span>
<a name="l-300"></a>  <span class="n">DBG_CAUSE_STEP</span>    <span class="o">=</span> <span class="mh">3&#39;h4</span>
<a name="l-301"></a><span class="p">}</span> <span class="n">dbg_cause_e</span><span class="p">;</span>
<a name="l-302"></a>
<a name="l-303"></a><span class="c1">// PMP constants</span>
<a name="l-304"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">PMP_MAX_REGIONS</span>      <span class="o">=</span> <span class="mh">16</span><span class="p">;</span>
<a name="l-305"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">PMP_CFG_W</span>            <span class="o">=</span> <span class="mh">8</span><span class="p">;</span>
<a name="l-306"></a>
<a name="l-307"></a><span class="c1">// PMP acces type</span>
<a name="l-308"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">PMP_I</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-309"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">PMP_D</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-310"></a>
<a name="l-311"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-312"></a>  <span class="n">PMP_ACC_EXEC</span>    <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span>
<a name="l-313"></a>  <span class="n">PMP_ACC_WRITE</span>   <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">,</span>
<a name="l-314"></a>  <span class="n">PMP_ACC_READ</span>    <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b10</span>
<a name="l-315"></a><span class="p">}</span> <span class="n">pmp_req_e</span><span class="p">;</span>
<a name="l-316"></a>
<a name="l-317"></a><span class="c1">// PMP cfg structures</span>
<a name="l-318"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-319"></a>  <span class="n">PMP_MODE_OFF</span>   <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">,</span>
<a name="l-320"></a>  <span class="n">PMP_MODE_TOR</span>   <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">,</span>
<a name="l-321"></a>  <span class="n">PMP_MODE_NA4</span>   <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b10</span><span class="p">,</span>
<a name="l-322"></a>  <span class="n">PMP_MODE_NAPOT</span> <span class="o">=</span> <span class="mh">2</span><span class="mb">&#39;b11</span>
<a name="l-323"></a><span class="p">}</span> <span class="n">pmp_cfg_mode_e</span><span class="p">;</span>
<a name="l-324"></a>
<a name="l-325"></a><span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-326"></a>  <span class="k">logic</span>          <span class="n">lock</span><span class="p">;</span>
<a name="l-327"></a>  <span class="n">pmp_cfg_mode_e</span> <span class="n">mode</span><span class="p">;</span>
<a name="l-328"></a>  <span class="k">logic</span>          <span class="n">exec</span><span class="p">;</span>
<a name="l-329"></a>  <span class="k">logic</span>          <span class="n">write</span><span class="p">;</span>
<a name="l-330"></a>  <span class="k">logic</span>          <span class="n">read</span><span class="p">;</span>
<a name="l-331"></a><span class="p">}</span> <span class="n">pmp_cfg_t</span><span class="p">;</span>
<a name="l-332"></a>
<a name="l-333"></a><span class="c1">// CSRs</span>
<a name="l-334"></a><span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-335"></a>  <span class="c1">// Machine information</span>
<a name="l-336"></a>  <span class="n">CSR_MHARTID</span>   <span class="o">=</span> <span class="mh">12&#39;hF14</span><span class="p">,</span>
<a name="l-337"></a>
<a name="l-338"></a>  <span class="c1">// Machine trap setup</span>
<a name="l-339"></a>  <span class="n">CSR_MSTATUS</span>   <span class="o">=</span> <span class="mh">12&#39;h300</span><span class="p">,</span>
<a name="l-340"></a>  <span class="n">CSR_MISA</span>      <span class="o">=</span> <span class="mh">12&#39;h301</span><span class="p">,</span>
<a name="l-341"></a>  <span class="n">CSR_MIE</span>       <span class="o">=</span> <span class="mh">12&#39;h304</span><span class="p">,</span>
<a name="l-342"></a>  <span class="n">CSR_MTVEC</span>     <span class="o">=</span> <span class="mh">12&#39;h305</span><span class="p">,</span>
<a name="l-343"></a>
<a name="l-344"></a>  <span class="c1">// Machine trap handling</span>
<a name="l-345"></a>  <span class="n">CSR_MSCRATCH</span>  <span class="o">=</span> <span class="mh">12&#39;h340</span><span class="p">,</span>
<a name="l-346"></a>  <span class="n">CSR_MEPC</span>      <span class="o">=</span> <span class="mh">12&#39;h341</span><span class="p">,</span>
<a name="l-347"></a>  <span class="n">CSR_MCAUSE</span>    <span class="o">=</span> <span class="mh">12&#39;h342</span><span class="p">,</span>
<a name="l-348"></a>  <span class="n">CSR_MTVAL</span>     <span class="o">=</span> <span class="mh">12&#39;h343</span><span class="p">,</span>
<a name="l-349"></a>  <span class="n">CSR_MIP</span>       <span class="o">=</span> <span class="mh">12&#39;h344</span><span class="p">,</span>
<a name="l-350"></a>
<a name="l-351"></a>  <span class="c1">// Physical memory protection</span>
<a name="l-352"></a>  <span class="n">CSR_PMPCFG0</span>   <span class="o">=</span> <span class="mh">12&#39;h3A0</span><span class="p">,</span>
<a name="l-353"></a>  <span class="n">CSR_PMPCFG1</span>   <span class="o">=</span> <span class="mh">12&#39;h3A1</span><span class="p">,</span>
<a name="l-354"></a>  <span class="n">CSR_PMPCFG2</span>   <span class="o">=</span> <span class="mh">12&#39;h3A2</span><span class="p">,</span>
<a name="l-355"></a>  <span class="n">CSR_PMPCFG3</span>   <span class="o">=</span> <span class="mh">12&#39;h3A3</span><span class="p">,</span>
<a name="l-356"></a>  <span class="n">CSR_PMPADDR0</span>  <span class="o">=</span> <span class="mh">12&#39;h3B0</span><span class="p">,</span>
<a name="l-357"></a>  <span class="n">CSR_PMPADDR1</span>  <span class="o">=</span> <span class="mh">12&#39;h3B1</span><span class="p">,</span>
<a name="l-358"></a>  <span class="n">CSR_PMPADDR2</span>  <span class="o">=</span> <span class="mh">12&#39;h3B2</span><span class="p">,</span>
<a name="l-359"></a>  <span class="n">CSR_PMPADDR3</span>  <span class="o">=</span> <span class="mh">12&#39;h3B3</span><span class="p">,</span>
<a name="l-360"></a>  <span class="n">CSR_PMPADDR4</span>  <span class="o">=</span> <span class="mh">12&#39;h3B4</span><span class="p">,</span>
<a name="l-361"></a>  <span class="n">CSR_PMPADDR5</span>  <span class="o">=</span> <span class="mh">12&#39;h3B5</span><span class="p">,</span>
<a name="l-362"></a>  <span class="n">CSR_PMPADDR6</span>  <span class="o">=</span> <span class="mh">12&#39;h3B6</span><span class="p">,</span>
<a name="l-363"></a>  <span class="n">CSR_PMPADDR7</span>  <span class="o">=</span> <span class="mh">12&#39;h3B7</span><span class="p">,</span>
<a name="l-364"></a>  <span class="n">CSR_PMPADDR8</span>  <span class="o">=</span> <span class="mh">12&#39;h3B8</span><span class="p">,</span>
<a name="l-365"></a>  <span class="n">CSR_PMPADDR9</span>  <span class="o">=</span> <span class="mh">12&#39;h3B9</span><span class="p">,</span>
<a name="l-366"></a>  <span class="n">CSR_PMPADDR10</span> <span class="o">=</span> <span class="mh">12&#39;h3BA</span><span class="p">,</span>
<a name="l-367"></a>  <span class="n">CSR_PMPADDR11</span> <span class="o">=</span> <span class="mh">12&#39;h3BB</span><span class="p">,</span>
<a name="l-368"></a>  <span class="n">CSR_PMPADDR12</span> <span class="o">=</span> <span class="mh">12&#39;h3BC</span><span class="p">,</span>
<a name="l-369"></a>  <span class="n">CSR_PMPADDR13</span> <span class="o">=</span> <span class="mh">12&#39;h3BD</span><span class="p">,</span>
<a name="l-370"></a>  <span class="n">CSR_PMPADDR14</span> <span class="o">=</span> <span class="mh">12&#39;h3BE</span><span class="p">,</span>
<a name="l-371"></a>  <span class="n">CSR_PMPADDR15</span> <span class="o">=</span> <span class="mh">12&#39;h3BF</span><span class="p">,</span>
<a name="l-372"></a>
<a name="l-373"></a>  <span class="c1">// Debug trigger</span>
<a name="l-374"></a>  <span class="n">CSR_TSELECT</span>   <span class="o">=</span> <span class="mh">12&#39;h7A0</span><span class="p">,</span>
<a name="l-375"></a>  <span class="n">CSR_TDATA1</span>    <span class="o">=</span> <span class="mh">12&#39;h7A1</span><span class="p">,</span>
<a name="l-376"></a>  <span class="n">CSR_TDATA2</span>    <span class="o">=</span> <span class="mh">12&#39;h7A2</span><span class="p">,</span>
<a name="l-377"></a>  <span class="n">CSR_TDATA3</span>    <span class="o">=</span> <span class="mh">12&#39;h7A3</span><span class="p">,</span>
<a name="l-378"></a>  <span class="n">CSR_MCONTEXT</span>  <span class="o">=</span> <span class="mh">12&#39;h7A8</span><span class="p">,</span>
<a name="l-379"></a>  <span class="n">CSR_SCONTEXT</span>  <span class="o">=</span> <span class="mh">12&#39;h7AA</span><span class="p">,</span>
<a name="l-380"></a>
<a name="l-381"></a>  <span class="c1">// Debug/trace</span>
<a name="l-382"></a>  <span class="n">CSR_DCSR</span>      <span class="o">=</span> <span class="mh">12&#39;h7b0</span><span class="p">,</span>
<a name="l-383"></a>  <span class="n">CSR_DPC</span>       <span class="o">=</span> <span class="mh">12&#39;h7b1</span><span class="p">,</span>
<a name="l-384"></a>
<a name="l-385"></a>  <span class="c1">// Debug</span>
<a name="l-386"></a>  <span class="n">CSR_DSCRATCH0</span> <span class="o">=</span> <span class="mh">12&#39;h7b2</span><span class="p">,</span> <span class="c1">// optional</span>
<a name="l-387"></a>  <span class="n">CSR_DSCRATCH1</span> <span class="o">=</span> <span class="mh">12&#39;h7b3</span><span class="p">,</span> <span class="c1">// optional</span>
<a name="l-388"></a>
<a name="l-389"></a>  <span class="c1">// Machine Counter/Timers</span>
<a name="l-390"></a>  <span class="n">CSR_MCOUNTINHIBIT</span>  <span class="o">=</span> <span class="mh">12&#39;h320</span><span class="p">,</span>
<a name="l-391"></a>  <span class="n">CSR_MHPMEVENT3</span>     <span class="o">=</span> <span class="mh">12&#39;h323</span><span class="p">,</span>
<a name="l-392"></a>  <span class="n">CSR_MHPMEVENT4</span>     <span class="o">=</span> <span class="mh">12&#39;h324</span><span class="p">,</span>
<a name="l-393"></a>  <span class="n">CSR_MHPMEVENT5</span>     <span class="o">=</span> <span class="mh">12&#39;h325</span><span class="p">,</span>
<a name="l-394"></a>  <span class="n">CSR_MHPMEVENT6</span>     <span class="o">=</span> <span class="mh">12&#39;h326</span><span class="p">,</span>
<a name="l-395"></a>  <span class="n">CSR_MHPMEVENT7</span>     <span class="o">=</span> <span class="mh">12&#39;h327</span><span class="p">,</span>
<a name="l-396"></a>  <span class="n">CSR_MHPMEVENT8</span>     <span class="o">=</span> <span class="mh">12&#39;h328</span><span class="p">,</span>
<a name="l-397"></a>  <span class="n">CSR_MHPMEVENT9</span>     <span class="o">=</span> <span class="mh">12&#39;h329</span><span class="p">,</span>
<a name="l-398"></a>  <span class="n">CSR_MHPMEVENT10</span>    <span class="o">=</span> <span class="mh">12&#39;h32A</span><span class="p">,</span>
<a name="l-399"></a>  <span class="n">CSR_MHPMEVENT11</span>    <span class="o">=</span> <span class="mh">12&#39;h32B</span><span class="p">,</span>
<a name="l-400"></a>  <span class="n">CSR_MHPMEVENT12</span>    <span class="o">=</span> <span class="mh">12&#39;h32C</span><span class="p">,</span>
<a name="l-401"></a>  <span class="n">CSR_MHPMEVENT13</span>    <span class="o">=</span> <span class="mh">12&#39;h32D</span><span class="p">,</span>
<a name="l-402"></a>  <span class="n">CSR_MHPMEVENT14</span>    <span class="o">=</span> <span class="mh">12&#39;h32E</span><span class="p">,</span>
<a name="l-403"></a>  <span class="n">CSR_MHPMEVENT15</span>    <span class="o">=</span> <span class="mh">12&#39;h32F</span><span class="p">,</span>
<a name="l-404"></a>  <span class="n">CSR_MHPMEVENT16</span>    <span class="o">=</span> <span class="mh">12&#39;h330</span><span class="p">,</span>
<a name="l-405"></a>  <span class="n">CSR_MHPMEVENT17</span>    <span class="o">=</span> <span class="mh">12&#39;h331</span><span class="p">,</span>
<a name="l-406"></a>  <span class="n">CSR_MHPMEVENT18</span>    <span class="o">=</span> <span class="mh">12&#39;h332</span><span class="p">,</span>
<a name="l-407"></a>  <span class="n">CSR_MHPMEVENT19</span>    <span class="o">=</span> <span class="mh">12&#39;h333</span><span class="p">,</span>
<a name="l-408"></a>  <span class="n">CSR_MHPMEVENT20</span>    <span class="o">=</span> <span class="mh">12&#39;h334</span><span class="p">,</span>
<a name="l-409"></a>  <span class="n">CSR_MHPMEVENT21</span>    <span class="o">=</span> <span class="mh">12&#39;h335</span><span class="p">,</span>
<a name="l-410"></a>  <span class="n">CSR_MHPMEVENT22</span>    <span class="o">=</span> <span class="mh">12&#39;h336</span><span class="p">,</span>
<a name="l-411"></a>  <span class="n">CSR_MHPMEVENT23</span>    <span class="o">=</span> <span class="mh">12&#39;h337</span><span class="p">,</span>
<a name="l-412"></a>  <span class="n">CSR_MHPMEVENT24</span>    <span class="o">=</span> <span class="mh">12&#39;h338</span><span class="p">,</span>
<a name="l-413"></a>  <span class="n">CSR_MHPMEVENT25</span>    <span class="o">=</span> <span class="mh">12&#39;h339</span><span class="p">,</span>
<a name="l-414"></a>  <span class="n">CSR_MHPMEVENT26</span>    <span class="o">=</span> <span class="mh">12&#39;h33A</span><span class="p">,</span>
<a name="l-415"></a>  <span class="n">CSR_MHPMEVENT27</span>    <span class="o">=</span> <span class="mh">12&#39;h33B</span><span class="p">,</span>
<a name="l-416"></a>  <span class="n">CSR_MHPMEVENT28</span>    <span class="o">=</span> <span class="mh">12&#39;h33C</span><span class="p">,</span>
<a name="l-417"></a>  <span class="n">CSR_MHPMEVENT29</span>    <span class="o">=</span> <span class="mh">12&#39;h33D</span><span class="p">,</span>
<a name="l-418"></a>  <span class="n">CSR_MHPMEVENT30</span>    <span class="o">=</span> <span class="mh">12&#39;h33E</span><span class="p">,</span>
<a name="l-419"></a>  <span class="n">CSR_MHPMEVENT31</span>    <span class="o">=</span> <span class="mh">12&#39;h33F</span><span class="p">,</span>
<a name="l-420"></a>  <span class="n">CSR_MCYCLE</span>         <span class="o">=</span> <span class="mh">12&#39;hB00</span><span class="p">,</span>
<a name="l-421"></a>  <span class="n">CSR_MINSTRET</span>       <span class="o">=</span> <span class="mh">12&#39;hB02</span><span class="p">,</span>
<a name="l-422"></a>  <span class="n">CSR_MHPMCOUNTER3</span>   <span class="o">=</span> <span class="mh">12&#39;hB03</span><span class="p">,</span>
<a name="l-423"></a>  <span class="n">CSR_MHPMCOUNTER4</span>   <span class="o">=</span> <span class="mh">12&#39;hB04</span><span class="p">,</span>
<a name="l-424"></a>  <span class="n">CSR_MHPMCOUNTER5</span>   <span class="o">=</span> <span class="mh">12&#39;hB05</span><span class="p">,</span>
<a name="l-425"></a>  <span class="n">CSR_MHPMCOUNTER6</span>   <span class="o">=</span> <span class="mh">12&#39;hB06</span><span class="p">,</span>
<a name="l-426"></a>  <span class="n">CSR_MHPMCOUNTER7</span>   <span class="o">=</span> <span class="mh">12&#39;hB07</span><span class="p">,</span>
<a name="l-427"></a>  <span class="n">CSR_MHPMCOUNTER8</span>   <span class="o">=</span> <span class="mh">12&#39;hB08</span><span class="p">,</span>
<a name="l-428"></a>  <span class="n">CSR_MHPMCOUNTER9</span>   <span class="o">=</span> <span class="mh">12&#39;hB09</span><span class="p">,</span>
<a name="l-429"></a>  <span class="n">CSR_MHPMCOUNTER10</span>  <span class="o">=</span> <span class="mh">12&#39;hB0A</span><span class="p">,</span>
<a name="l-430"></a>  <span class="n">CSR_MHPMCOUNTER11</span>  <span class="o">=</span> <span class="mh">12&#39;hB0B</span><span class="p">,</span>
<a name="l-431"></a>  <span class="n">CSR_MHPMCOUNTER12</span>  <span class="o">=</span> <span class="mh">12&#39;hB0C</span><span class="p">,</span>
<a name="l-432"></a>  <span class="n">CSR_MHPMCOUNTER13</span>  <span class="o">=</span> <span class="mh">12&#39;hB0D</span><span class="p">,</span>
<a name="l-433"></a>  <span class="n">CSR_MHPMCOUNTER14</span>  <span class="o">=</span> <span class="mh">12&#39;hB0E</span><span class="p">,</span>
<a name="l-434"></a>  <span class="n">CSR_MHPMCOUNTER15</span>  <span class="o">=</span> <span class="mh">12&#39;hB0F</span><span class="p">,</span>
<a name="l-435"></a>  <span class="n">CSR_MHPMCOUNTER16</span>  <span class="o">=</span> <span class="mh">12&#39;hB10</span><span class="p">,</span>
<a name="l-436"></a>  <span class="n">CSR_MHPMCOUNTER17</span>  <span class="o">=</span> <span class="mh">12&#39;hB11</span><span class="p">,</span>
<a name="l-437"></a>  <span class="n">CSR_MHPMCOUNTER18</span>  <span class="o">=</span> <span class="mh">12&#39;hB12</span><span class="p">,</span>
<a name="l-438"></a>  <span class="n">CSR_MHPMCOUNTER19</span>  <span class="o">=</span> <span class="mh">12&#39;hB13</span><span class="p">,</span>
<a name="l-439"></a>  <span class="n">CSR_MHPMCOUNTER20</span>  <span class="o">=</span> <span class="mh">12&#39;hB14</span><span class="p">,</span>
<a name="l-440"></a>  <span class="n">CSR_MHPMCOUNTER21</span>  <span class="o">=</span> <span class="mh">12&#39;hB15</span><span class="p">,</span>
<a name="l-441"></a>  <span class="n">CSR_MHPMCOUNTER22</span>  <span class="o">=</span> <span class="mh">12&#39;hB16</span><span class="p">,</span>
<a name="l-442"></a>  <span class="n">CSR_MHPMCOUNTER23</span>  <span class="o">=</span> <span class="mh">12&#39;hB17</span><span class="p">,</span>
<a name="l-443"></a>  <span class="n">CSR_MHPMCOUNTER24</span>  <span class="o">=</span> <span class="mh">12&#39;hB18</span><span class="p">,</span>
<a name="l-444"></a>  <span class="n">CSR_MHPMCOUNTER25</span>  <span class="o">=</span> <span class="mh">12&#39;hB19</span><span class="p">,</span>
<a name="l-445"></a>  <span class="n">CSR_MHPMCOUNTER26</span>  <span class="o">=</span> <span class="mh">12&#39;hB1A</span><span class="p">,</span>
<a name="l-446"></a>  <span class="n">CSR_MHPMCOUNTER27</span>  <span class="o">=</span> <span class="mh">12&#39;hB1B</span><span class="p">,</span>
<a name="l-447"></a>  <span class="n">CSR_MHPMCOUNTER28</span>  <span class="o">=</span> <span class="mh">12&#39;hB1C</span><span class="p">,</span>
<a name="l-448"></a>  <span class="n">CSR_MHPMCOUNTER29</span>  <span class="o">=</span> <span class="mh">12&#39;hB1D</span><span class="p">,</span>
<a name="l-449"></a>  <span class="n">CSR_MHPMCOUNTER30</span>  <span class="o">=</span> <span class="mh">12&#39;hB1E</span><span class="p">,</span>
<a name="l-450"></a>  <span class="n">CSR_MHPMCOUNTER31</span>  <span class="o">=</span> <span class="mh">12&#39;hB1F</span><span class="p">,</span>
<a name="l-451"></a>  <span class="n">CSR_MCYCLEH</span>        <span class="o">=</span> <span class="mh">12&#39;hB80</span><span class="p">,</span>
<a name="l-452"></a>  <span class="n">CSR_MINSTRETH</span>      <span class="o">=</span> <span class="mh">12&#39;hB82</span><span class="p">,</span>
<a name="l-453"></a>  <span class="n">CSR_MHPMCOUNTER3H</span>  <span class="o">=</span> <span class="mh">12&#39;hB83</span><span class="p">,</span>
<a name="l-454"></a>  <span class="n">CSR_MHPMCOUNTER4H</span>  <span class="o">=</span> <span class="mh">12&#39;hB84</span><span class="p">,</span>
<a name="l-455"></a>  <span class="n">CSR_MHPMCOUNTER5H</span>  <span class="o">=</span> <span class="mh">12&#39;hB85</span><span class="p">,</span>
<a name="l-456"></a>  <span class="n">CSR_MHPMCOUNTER6H</span>  <span class="o">=</span> <span class="mh">12&#39;hB86</span><span class="p">,</span>
<a name="l-457"></a>  <span class="n">CSR_MHPMCOUNTER7H</span>  <span class="o">=</span> <span class="mh">12&#39;hB87</span><span class="p">,</span>
<a name="l-458"></a>  <span class="n">CSR_MHPMCOUNTER8H</span>  <span class="o">=</span> <span class="mh">12&#39;hB88</span><span class="p">,</span>
<a name="l-459"></a>  <span class="n">CSR_MHPMCOUNTER9H</span>  <span class="o">=</span> <span class="mh">12&#39;hB89</span><span class="p">,</span>
<a name="l-460"></a>  <span class="n">CSR_MHPMCOUNTER10H</span> <span class="o">=</span> <span class="mh">12&#39;hB8A</span><span class="p">,</span>
<a name="l-461"></a>  <span class="n">CSR_MHPMCOUNTER11H</span> <span class="o">=</span> <span class="mh">12&#39;hB8B</span><span class="p">,</span>
<a name="l-462"></a>  <span class="n">CSR_MHPMCOUNTER12H</span> <span class="o">=</span> <span class="mh">12&#39;hB8C</span><span class="p">,</span>
<a name="l-463"></a>  <span class="n">CSR_MHPMCOUNTER13H</span> <span class="o">=</span> <span class="mh">12&#39;hB8D</span><span class="p">,</span>
<a name="l-464"></a>  <span class="n">CSR_MHPMCOUNTER14H</span> <span class="o">=</span> <span class="mh">12&#39;hB8E</span><span class="p">,</span>
<a name="l-465"></a>  <span class="n">CSR_MHPMCOUNTER15H</span> <span class="o">=</span> <span class="mh">12&#39;hB8F</span><span class="p">,</span>
<a name="l-466"></a>  <span class="n">CSR_MHPMCOUNTER16H</span> <span class="o">=</span> <span class="mh">12&#39;hB90</span><span class="p">,</span>
<a name="l-467"></a>  <span class="n">CSR_MHPMCOUNTER17H</span> <span class="o">=</span> <span class="mh">12&#39;hB91</span><span class="p">,</span>
<a name="l-468"></a>  <span class="n">CSR_MHPMCOUNTER18H</span> <span class="o">=</span> <span class="mh">12&#39;hB92</span><span class="p">,</span>
<a name="l-469"></a>  <span class="n">CSR_MHPMCOUNTER19H</span> <span class="o">=</span> <span class="mh">12&#39;hB93</span><span class="p">,</span>
<a name="l-470"></a>  <span class="n">CSR_MHPMCOUNTER20H</span> <span class="o">=</span> <span class="mh">12&#39;hB94</span><span class="p">,</span>
<a name="l-471"></a>  <span class="n">CSR_MHPMCOUNTER21H</span> <span class="o">=</span> <span class="mh">12&#39;hB95</span><span class="p">,</span>
<a name="l-472"></a>  <span class="n">CSR_MHPMCOUNTER22H</span> <span class="o">=</span> <span class="mh">12&#39;hB96</span><span class="p">,</span>
<a name="l-473"></a>  <span class="n">CSR_MHPMCOUNTER23H</span> <span class="o">=</span> <span class="mh">12&#39;hB97</span><span class="p">,</span>
<a name="l-474"></a>  <span class="n">CSR_MHPMCOUNTER24H</span> <span class="o">=</span> <span class="mh">12&#39;hB98</span><span class="p">,</span>
<a name="l-475"></a>  <span class="n">CSR_MHPMCOUNTER25H</span> <span class="o">=</span> <span class="mh">12&#39;hB99</span><span class="p">,</span>
<a name="l-476"></a>  <span class="n">CSR_MHPMCOUNTER26H</span> <span class="o">=</span> <span class="mh">12&#39;hB9A</span><span class="p">,</span>
<a name="l-477"></a>  <span class="n">CSR_MHPMCOUNTER27H</span> <span class="o">=</span> <span class="mh">12&#39;hB9B</span><span class="p">,</span>
<a name="l-478"></a>  <span class="n">CSR_MHPMCOUNTER28H</span> <span class="o">=</span> <span class="mh">12&#39;hB9C</span><span class="p">,</span>
<a name="l-479"></a>  <span class="n">CSR_MHPMCOUNTER29H</span> <span class="o">=</span> <span class="mh">12&#39;hB9D</span><span class="p">,</span>
<a name="l-480"></a>  <span class="n">CSR_MHPMCOUNTER30H</span> <span class="o">=</span> <span class="mh">12&#39;hB9E</span><span class="p">,</span>
<a name="l-481"></a>  <span class="n">CSR_MHPMCOUNTER31H</span> <span class="o">=</span> <span class="mh">12&#39;hB9F</span><span class="p">,</span>
<a name="l-482"></a>  <span class="n">CSR_CPUCTRL</span>        <span class="o">=</span> <span class="mh">12&#39;h7C0</span><span class="p">,</span>
<a name="l-483"></a>  <span class="n">CSR_SECURESEED</span>     <span class="o">=</span> <span class="mh">12&#39;h7C1</span>
<a name="l-484"></a><span class="p">}</span> <span class="n">csr_num_e</span><span class="p">;</span>
<a name="l-485"></a>
<a name="l-486"></a><span class="c1">// CSR pmp-related offsets</span>
<a name="l-487"></a><span class="k">parameter</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">CSR_OFF_PMP_CFG</span>  <span class="o">=</span> <span class="mh">12&#39;h3A0</span><span class="p">;</span> <span class="c1">// pmp_cfg  @ 12&#39;h3a0 - 12&#39;h3a3</span>
<a name="l-488"></a><span class="k">parameter</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">CSR_OFF_PMP_ADDR</span> <span class="o">=</span> <span class="mh">12&#39;h3B0</span><span class="p">;</span> <span class="c1">// pmp_addr @ 12&#39;h3b0 - 12&#39;h3bf</span>
<a name="l-489"></a>
<a name="l-490"></a><span class="c1">// CSR status bits</span>
<a name="l-491"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">CSR_MSTATUS_MIE_BIT</span>      <span class="o">=</span> <span class="mh">3</span><span class="p">;</span>
<a name="l-492"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">CSR_MSTATUS_MPIE_BIT</span>     <span class="o">=</span> <span class="mh">7</span><span class="p">;</span>
<a name="l-493"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">CSR_MSTATUS_MPP_BIT_LOW</span>  <span class="o">=</span> <span class="mh">11</span><span class="p">;</span>
<a name="l-494"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">CSR_MSTATUS_MPP_BIT_HIGH</span> <span class="o">=</span> <span class="mh">12</span><span class="p">;</span>
<a name="l-495"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">CSR_MSTATUS_MPRV_BIT</span>     <span class="o">=</span> <span class="mh">17</span><span class="p">;</span>
<a name="l-496"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">CSR_MSTATUS_TW_BIT</span>       <span class="o">=</span> <span class="mh">21</span><span class="p">;</span>
<a name="l-497"></a>
<a name="l-498"></a><span class="c1">// CSR machine ISA</span>
<a name="l-499"></a><span class="k">parameter</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">CSR_MISA_MXL</span> <span class="o">=</span> <span class="mh">2</span><span class="mi">&#39;d1</span><span class="p">;</span> <span class="c1">// M-XLEN: XLEN in M-Mode for RV32</span>
<a name="l-500"></a>
<a name="l-501"></a><span class="c1">// CSR interrupt pending/enable bits</span>
<a name="l-502"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">CSR_MSIX_BIT</span>      <span class="o">=</span> <span class="mh">3</span><span class="p">;</span>
<a name="l-503"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">CSR_MTIX_BIT</span>      <span class="o">=</span> <span class="mh">7</span><span class="p">;</span>
<a name="l-504"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">CSR_MEIX_BIT</span>      <span class="o">=</span> <span class="mh">11</span><span class="p">;</span>
<a name="l-505"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">CSR_MFIX_BIT_LOW</span>  <span class="o">=</span> <span class="mh">16</span><span class="p">;</span>
<a name="l-506"></a><span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="n">CSR_MFIX_BIT_HIGH</span> <span class="o">=</span> <span class="mh">30</span><span class="p">;</span>
<a name="l-507"></a>
<a name="l-508"></a><span class="k">endpackage</span>
</pre></div>
</td></tr></table>
  </body>
</html>