<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Lab5_Section2: UART Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Lab5_Section2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">UART Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>C Struct for UART.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___u_a_r_t__structs___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t__structs___g_r_o_u_p.html">UART struct</a></td></tr>
<tr class="memdesc:group___u_a_r_t__structs___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Asynchronous Receiver/Transmitter (C7816, CEA709) <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___u_a_r_t___register___masks___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___register___masks___g_r_o_u_p.html">UART Register Masks</a></td></tr>
<tr class="memdesc:group___u_a_r_t___register___masks___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register Masks for UART. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac8d7e2b7652b3153505f8b05406a9a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gac8d7e2b7652b3153505f8b05406a9a74">UART0_BasePtr</a>&#160;&#160;&#160;0x4006A000UL</td></tr>
<tr class="separator:gac8d7e2b7652b3153505f8b05406a9a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0508661f121639ffdee7de2353a0def2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga0508661f121639ffdee7de2353a0def2">UART0</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *) <a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gac8d7e2b7652b3153505f8b05406a9a74">UART0_BasePtr</a>)</td></tr>
<tr class="memdesc:ga0508661f121639ffdee7de2353a0def2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale base pointer.  <a href="#ga0508661f121639ffdee7de2353a0def2">More...</a><br /></td></tr>
<tr class="separator:ga0508661f121639ffdee7de2353a0def2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a02c91ffbd11fa7b4f0c33fe585199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga50a02c91ffbd11fa7b4f0c33fe585199">UART0_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga0508661f121639ffdee7de2353a0def2">UART0</a>)</td></tr>
<tr class="memdesc:ga50a02c91ffbd11fa7b4f0c33fe585199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale style base pointer.  <a href="#ga50a02c91ffbd11fa7b4f0c33fe585199">More...</a><br /></td></tr>
<tr class="separator:ga50a02c91ffbd11fa7b4f0c33fe585199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983c25a59958c2d9361200725acbf1e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga983c25a59958c2d9361200725acbf1e7">UART0_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f2aae3ecc738431836362719025f9dd">UART0_Lon_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a09169b107daf1c26904eba3713a17426">UART0_RxTx_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a37ffac2cf209ae252284635155707b03">UART0_Error_IRQn</a>,  }</td></tr>
<tr class="separator:ga983c25a59958c2d9361200725acbf1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e4b3f8fca364b25f7f8751430980de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gaa4e4b3f8fca364b25f7f8751430980de">UART1_BasePtr</a>&#160;&#160;&#160;0x4006B000UL</td></tr>
<tr class="separator:gaa4e4b3f8fca364b25f7f8751430980de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t1___type.html">UART1_Type</a> *) <a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gaa4e4b3f8fca364b25f7f8751430980de">UART1_BasePtr</a>)</td></tr>
<tr class="memdesc:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale base pointer.  <a href="#ga8d69bf04d07af4fbbab5a8bd291f65ff">More...</a><br /></td></tr>
<tr class="separator:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5b1236c1cdf2d9a6464251b791030c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gafb5b1236c1cdf2d9a6464251b791030c">UART1_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>)</td></tr>
<tr class="memdesc:gafb5b1236c1cdf2d9a6464251b791030c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale style base pointer.  <a href="#gafb5b1236c1cdf2d9a6464251b791030c">More...</a><br /></td></tr>
<tr class="separator:gafb5b1236c1cdf2d9a6464251b791030c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c9ff769424079cc0d90a7a5e035973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga92c9ff769424079cc0d90a7a5e035973">UART1_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a62d7fb38bfc0af1da9d3b3c7797eca47">UART1_RxTx_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a287f2b42ae250b20b300495030d1f046">UART1_Error_IRQn</a>,  }</td></tr>
<tr class="separator:ga92c9ff769424079cc0d90a7a5e035973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79b549f24bf449b7d3e3992c2076b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gab79b549f24bf449b7d3e3992c2076b59">UART2_BasePtr</a>&#160;&#160;&#160;0x4006C000UL</td></tr>
<tr class="memdesc:gab79b549f24bf449b7d3e3992c2076b59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Asynchronous Receiver/Transmitter.  <a href="#gab79b549f24bf449b7d3e3992c2076b59">More...</a><br /></td></tr>
<tr class="separator:gab79b549f24bf449b7d3e3992c2076b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t1___type.html">UART1_Type</a> *) <a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gab79b549f24bf449b7d3e3992c2076b59">UART2_BasePtr</a>)</td></tr>
<tr class="memdesc:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale base pointer.  <a href="#ga7f6bd6eb89ae2eeae97af4207ebe3cde">More...</a><br /></td></tr>
<tr class="separator:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ca2ea4e490b3c1c7aa55fc9c25cd37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">UART2_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td></tr>
<tr class="memdesc:ga75ca2ea4e490b3c1c7aa55fc9c25cd37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale style base pointer.  <a href="#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">More...</a><br /></td></tr>
<tr class="separator:ga75ca2ea4e490b3c1c7aa55fc9c25cd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ea430a1c7e9e6ae1709993f7432069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga78ea430a1c7e9e6ae1709993f7432069">UART2_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8acb2e1dd531566e501e364ab197aaf425">UART2_RxTx_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a385b066822ecfbf48936f970b552a10b">UART2_Error_IRQn</a>,  }</td></tr>
<tr class="separator:ga78ea430a1c7e9e6ae1709993f7432069"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>C Struct for UART. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga0508661f121639ffdee7de2353a0def2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0508661f121639ffdee7de2353a0def2">&#9670;&nbsp;</a></span>UART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t___type.html">UART_Type</a> *) <a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gac8d7e2b7652b3153505f8b05406a9a74">UART0_BasePtr</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale base pointer. </p>

</div>
</div>
<a id="ga50a02c91ffbd11fa7b4f0c33fe585199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50a02c91ffbd11fa7b4f0c33fe585199">&#9670;&nbsp;</a></span>UART0_BASE_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga0508661f121639ffdee7de2353a0def2">UART0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale style base pointer. </p>

</div>
</div>
<a id="gac8d7e2b7652b3153505f8b05406a9a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8d7e2b7652b3153505f8b05406a9a74">&#9670;&nbsp;</a></span>UART0_BasePtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BasePtr&#160;&#160;&#160;0x4006A000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral base address </p>

</div>
</div>
<a id="ga983c25a59958c2d9361200725acbf1e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga983c25a59958c2d9361200725acbf1e7">&#9670;&nbsp;</a></span>UART0_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f2aae3ecc738431836362719025f9dd">UART0_Lon_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a09169b107daf1c26904eba3713a17426">UART0_RxTx_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a37ffac2cf209ae252284635155707b03">UART0_Error_IRQn</a>,  }</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8d69bf04d07af4fbbab5a8bd291f65ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d69bf04d07af4fbbab5a8bd291f65ff">&#9670;&nbsp;</a></span>UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t1___type.html">UART1_Type</a> *) <a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gaa4e4b3f8fca364b25f7f8751430980de">UART1_BasePtr</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale base pointer. </p>

</div>
</div>
<a id="gafb5b1236c1cdf2d9a6464251b791030c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb5b1236c1cdf2d9a6464251b791030c">&#9670;&nbsp;</a></span>UART1_BASE_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale style base pointer. </p>

</div>
</div>
<a id="gaa4e4b3f8fca364b25f7f8751430980de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4e4b3f8fca364b25f7f8751430980de">&#9670;&nbsp;</a></span>UART1_BasePtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BasePtr&#160;&#160;&#160;0x4006B000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral base address </p>

</div>
</div>
<a id="ga92c9ff769424079cc0d90a7a5e035973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92c9ff769424079cc0d90a7a5e035973">&#9670;&nbsp;</a></span>UART1_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a62d7fb38bfc0af1da9d3b3c7797eca47">UART1_RxTx_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a287f2b42ae250b20b300495030d1f046">UART1_Error_IRQn</a>,  }</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7f6bd6eb89ae2eeae97af4207ebe3cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f6bd6eb89ae2eeae97af4207ebe3cde">&#9670;&nbsp;</a></span>UART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2&#160;&#160;&#160;((<a class="el" href="struct_u_a_r_t1___type.html">UART1_Type</a> *) <a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gab79b549f24bf449b7d3e3992c2076b59">UART2_BasePtr</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale base pointer. </p>

</div>
</div>
<a id="ga75ca2ea4e490b3c1c7aa55fc9c25cd37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">&#9670;&nbsp;</a></span>UART2_BASE_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freescale style base pointer. </p>

</div>
</div>
<a id="gab79b549f24bf449b7d3e3992c2076b59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab79b549f24bf449b7d3e3992c2076b59">&#9670;&nbsp;</a></span>UART2_BasePtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BasePtr&#160;&#160;&#160;0x4006C000UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Universal Asynchronous Receiver/Transmitter. </p>
<p>Peripheral base address </p>

</div>
</div>
<a id="ga78ea430a1c7e9e6ae1709993f7432069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78ea430a1c7e9e6ae1709993f7432069">&#9670;&nbsp;</a></span>UART2_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8acb2e1dd531566e501e364ab197aaf425">UART2_RxTx_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___g_r_o_u_p.html#gga7e1129cd8a196f4284d41db3e82ad5c8a385b066822ecfbf48936f970b552a10b">UART2_Error_IRQn</a>,  }</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Oct 31 2019 16:45:55 for Lab5_Section2 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
