

================================================================
== Vivado HLS Report for 'AES256_CTR_DRBG_Upda'
================================================================
* Date:           Tue May 12 20:22:32 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.620 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6684|     6777| 66.840 us | 67.770 us |  6684|  6777|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) |  Iteration  |  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |- Loop 1     |     6585|     6678| 2195 ~ 2226 |          -|          -|       3|    no    |
        | + Loop 1.1  |        2|       33|            2|          -|          -| 1 ~ 16 |    no    |
        |- Loop 2     |       64|       64|            2|          -|          -|      32|    no    |
        |- Loop 3     |       32|       32|            2|          -|          -|      16|    no    |
        +-------------+---------+---------+-------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 5 
4 --> 3 5 
5 --> 6 
6 --> 2 
7 --> 8 9 
8 --> 7 
9 --> 10 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp = alloca [48 x i8], align 16"   --->   Operation 11 'alloca' 'temp' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 12 [1/1] (1.35ns)   --->   "br label %1" [NIST-KATs/rng.c:328]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i_9, %.loopexit ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.79ns)   --->   "%icmp_ln328 = icmp eq i2 %i_0, -1" [NIST-KATs/rng.c:328]   --->   Operation 14 'icmp' 'icmp_ln328' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.20ns)   --->   "%i_9 = add i2 %i_0, 1" [NIST-KATs/rng.c:328]   --->   Operation 16 'add' 'i_9' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln328, label %.loopexit3.preheader, label %.preheader4.preheader" [NIST-KATs/rng.c:328]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.35ns)   --->   "br label %.preheader4" [NIST-KATs/rng.c:330]   --->   Operation 18 'br' <Predicate = (!icmp_ln328)> <Delay = 1.35>
ST_2 : Operation 19 [1/1] (1.35ns)   --->   "br label %.loopexit3" [NIST-KATs/rng.c:346]   --->   Operation 19 'br' <Predicate = (icmp_ln328)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ %j, %3 ], [ 15, %.preheader4.preheader ]"   --->   Operation 20 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln330 = sext i5 %j_0 to i32" [NIST-KATs/rng.c:330]   --->   Operation 21 'sext' 'sext_ln330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j_0, i32 4)" [NIST-KATs/rng.c:330]   --->   Operation 22 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 23 'speclooptripcount' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.loopexit.loopexit, label %2" [NIST-KATs/rng.c:330]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln331 = zext i32 %sext_ln330 to i64" [NIST-KATs/rng.c:331]   --->   Operation 25 'zext' 'zext_ln331' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%V_addr = getelementptr [16 x i8]* %V, i64 0, i64 %zext_ln331" [NIST-KATs/rng.c:331]   --->   Operation 26 'getelementptr' 'V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (1.75ns)   --->   "%V_load = load i8* %V_addr, align 1" [NIST-KATs/rng.c:331]   --->   Operation 27 'load' 'V_load' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 28 'br' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.22>
ST_4 : Operation 29 [1/2] (1.75ns)   --->   "%V_load = load i8* %V_addr, align 1" [NIST-KATs/rng.c:331]   --->   Operation 29 'load' 'V_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 30 [1/1] (1.24ns)   --->   "%icmp_ln331 = icmp eq i8 %V_load, -1" [NIST-KATs/rng.c:331]   --->   Operation 30 'icmp' 'icmp_ln331' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln331, label %3, label %4" [NIST-KATs/rng.c:331]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.75ns)   --->   "store i8 0, i8* %V_addr, align 1" [NIST-KATs/rng.c:332]   --->   Operation 32 'store' <Predicate = (icmp_ln331)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 33 [1/1] (1.54ns)   --->   "%j = add i5 %j_0, -1" [NIST-KATs/rng.c:330]   --->   Operation 33 'add' 'j' <Predicate = (icmp_ln331)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader4" [NIST-KATs/rng.c:330]   --->   Operation 34 'br' <Predicate = (icmp_ln331)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.71ns)   --->   "%add_ln334 = add i8 %V_load, 1" [NIST-KATs/rng.c:334]   --->   Operation 35 'add' 'add_ln334' <Predicate = (!icmp_ln331)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (1.75ns)   --->   "store i8 %add_ln334, i8* %V_addr, align 1" [NIST-KATs/rng.c:334]   --->   Operation 36 'store' <Predicate = (!icmp_ln331)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit" [NIST-KATs/rng.c:335]   --->   Operation 37 'br' <Predicate = (!icmp_ln331)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.36>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_0, i4 0)" [NIST-KATs/rng.c:339]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [2/2] (3.36ns)   --->   "call fastcc void @AES256_ECB([32 x i8]* @DRBG_ctx_Key, [16 x i8]* %V, [48 x i8]* %temp, i6 %shl_ln)" [NIST-KATs/rng.c:339]   --->   Operation 39 'call' <Predicate = true> <Delay = 3.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 40 [1/2] (0.00ns)   --->   "call fastcc void @AES256_ECB([32 x i8]* @DRBG_ctx_Key, [16 x i8]* %V, [48 x i8]* %temp, i6 %shl_ln)" [NIST-KATs/rng.c:339]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [NIST-KATs/rng.c:328]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.75>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%i_2 = phi i6 [ %i, %5 ], [ 0, %.loopexit3.preheader ]"   --->   Operation 42 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (1.22ns)   --->   "%icmp_ln346 = icmp eq i6 %i_2, -32" [NIST-KATs/rng.c:346]   --->   Operation 43 'icmp' 'icmp_ln346' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 44 'speclooptripcount' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (1.60ns)   --->   "%i = add i6 %i_2, 1" [NIST-KATs/rng.c:346]   --->   Operation 45 'add' 'i' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln346, label %.preheader.preheader, label %5" [NIST-KATs/rng.c:346]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i6 %i_2 to i64" [NIST-KATs/rng.c:347]   --->   Operation 47 'zext' 'zext_ln347' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [48 x i8]* %temp, i64 0, i64 %zext_ln347" [NIST-KATs/rng.c:347]   --->   Operation 48 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (1.75ns)   --->   "%temp_load = load i8* %temp_addr, align 1" [NIST-KATs/rng.c:347]   --->   Operation 49 'load' 'temp_load' <Predicate = (!icmp_ln346)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 50 [1/1] (1.35ns)   --->   "br label %.preheader" [NIST-KATs/rng.c:348]   --->   Operation 50 'br' <Predicate = (icmp_ln346)> <Delay = 1.35>

State 8 <SV = 3> <Delay = 3.51>
ST_8 : Operation 51 [1/2] (1.75ns)   --->   "%temp_load = load i8* %temp_addr, align 1" [NIST-KATs/rng.c:347]   --->   Operation 51 'load' 'temp_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%DRBG_ctx_Key_addr = getelementptr [32 x i8]* @DRBG_ctx_Key, i64 0, i64 %zext_ln347" [NIST-KATs/rng.c:347]   --->   Operation 52 'getelementptr' 'DRBG_ctx_Key_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (1.75ns)   --->   "store i8 %temp_load, i8* %DRBG_ctx_Key_addr, align 1" [NIST-KATs/rng.c:347]   --->   Operation 53 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "br label %.loopexit3" [NIST-KATs/rng.c:346]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 1.75>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%i_3 = phi i5 [ %i_8, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 55 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (1.21ns)   --->   "%icmp_ln348 = icmp eq i5 %i_3, -16" [NIST-KATs/rng.c:348]   --->   Operation 56 'icmp' 'icmp_ln348' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 57 'speclooptripcount' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (1.54ns)   --->   "%i_8 = add i5 %i_3, 1" [NIST-KATs/rng.c:348]   --->   Operation 58 'add' 'i_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln348, label %7, label %6" [NIST-KATs/rng.c:348]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 true, i5 %i_3)" [NIST-KATs/rng.c:349]   --->   Operation 60 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln349 = zext i6 %or_ln to i64" [NIST-KATs/rng.c:349]   --->   Operation 61 'zext' 'zext_ln349' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%temp_addr_7 = getelementptr inbounds [48 x i8]* %temp, i64 0, i64 %zext_ln349" [NIST-KATs/rng.c:349]   --->   Operation 62 'getelementptr' 'temp_addr_7' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_9 : Operation 63 [2/2] (1.75ns)   --->   "%temp_load_4 = load i8* %temp_addr_7, align 1" [NIST-KATs/rng.c:349]   --->   Operation 63 'load' 'temp_load_4' <Predicate = (!icmp_ln348)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "ret void" [NIST-KATs/rng.c:350]   --->   Operation 64 'ret' <Predicate = (icmp_ln348)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 3.51>
ST_10 : Operation 65 [1/2] (1.75ns)   --->   "%temp_load_4 = load i8* %temp_addr_7, align 1" [NIST-KATs/rng.c:349]   --->   Operation 65 'load' 'temp_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln349_1 = zext i5 %i_3 to i64" [NIST-KATs/rng.c:349]   --->   Operation 66 'zext' 'zext_ln349_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%V_addr_1 = getelementptr [16 x i8]* %V, i64 0, i64 %zext_ln349_1" [NIST-KATs/rng.c:349]   --->   Operation 67 'getelementptr' 'V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (1.75ns)   --->   "store i8 %temp_load_4, i8* %V_addr_1, align 1" [NIST-KATs/rng.c:349]   --->   Operation 68 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader" [NIST-KATs/rng.c:348]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', NIST-KATs/rng.c:328) [11]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', NIST-KATs/rng.c:330) [19]  (1.35 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', NIST-KATs/rng.c:330) [19]  (0 ns)
	'getelementptr' operation ('V_addr', NIST-KATs/rng.c:331) [26]  (0 ns)
	'load' operation ('V_load', NIST-KATs/rng.c:331) on array 'V' [27]  (1.75 ns)

 <State 4>: 5.23ns
The critical path consists of the following:
	'load' operation ('V_load', NIST-KATs/rng.c:331) on array 'V' [27]  (1.75 ns)
	'add' operation ('add_ln334', NIST-KATs/rng.c:334) [35]  (1.72 ns)
	'store' operation ('store_ln334', NIST-KATs/rng.c:334) of variable 'add_ln334', NIST-KATs/rng.c:334 on array 'V' [36]  (1.75 ns)

 <State 5>: 3.36ns
The critical path consists of the following:
	'call' operation ('call_ln339', NIST-KATs/rng.c:339) to 'AES256_ECB' [42]  (3.36 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.75ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', NIST-KATs/rng.c:346) [47]  (0 ns)
	'getelementptr' operation ('temp_addr', NIST-KATs/rng.c:347) [54]  (0 ns)
	'load' operation ('temp_load', NIST-KATs/rng.c:347) on array 'temp' [55]  (1.75 ns)

 <State 8>: 3.51ns
The critical path consists of the following:
	'load' operation ('temp_load', NIST-KATs/rng.c:347) on array 'temp' [55]  (1.75 ns)
	'store' operation ('store_ln347', NIST-KATs/rng.c:347) of variable 'temp_load', NIST-KATs/rng.c:347 on array 'DRBG_ctx_Key' [57]  (1.75 ns)

 <State 9>: 1.75ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', NIST-KATs/rng.c:348) [62]  (0 ns)
	'getelementptr' operation ('temp_addr_7', NIST-KATs/rng.c:349) [70]  (0 ns)
	'load' operation ('temp_load_4', NIST-KATs/rng.c:349) on array 'temp' [71]  (1.75 ns)

 <State 10>: 3.51ns
The critical path consists of the following:
	'load' operation ('temp_load_4', NIST-KATs/rng.c:349) on array 'temp' [71]  (1.75 ns)
	'store' operation ('store_ln349', NIST-KATs/rng.c:349) of variable 'temp_load_4', NIST-KATs/rng.c:349 on array 'V' [74]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
