#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("v0_0_address0", 10, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("v0_0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("v0_0_q0", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("v0_0_address1", 10, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v0_0_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("v0_0_q1", 32, hls_in, 0, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v0_1_address0", 10, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("v0_1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("v0_1_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("v0_1_address1", 10, hls_out, 1, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v0_1_ce1", 1, hls_out, 1, "ap_memory", "MemPortCE2", 1),
	Port_Property("v0_1_q1", 32, hls_in, 1, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v0_2_address0", 10, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("v0_2_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("v0_2_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("v0_2_address1", 10, hls_out, 2, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v0_2_ce1", 1, hls_out, 2, "ap_memory", "MemPortCE2", 1),
	Port_Property("v0_2_q1", 32, hls_in, 2, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v0_3_address0", 10, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("v0_3_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("v0_3_q0", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("v0_3_address1", 10, hls_out, 3, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v0_3_ce1", 1, hls_out, 3, "ap_memory", "MemPortCE2", 1),
	Port_Property("v0_3_q1", 32, hls_in, 3, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v0_4_address0", 10, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("v0_4_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("v0_4_q0", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("v0_4_address1", 10, hls_out, 4, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v0_4_ce1", 1, hls_out, 4, "ap_memory", "MemPortCE2", 1),
	Port_Property("v0_4_q1", 32, hls_in, 4, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v0_5_address0", 10, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("v0_5_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("v0_5_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("v0_5_address1", 10, hls_out, 5, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v0_5_ce1", 1, hls_out, 5, "ap_memory", "MemPortCE2", 1),
	Port_Property("v0_5_q1", 32, hls_in, 5, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v0_6_address0", 10, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("v0_6_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("v0_6_q0", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("v0_6_address1", 10, hls_out, 6, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v0_6_ce1", 1, hls_out, 6, "ap_memory", "MemPortCE2", 1),
	Port_Property("v0_6_q1", 32, hls_in, 6, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v0_7_address0", 10, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("v0_7_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("v0_7_q0", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("v0_7_address1", 10, hls_out, 7, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v0_7_ce1", 1, hls_out, 7, "ap_memory", "MemPortCE2", 1),
	Port_Property("v0_7_q1", 32, hls_in, 7, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v0_8_address0", 10, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("v0_8_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("v0_8_q0", 32, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("v0_8_address1", 10, hls_out, 8, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v0_8_ce1", 1, hls_out, 8, "ap_memory", "MemPortCE2", 1),
	Port_Property("v0_8_q1", 32, hls_in, 8, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v0_9_address0", 10, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("v0_9_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("v0_9_q0", 32, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("v0_9_address1", 10, hls_out, 9, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v0_9_ce1", 1, hls_out, 9, "ap_memory", "MemPortCE2", 1),
	Port_Property("v0_9_q1", 32, hls_in, 9, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v0_10_address0", 10, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("v0_10_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("v0_10_q0", 32, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("v0_10_address1", 10, hls_out, 10, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v0_10_ce1", 1, hls_out, 10, "ap_memory", "MemPortCE2", 1),
	Port_Property("v0_10_q1", 32, hls_in, 10, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v0_11_address0", 10, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("v0_11_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("v0_11_q0", 32, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("v0_11_address1", 10, hls_out, 11, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v0_11_ce1", 1, hls_out, 11, "ap_memory", "MemPortCE2", 1),
	Port_Property("v0_11_q1", 32, hls_in, 11, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v1_0_address0", 16, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("v1_0_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("v1_0_q0", 32, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("v1_0_address1", 16, hls_out, 12, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v1_0_ce1", 1, hls_out, 12, "ap_memory", "MemPortCE2", 1),
	Port_Property("v1_0_q1", 32, hls_in, 12, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v1_1_address0", 16, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("v1_1_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("v1_1_q0", 32, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("v1_1_address1", 16, hls_out, 13, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v1_1_ce1", 1, hls_out, 13, "ap_memory", "MemPortCE2", 1),
	Port_Property("v1_1_q1", 32, hls_in, 13, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v1_2_address0", 16, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("v1_2_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("v1_2_q0", 32, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("v1_2_address1", 16, hls_out, 14, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v1_2_ce1", 1, hls_out, 14, "ap_memory", "MemPortCE2", 1),
	Port_Property("v1_2_q1", 32, hls_in, 14, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v1_3_address0", 16, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("v1_3_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("v1_3_q0", 32, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("v1_3_address1", 16, hls_out, 15, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v1_3_ce1", 1, hls_out, 15, "ap_memory", "MemPortCE2", 1),
	Port_Property("v1_3_q1", 32, hls_in, 15, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v1_4_address0", 16, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("v1_4_ce0", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("v1_4_q0", 32, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("v1_4_address1", 16, hls_out, 16, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v1_4_ce1", 1, hls_out, 16, "ap_memory", "MemPortCE2", 1),
	Port_Property("v1_4_q1", 32, hls_in, 16, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v1_5_address0", 16, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("v1_5_ce0", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("v1_5_q0", 32, hls_in, 17, "ap_memory", "mem_dout", 1),
	Port_Property("v1_5_address1", 16, hls_out, 17, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v1_5_ce1", 1, hls_out, 17, "ap_memory", "MemPortCE2", 1),
	Port_Property("v1_5_q1", 32, hls_in, 17, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v1_6_address0", 16, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("v1_6_ce0", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("v1_6_q0", 32, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("v1_6_address1", 16, hls_out, 18, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v1_6_ce1", 1, hls_out, 18, "ap_memory", "MemPortCE2", 1),
	Port_Property("v1_6_q1", 32, hls_in, 18, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v1_7_address0", 16, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("v1_7_ce0", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("v1_7_q0", 32, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("v1_7_address1", 16, hls_out, 19, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v1_7_ce1", 1, hls_out, 19, "ap_memory", "MemPortCE2", 1),
	Port_Property("v1_7_q1", 32, hls_in, 19, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v1_8_address0", 16, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("v1_8_ce0", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("v1_8_q0", 32, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("v1_8_address1", 16, hls_out, 20, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v1_8_ce1", 1, hls_out, 20, "ap_memory", "MemPortCE2", 1),
	Port_Property("v1_8_q1", 32, hls_in, 20, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v1_9_address0", 16, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("v1_9_ce0", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("v1_9_q0", 32, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("v1_9_address1", 16, hls_out, 21, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v1_9_ce1", 1, hls_out, 21, "ap_memory", "MemPortCE2", 1),
	Port_Property("v1_9_q1", 32, hls_in, 21, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v1_10_address0", 16, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("v1_10_ce0", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("v1_10_q0", 32, hls_in, 22, "ap_memory", "mem_dout", 1),
	Port_Property("v1_10_address1", 16, hls_out, 22, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v1_10_ce1", 1, hls_out, 22, "ap_memory", "MemPortCE2", 1),
	Port_Property("v1_10_q1", 32, hls_in, 22, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v1_11_address0", 16, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("v1_11_ce0", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("v1_11_q0", 32, hls_in, 23, "ap_memory", "mem_dout", 1),
	Port_Property("v1_11_address1", 16, hls_out, 23, "ap_memory", "MemPortADDR2", 1),
	Port_Property("v1_11_ce1", 1, hls_out, 23, "ap_memory", "MemPortCE2", 1),
	Port_Property("v1_11_q1", 32, hls_in, 23, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("v2_address0", 14, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("v2_ce0", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("v2_we0", 1, hls_out, 24, "ap_memory", "mem_we", 1),
	Port_Property("v2_d0", 32, hls_out, 24, "ap_memory", "mem_din", 1),
};
const char* HLS_Design_Meta::dut_name = "top";
