

================================================================
== Vitis HLS Report for 'single_lin_process_1'
================================================================
* Date:           Wed Dec 21 16:46:13 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|        ?|  0.380 us|         ?|   38|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_single_lin_process_1_Pipeline_VITIS_LOOP_176_1_fu_425  |single_lin_process_1_Pipeline_VITIS_LOOP_176_1  |       11|        ?|  0.110 us|         ?|   11|    ?|       no|
        |grp_write_lin_ddr_1_fu_434                                 |write_lin_ddr_1                                 |      138|      235|  1.380 us|  2.350 us|  138|  235|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       28|       28|         1|          -|          -|    28|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    157|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     890|   1145|    0|
|Memory           |        0|    -|      17|      5|    0|
|Multiplexer      |        -|    -|       -|    679|    -|
|Register         |        -|    -|     345|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1252|   1986|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |grp_single_lin_process_1_Pipeline_VITIS_LOOP_176_1_fu_425  |single_lin_process_1_Pipeline_VITIS_LOOP_176_1  |        0|   0|  133|    99|    0|
    |grp_write_lin_ddr_1_fu_434                                 |write_lin_ddr_1                                 |        0|   0|  757|  1046|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                      |                                                |        0|   0|  890|  1145|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |                         Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |PLIN_Ctrl_run_state_U  |single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W  |        0|   1|   1|    0|    10|    1|     1|           10|
    |lin_frame_U            |single_lin_process_1_lin_frame_RAM_AUTO_1R1W            |        0|  16|   4|    0|    28|    8|     1|          224|
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                                        |        0|  17|   5|    0|    38|    9|     2|          234|
    +-----------------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln176_fu_655_p2               |         +|   0|  0|   7|           5|           1|
    |add_ln193_fu_730_p2               |         +|   0|  0|   7|           5|           3|
    |add_ln200_fu_619_p2               |         +|   0|  0|  32|          32|           1|
    |add_ln81_1_fu_530_p2              |         +|   0|  0|  32|          32|           4|
    |add_ln81_fu_497_p2                |         +|   0|  0|  32|          32|           5|
    |empty_66_fu_481_p2                |         +|   0|  0|   7|           5|           1|
    |grp_fu_444_p2                     |         +|   0|  0|  32|          32|           3|
    |ap_block_state44_on_subcall_done  |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op193_call_state44   |       and|   0|  0|   1|           1|           1|
    |exitcond181_fu_475_p2             |      icmp|   0|  0|   2|           5|           4|
    |icmp_ln164_fu_585_p2              |      icmp|   0|  0|   2|           3|           1|
    |icmp_ln167_fu_600_p2              |      icmp|   0|  0|   1|           2|           1|
    |ap_block_state18_io               |        or|   0|  0|   1|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 157|         156|          27|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |PLIN_Ctrl_run_state_address0  |   13|          3|    4|         12|
    |PLIN_Ctrl_run_state_d0        |   13|          3|    1|          3|
    |ap_NS_fsm                     |  197|         45|    1|         45|
    |empty_fu_156                  |    9|          2|    5|         10|
    |lin_addr_blk_n_AR             |    9|          2|    1|          2|
    |lin_addr_blk_n_AW             |    9|          2|    1|          2|
    |lin_addr_blk_n_B              |    9|          2|    1|          2|
    |lin_addr_blk_n_R              |    9|          2|    1|          2|
    |lin_addr_blk_n_W              |    9|          2|    1|          2|
    |lin_frame_address0            |   49|         12|    5|         60|
    |lin_frame_address1            |   37|          9|    5|         45|
    |lin_frame_ce0                 |   17|          4|    1|          4|
    |lin_frame_d0                  |   33|          8|    8|         64|
    |lin_frame_d1                  |   37|          9|    8|         72|
    |lin_frame_we0                 |   13|          3|    1|          3|
    |m_axi_lin_addr_ARADDR         |   17|          4|   32|        128|
    |m_axi_lin_addr_ARBURST        |    9|          2|    2|          4|
    |m_axi_lin_addr_ARCACHE        |    9|          2|    4|          8|
    |m_axi_lin_addr_ARID           |    9|          2|    1|          2|
    |m_axi_lin_addr_ARLEN          |   13|          3|   32|         96|
    |m_axi_lin_addr_ARLOCK         |    9|          2|    2|          4|
    |m_axi_lin_addr_ARPROT         |    9|          2|    3|          6|
    |m_axi_lin_addr_ARQOS          |    9|          2|    4|          8|
    |m_axi_lin_addr_ARREGION       |    9|          2|    4|          8|
    |m_axi_lin_addr_ARSIZE         |    9|          2|    3|          6|
    |m_axi_lin_addr_ARUSER         |    9|          2|    1|          2|
    |m_axi_lin_addr_ARVALID        |   13|          3|    1|          3|
    |m_axi_lin_addr_AWADDR         |   17|          4|   32|        128|
    |m_axi_lin_addr_RREADY         |   13|          3|    1|          3|
    |m_axi_lin_addr_WDATA          |   17|          4|   32|        128|
    |m_axi_ps_ddr_ARVALID          |    9|          2|    1|          2|
    |m_axi_ps_ddr_AWVALID          |    9|          2|    1|          2|
    |m_axi_ps_ddr_BREADY           |    9|          2|    1|          2|
    |m_axi_ps_ddr_RREADY           |    9|          2|    1|          2|
    |m_axi_ps_ddr_WVALID           |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  679|        157|  203|        872|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |EN_cast_reg_790                                                         |   4|   0|    8|          4|
    |PLIN_Ctrl_run_state_addr_reg_810                                        |   4|   0|    4|          0|
    |PLIN_Ctrl_run_state_load_reg_815                                        |   1|   0|    1|          0|
    |PL_Data                                                                 |   6|   0|    6|          0|
    |add_ln176_reg_877                                                       |   5|   0|    5|          0|
    |ap_CS_fsm                                                               |  44|   0|   44|          0|
    |empty_fu_156                                                            |   5|   0|    5|          0|
    |grp_single_lin_process_1_Pipeline_VITIS_LOOP_176_1_fu_425_ap_start_reg  |   1|   0|    1|          0|
    |grp_write_lin_ddr_1_fu_434_ap_start_reg                                 |   1|   0|    1|          0|
    |icmp_ln164_reg_847                                                      |   1|   0|    1|          0|
    |icmp_ln167_reg_851                                                      |   1|   0|    1|          0|
    |internal_lin_counter                                                    |  32|   0|   32|          0|
    |lin_addr_addr_read_reg_819                                              |  32|   0|   32|          0|
    |lin_addr_addr_reg_803                                                   |  32|   0|   32|          0|
    |lshr_ln_reg_855                                                         |   4|   0|    4|          0|
    |reg_459                                                                 |  30|   0|   30|          0|
    |trunc_ln189_reg_907                                                     |   8|   0|    8|          0|
    |trunc_ln1_reg_902                                                       |   8|   0|    8|          0|
    |trunc_ln6_reg_882                                                       |   8|   0|    8|          0|
    |trunc_ln7_reg_887                                                       |   8|   0|    8|          0|
    |trunc_ln81_2_reg_830                                                    |  30|   0|   30|          0|
    |trunc_ln81_4_reg_867                                                    |  30|   0|   30|          0|
    |trunc_ln8_reg_892                                                       |   8|   0|    8|          0|
    |trunc_ln9_reg_897                                                       |   8|   0|    8|          0|
    |trunc_ln_reg_798                                                        |  30|   0|   30|          0|
    |zext_ln176_reg_872                                                      |   4|   0|    5|          1|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 345|   0|  350|          5|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  single_lin_process.1|  return value|
|m_axi_lin_addr_AWVALID   |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWREADY   |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWADDR    |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWID      |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWLEN     |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWSIZE    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWBURST   |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWLOCK    |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWCACHE   |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWPROT    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWQOS     |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWREGION  |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_AWUSER    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WVALID    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WREADY    |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WDATA     |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WSTRB     |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WLAST     |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WID       |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_WUSER     |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARVALID   |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARREADY   |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARADDR    |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARID      |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARLEN     |  out|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARSIZE    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARBURST   |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARLOCK    |  out|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARCACHE   |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARPROT    |  out|    3|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARQOS     |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARREGION  |  out|    4|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_ARUSER    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RVALID    |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RREADY    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RDATA     |   in|   32|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RLAST     |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RID       |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RFIFONUM  |   in|    9|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RUSER     |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_RRESP     |   in|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BVALID    |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BREADY    |  out|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BRESP     |   in|    2|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BID       |   in|    1|       m_axi|              lin_addr|       pointer|
|m_axi_lin_addr_BUSER     |   in|    1|       m_axi|              lin_addr|       pointer|
|linbase                  |   in|   32|     ap_none|               linbase|        scalar|
|m_axi_ps_ddr_AWVALID     |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY     |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR      |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWID        |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN       |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST     |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK      |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE     |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS       |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION    |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY      |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA       |  out|    8|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB       |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST       |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WID         |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER       |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID     |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY     |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR      |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARID        |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN       |  out|   32|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST     |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK      |  out|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE     |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT      |  out|    3|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS       |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION    |  out|    4|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID      |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA       |   in|    8|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST       |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RID         |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM    |   in|   11|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER       |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP       |   in|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID      |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY      |  out|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP       |   in|    2|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BID         |   in|    1|       m_axi|                ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER       |   in|    1|       m_axi|                ps_ddr|       pointer|
|ddr                      |   in|   32|     ap_none|                   ddr|        scalar|
|timestamp                |   in|   64|     ap_none|             timestamp|        scalar|
|EN                       |   in|    4|     ap_none|                    EN|        scalar|
|received_lin             |  out|   32|      ap_vld|          received_lin|       pointer|
|received_lin_ap_vld      |  out|    1|      ap_vld|          received_lin|       pointer|
+-------------------------+-----+-----+------------+----------------------+--------------+

