{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738338474735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738338474735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 18:47:54 2025 " "Processing started: Fri Jan 31 18:47:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738338474735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738338474735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo -c demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo -c demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738338474735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738338475404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738338475404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixbymatrixmultiplication.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixbymatrixmultiplication.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrixByMatrixMultiplication-Concurrent " "Found design unit 1: matrixByMatrixMultiplication-Concurrent" {  } { { "matrixByMatrixMultiplication.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/matrixByMatrixMultiplication.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738338484533 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrixByMatrixMultiplication " "Found entity 1: matrixByMatrixMultiplication" {  } { { "matrixByMatrixMultiplication.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/matrixByMatrixMultiplication.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738338484533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738338484533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplythenaddvectors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplythenaddvectors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplyThenAddVectors-Concurrent " "Found design unit 1: multiplyThenAddVectors-Concurrent" {  } { { "multiplyThenAddVectors.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/multiplyThenAddVectors.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738338484580 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplyThenAddVectors " "Found entity 1: multiplyThenAddVectors" {  } { { "multiplyThenAddVectors.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/multiplyThenAddVectors.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738338484580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738338484580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixbyvectormultiplication.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixbyvectormultiplication.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrixByVectorMultiplication-Concurrent " "Found design unit 1: matrixByVectorMultiplication-Concurrent" {  } { { "matrixByVectorMultiplication.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/matrixByVectorMultiplication.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738338484643 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrixByVectorMultiplication " "Found entity 1: matrixByVectorMultiplication" {  } { { "matrixByVectorMultiplication.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/matrixByVectorMultiplication.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738338484643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738338484643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addtwovectors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addtwovectors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvector_adder-concurrent_arch " "Found design unit 1: cvector_adder-concurrent_arch" {  } { { "addTwoVectors.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/addTwoVectors.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738338484705 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvector_adder " "Found entity 1: cvector_adder" {  } { { "addTwoVectors.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/addTwoVectors.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738338484705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738338484705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplycolumnbyscalar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplycolumnbyscalar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplyColumnByScalar-Behavioral " "Found design unit 1: multiplyColumnByScalar-Behavioral" {  } { { "multiplyColumnByScalar.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/multiplyColumnByScalar.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738338484768 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplyColumnByScalar " "Found entity 1: multiplyColumnByScalar" {  } { { "multiplyColumnByScalar.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/multiplyColumnByScalar.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738338484768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738338484768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qtypes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file qtypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qTypes " "Found design unit 1: qTypes" {  } { { "qTypes.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/qTypes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738338484821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738338484821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_ALU-Behavioral " "Found design unit 1: C_ALU-Behavioral" {  } { { "C_ALU.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/C_ALU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738338484887 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_ALU " "Found entity 1: C_ALU" {  } { { "C_ALU.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/C_ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738338484887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738338484887 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "fixed_pkg IEEE matrixByMatrixMultiplication.vhd(4) " "VHDL Use Clause error at matrixByMatrixMultiplication.vhd(4): design library \"IEEE\" does not contain primary unit \"fixed_pkg\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "matrixByMatrixMultiplication.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/matrixByMatrixMultiplication.vhd" 4 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1738338484887 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "matrixByMatrixMultiplication.vhd(4) " "VHDL error at matrixByMatrixMultiplication.vhd(4): selected name in use clause is not an expanded name" {  } { { "matrixByMatrixMultiplication.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/matrixByMatrixMultiplication.vhd" 4 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1738338484887 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "fixed_pkg IEEE qTypes.vhd(5) " "VHDL Use Clause error at qTypes.vhd(5): design library \"IEEE\" does not contain primary unit \"fixed_pkg\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "qTypes.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/qTypes.vhd" 5 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1738338484887 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "qTypes.vhd(5) " "VHDL error at qTypes.vhd(5): selected name in use clause is not an expanded name" {  } { { "qTypes.vhd" "" { Text "G:/.shortcut-targets-by-id/1VdfQmRJjWVQJ23Ik-k7f7L95skZ92E6k/Senior Design/Project/VHDL/qTypes.vhd" 5 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1738338484887 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738338485353 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 31 18:48:05 2025 " "Processing ended: Fri Jan 31 18:48:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738338485353 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738338485353 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738338485353 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738338485353 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738338486152 ""}
