****************************************
Report : qor
Design : MMU
Version: V-2023.12
Date   : Wed Jun 11 21:49:09 2025
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_slow'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     18
Critical Path Length:              1.91
Critical Path Slack:              -0.10
Critical Path Clk Period:          2.00
Total Negative Slack:             -1.89
No. of Violating Paths:              67
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             16
Hierarchical Port Count:           1698
Leaf Cell Count:                   5701
Buf/Inv Cell Count:                 907
Buf Cell Count:                     430
Inv Cell Count:                     477
Combinational Cell Count:          5153
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              548
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       548
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:            15011.27
Noncombinational Area:          4842.46
Buf/Inv Area:                   2316.78
Total Buffer Area:              1588.40
Total Inverter Area:             728.38
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                   59483.77
Net YLength:                   36260.33
----------------------------------------
Cell Area (netlist):                          19853.73
Cell Area (netlist and physical only):        20794.06
Net Length:                    95744.10


Design Rules
----------------------------------------
Total Number of Nets:              6470
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
