<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: openthread-master/third_party/ti/cc26xxware/inc/hw_crypto.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_fe649ec14e5e3782f227cc9e4abd38da.html">openthread-master</a></li><li class="navelem"><a class="el" href="dir_7d90705f0e33e4f611d5ec5bfa470328.html">third_party</a></li><li class="navelem"><a class="el" href="dir_98ac8c727439fdc8220828fe62956c77.html">ti</a></li><li class="navelem"><a class="el" href="dir_b266f455d7f4588573f879947179a957.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_7fbdc828edabc67a23ceeb7c4bec4fef.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_crypto.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__crypto_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_crypto_h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-03-14 09:20:59 +0100 (Mon, 14 Mar 2016)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       45924</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* 1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* 3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_CRYPTO_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_CRYPTO_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// CRYPTO component</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// DMA Channel 0 Control</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5de049337fa175166c46ee3e7d85d0ac">   47</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_DMACH0CTL                                          0x00000000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// DMA Channel 0 External Address</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ade7f834483823d61f2265440f0988686">   50</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_DMACH0EXTADDR                                      0x00000004</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// DMA Channel 0 Length</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5d964e0af597c44beaa5ae5a7d0ed2b4">   53</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_DMACH0LEN                                          0x0000000C</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// DMA Controller Status</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a1dc48c7a4c48fa2df017095c07c0bfc5">   56</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_DMASTAT                                            0x00000018</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// DMA Controller Software Reset</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6278685885f6ad72dce8b167d953bedb">   59</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_DMASWRESET                                         0x0000001C</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// DMA Channel 1 Control</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab19e6ba9a44750f74e4422455f08f3e1">   62</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_DMACH1CTL                                          0x00000020</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// DMA Channel 1 External Address</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a9ac0dbdf71f3aac43ade79fe537331d5">   65</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_DMACH1EXTADDR                                      0x00000024</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// DMA Channel 1 Length</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a14e23587bb5a32de2267f348b0b29957">   68</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_DMACH1LEN                                          0x0000002C</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// DMA Controller Master Configuration</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4b7182405e96313b58dbfa73f2fd7929">   71</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_DMABUSCFG                                          0x00000078</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// DMA Controller Port Error</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2b94dfd6abac6c86f3934a54885604bf">   74</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_DMAPORTERR                                         0x0000007C</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// DMA Controller Version</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#abbc237d213a5d57fa3838dc78710a32e">   77</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_DMAHWVER                                           0x000000FC</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// Key Write Area</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#abdcd9673c4c7940efd1cfb66ee6e3b41">   80</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_KEYWRITEAREA                                       0x00000400</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// Key Written Area Status</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a7f9a581cff2c75d4e977332de7184767">   83</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_KEYWRITTENAREA                                     0x00000404</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// Key Size</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a49816c600c30857449c883f64ab0ac91">   86</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_KEYSIZE                                            0x00000408</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// Key Read Area</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0201b33c845d7a1492ccd063a3309af6">   89</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_KEYREADAREA                                        0x0000040C</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// Clear AES_KEY2/GHASH Key</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5bd31dff065dcb55353c2a2823d8b4de">   92</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESKEY20                                           0x00000500</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// Clear AES_KEY2/GHASH Key</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af789758507331cfd4edbf962f18bd7df">   95</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESKEY21                                           0x00000504</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// Clear AES_KEY2/GHASH Key</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a601c1cc11bf3f88ef761313a76fa1aee">   98</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESKEY22                                           0x00000508</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// Clear AES_KEY2/GHASH Key</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a07f48923d633cbc7fc7689724c2fe79c">  101</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESKEY23                                           0x0000050C</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// Clear AES_KEY3</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a7d9619b932fc1316ad44f8dde2d3de2b">  104</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESKEY30                                           0x00000510</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">// Clear AES_KEY3</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5e0eab404b140c85aa826bcd3c334d15">  107</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESKEY31                                           0x00000514</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// Clear AES_KEY3</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae7d4a272dee1470d7536765281acf466">  110</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESKEY32                                           0x00000518</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Clear AES_KEY3</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0e8f8333ce673524d3121cfcc1a53914">  113</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESKEY33                                           0x0000051C</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// AES Initialization Vector</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2881653067b17ef2e7ddabf756ad1718">  116</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESIV0                                             0x00000540</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">// AES Initialization Vector</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0cd11134bf22912d715c7d114107afb1">  119</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESIV1                                             0x00000544</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// AES Initialization Vector</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ad2b0fd8e346e5935a04b5fec9ba4e93b">  122</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESIV2                                             0x00000548</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// AES Initialization Vector</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2dedc03adcd1d4c9ad1d71bccd77733a">  125</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESIV3                                             0x0000054C</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">// AES Input/Output Buffer Control</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0bd02513e9cd1d1b6d73879c40827ff3">  128</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESCTL                                             0x00000550</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// Crypto Data Length LSW</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afeff751a085aa7996ae803804efda287">  131</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESDATALEN0                                        0x00000554</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// Crypto Data Length MSW</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a06d25ff21f8206025aeb39b34e97a67d">  134</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESDATALEN1                                        0x00000558</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// AES Authentication Length</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a57f77de8dbe4970ac6d4d036b19efeb9">  137</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESAUTHLEN                                         0x0000055C</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// Data Input/Output</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6df3fb8e3ee1400275caf8de99eb3c94">  140</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESDATAOUT0                                        0x00000560</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">// AES Data Input/Output 0</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a289b6bb2d4e30908acfd6772c47fa2f4">  143</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESDATAIN0                                         0x00000560</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">// AES Data Input/Output 3</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#abc0419ab1c09b691ce801e81c7a89abe">  146</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESDATAOUT1                                        0x00000564</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// AES Data Input/Output 1</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a34df209b1fcc4a2eb6b3567545de449e">  149</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESDATAIN1                                         0x00000564</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// AES Data Input/Output 2</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a70b42cd646141a97a8cea499f16f43b6">  152</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESDATAOUT2                                        0x00000568</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// AES Data Input/Output 2</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a99d4a53d0e50702c471759e298bfe1b7">  155</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESDATAIN2                                         0x00000568</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// AES Data Input/Output 3</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a621cf881a789b847d610531aa0191b1f">  158</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESDATAOUT3                                        0x0000056C</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">// Data Input/Output</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a7041342d3c27a522c08bf0b803c19c86">  161</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESDATAIN3                                         0x0000056C</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">// AES Tag Output</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6f483de64452b5a7b96885dc3477b52f">  164</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESTAGOUT0                                         0x00000570</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">// AES Tag Output</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ad1c546e218983ddd1d147d86305fdc71">  167</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESTAGOUT1                                         0x00000574</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">// AES Tag Output</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab1dd1f0dbf27a9adf532ccd4ed1e109b">  170</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESTAGOUT2                                         0x00000578</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">// AES Tag Output</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae3f586be5a7c31aaf108b7f158aa12d1">  173</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_AESTAGOUT3                                         0x0000057C</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">// Master Algorithm Select</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a58b5185d13a30594519c90898a9c0df0">  176</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_ALGSEL                                             0x00000700</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">// Master Protection Control</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae0776b91e66f60f7106d8f0d8016bbac">  179</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_DMAPROTCTL                                         0x00000704</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">// Software Reset</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a7ba663f55b24f1baad40e6597232155c">  182</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_SWRESET                                            0x00000740</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// Interrupt Configuration</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a69ed94188c9c4064fcb7ad7ca66d90ff">  185</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_IRQTYPE                                            0x00000780</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">// Interrupt Enable</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a3ae2917f1cfa7908f160e67bbe8c4803">  188</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_IRQEN                                              0x00000784</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a9151f0b95f45af1859c431613d156386">  191</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_IRQCLR                                             0x00000788</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">// Interrupt Set</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a719528235fa70653ccfc494b4b75af7e">  194</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_IRQSET                                             0x0000078C</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a194727dba482889e1c5b2b509caa184c">  197</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_IRQSTAT                                            0x00000790</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">// CTRL Module Version</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a59b10be97480811d6bcf3acbe11d6d94">  200</a></span>&#160;<span class="preprocessor">#define CRYPTO_O_HWVER                                              0x000007FC</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">// Register: CRYPTO_O_DMACH0CTL</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// Field:     [1] PRIO</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">// Channel priority:</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">// A channel with high priority will be served before a channel with low</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">// priority in cases with simultaneous access requests. If both channels have</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">// the same priority access of the channels to the external port is arbitrated</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">// using a Round Robin scheme.</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">// HIGH                     Priority high</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">// LOW                      Priority low</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae4a84a69f673b359235f4669c14ec470">  218</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0CTL_PRIO                                       0x00000002</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a32157ecd611403d6143d2606888d96d0">  219</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0CTL_PRIO_BITN                                           1</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a652845fc953228ba9863695c0e337888">  220</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0CTL_PRIO_M                                     0x00000002</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa91aa15ae7325c0b2dc9d11f8cd094f4">  221</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0CTL_PRIO_S                                              1</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6ec47c9e1b07d664c1f1bdc10ac851e3">  222</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0CTL_PRIO_HIGH                                  0x00000002</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0a3ee2bfc449010db165f0bcfc642984">  223</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0CTL_PRIO_LOW                                   0x00000000</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">// Field:     [0] EN</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">// DMA Channel 0 Control</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">// EN                       Channel enabled</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// DIS                      Channel disabled</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a37a48c04cf987f452aa170900a5535ca">  231</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0CTL_EN                                         0x00000001</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4bdf40814dc2b8272ab8d3726f1ba2fe">  232</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0CTL_EN_BITN                                             0</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae63f2e83eacc628f26d1d4b1b10d097d">  233</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0CTL_EN_M                                       0x00000001</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af6edbb69aa356290f306f32698cc44be">  234</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0CTL_EN_S                                                0</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a73eb8742fd1ac4aea700b682f7446d82">  235</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0CTL_EN_EN                                      0x00000001</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae7d9bbb0b07c9ad48abe5efd3078da12">  236</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0CTL_EN_DIS                                     0x00000000</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">// Register: CRYPTO_O_DMACH0EXTADDR</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">// Field:  [31:0] ADDR</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">// Channel external address value.</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">// Holds the last updated external address after being sent to the master</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">// interface.</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a51ef2b2fc64082650db220a9bf1a8066">  248</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0EXTADDR_ADDR_W                                         32</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a3dda285d79c805af97d0cb61024714d3">  249</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0EXTADDR_ADDR_M                                 0xFFFFFFFF</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa7995ae880c0d0c8c4b827deedd8895d">  250</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0EXTADDR_ADDR_S                                          0</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">// Register: CRYPTO_O_DMACH0LEN</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">// Field:  [15:0] LEN</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">// DMA transfer length in bytes.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">// During configuration, this register contains the DMA transfer length in</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">// bytes. During operation, it contains the last updated value of the DMA</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">// transfer length after being sent to the master interface.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">// Note: Writing a non-zero value to this register field starts the transfer if</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">// the channel is enabled by setting DMACH0CTL.EN.</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0d429c4d8693afc486d2e9b8f10b84f1">  265</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0LEN_LEN_W                                              16</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a21a2fbf308b116166db6cd03d653699e">  266</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0LEN_LEN_M                                      0x0000FFFF</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a473091d94f242093532b23825004f8ca">  267</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH0LEN_LEN_S                                               0</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// Register: CRYPTO_O_DMASTAT</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">// Field:    [17] PORT_ERR</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">// Reflects possible transfer errors on the AHB port.</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ad38dcfce795481bc8c461d2404cf987c">  277</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASTAT_PORT_ERR                                     0x00020000</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6d2433cad1033087f6b061e71f6e3fc5">  278</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASTAT_PORT_ERR_BITN                                        17</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac692b5a48d09d41c230082e6cd4d4d64">  279</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASTAT_PORT_ERR_M                                   0x00020000</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aad2ba21bbb1aedefdc3681f1be10d2eb">  280</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASTAT_PORT_ERR_S                                           17</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">// Field:     [1] CH1_ACTIVE</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">// This register field indicates if DMA channel 1 is active or not.</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">// 0: Not active</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// 1: Active</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a8e4de6d8ade31709a2c35528a3558b1a">  287</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASTAT_CH1_ACTIVE                                   0x00000002</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afac6f12625be862b80c445652501c44e">  288</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASTAT_CH1_ACTIVE_BITN                                       1</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac8cc32b9a4473dd0be261a130e5d8b95">  289</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASTAT_CH1_ACTIVE_M                                 0x00000002</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a56d4a1ec29f2f964362aec083e3f7868">  290</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASTAT_CH1_ACTIVE_S                                          1</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">// Field:     [0] CH0_ACTIVE</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">// This register field indicates if DMA channel 0 is active or not.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">// 0: Not active</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// 1: Active</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ad05c3bdd37015aa4beb1fa489fd05d96">  297</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASTAT_CH0_ACTIVE                                   0x00000001</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afc8e399f0cc6d90390eaf89afae2a83a">  298</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASTAT_CH0_ACTIVE_BITN                                       0</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aca6e89bbec3bbe503d4ac83c280bdfe8">  299</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASTAT_CH0_ACTIVE_M                                 0x00000001</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#adb6d4b9fa957c07c44de9fb237717544">  300</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASTAT_CH0_ACTIVE_S                                          0</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">// Register: CRYPTO_O_DMASWRESET</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">// Field:     [0] RESET</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">// Software reset enable</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">// 0:  Disable</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">// 1:  Enable (self-cleared to zero).</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">// Note: Completion of the software reset must be checked in DMASTAT.CH0_ACTIVE</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">// and DMASTAT.CH1_ACTIVE.</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a41b0faef840ecda2c5c4f37bbdc176c3">  316</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASWRESET_RESET                                     0x00000001</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae149a820b1a5ea116cec12c6b6054c5a">  317</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASWRESET_RESET_BITN                                         0</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a3fd74992f0d3e33cf69c9d05f313fe2f">  318</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASWRESET_RESET_M                                   0x00000001</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a762020fa50b7a01f832ba44fcdaa0972">  319</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMASWRESET_RESET_S                                            0</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">// Register: CRYPTO_O_DMACH1CTL</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">// Field:     [1] PRIO</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">// Channel priority:</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">// A channel with high priority will be served before a channel with low</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">// priority in cases with simultaneous access requests. If both channels have</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">// the same priority access of the channels to the external port is arbitrated</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">// using a Round Robin scheme.</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">// HIGH                     Priority high</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">// LOW                      Priority low</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a1cdd26c8108474bcf5f316abf4dafb5f">  337</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1CTL_PRIO                                       0x00000002</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aaa65b5f56f0b39ce2162e421725b2ea5">  338</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1CTL_PRIO_BITN                                           1</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a79afee2e9472b3508875d3d27ca088d6">  339</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1CTL_PRIO_M                                     0x00000002</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae1dc37f755593866bd436939a8bf6f58">  340</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1CTL_PRIO_S                                              1</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af8a90accb7b854c1dc9c0456ae31f8ac">  341</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1CTL_PRIO_HIGH                                  0x00000002</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2b1cc7e5b721e0e8d78e93c318f0b44d">  342</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1CTL_PRIO_LOW                                   0x00000000</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">// Field:     [0] EN</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">// Channel enable:</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">// Note: Disabling an active channel will interrupt the DMA operation. The</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">// ongoing block transfer will be completed, but no new transfers will be</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">// requested.</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">// EN                       Channel enabled</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">// DIS                      Channel disabled</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5bd3ab14e052f7d3a0aed3453398bab3">  354</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1CTL_EN                                         0x00000001</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a25e1e46eea716e0bb3d0c5987b625626">  355</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1CTL_EN_BITN                                             0</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a299a7bf4d30913cc36130e70bb40699e">  356</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1CTL_EN_M                                       0x00000001</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a50896757a98fb76d410af6888d7d1c59">  357</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1CTL_EN_S                                                0</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afd3ed6dd828be1b8098e071d349bab5c">  358</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1CTL_EN_EN                                      0x00000001</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a128d72e6027679428c3459a6b180267f">  359</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1CTL_EN_DIS                                     0x00000000</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">// Register: CRYPTO_O_DMACH1EXTADDR</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">// Field:  [31:0] ADDR</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">// Channel external address value.</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">// Holds the last updated external address after being sent to the master</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">// interface.</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4cf41af75ce0d0c05f9b12b991ecba06">  371</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1EXTADDR_ADDR_W                                         32</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a44eaeb44acfb1b36bfa2a6b9e3888e55">  372</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1EXTADDR_ADDR_M                                 0xFFFFFFFF</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac702186766e44853208be8a6c6198f22">  373</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1EXTADDR_ADDR_S                                          0</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">// Register: CRYPTO_O_DMACH1LEN</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// Field:  [15:0] LEN</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">// DMA transfer length in bytes.</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">// During configuration, this register contains the DMA transfer length in</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">// bytes. During operation, it contains the last updated value of the DMA</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">// transfer length after being sent to the master interface.</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">// Note: Writing a non-zero value to this register field starts the transfer if</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">// the channel is enabled by setting DMACH1CTL.EN.</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6a3a91a9e3b135ff9a502455441f5fb0">  388</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1LEN_LEN_W                                              16</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a812d2b6680007b59903c39b5b2a1fadb">  389</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1LEN_LEN_M                                      0x0000FFFF</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae6c38daf480557f3d14ba6f07dcdbb45">  390</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMACH1LEN_LEN_S                                               0</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">// Register: CRYPTO_O_DMABUSCFG</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">// Field: [15:12] AHB_MST1_BURST_SIZE</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">// Maximum burst size that can be performed on the AHB bus</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">// 64_BYTE                  64 bytes</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">// 32_BYTE                  32 bytes</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">// 16_BYTE                  16 bytes</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">// 8_BYTE                   8 bytes</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">// 4_BYTE                   4 bytes</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a1086798cf44f67f739e1e0f4eb7f4f0c">  406</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_BURST_SIZE_W                               4</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a7c990bbbe8cbf214680ee66710096d2e">  407</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_BURST_SIZE_M                      0x0000F000</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab44ab209415aea0be945ba17b28d00a5">  408</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_BURST_SIZE_S                              12</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a58d8bf4c5125cf7de709caeaa7949139">  409</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_BURST_SIZE_64_BYTE                0x00006000</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a21c403003bed7128cd215913432baa35">  410</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_BURST_SIZE_32_BYTE                0x00005000</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a01181a0c55895ac0dcaddfcefacac797">  411</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_BURST_SIZE_16_BYTE                0x00004000</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6a8ef3593d47d96cdabed977265041d4">  412</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_BURST_SIZE_8_BYTE                 0x00003000</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a40936deb28817f1b0198ef0bc7e376d6">  413</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_BURST_SIZE_4_BYTE                 0x00002000</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">// Field:    [11] AHB_MST1_IDLE_EN</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">// Idle transfer insertion between consecutive burst transfers on AHB</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">// IDLE                     Idle transfer insertion enabled</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">// NO_IDLE                  Do not insert idle transfers.</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#abeeb924cc8afe068de50f32844529e2f">  421</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_IDLE_EN                           0x00000800</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4de395b570891498df4ab7a39a2432b5">  422</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_IDLE_EN_BITN                              11</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afac24ac43933cc7db8d0f501dbe27421">  423</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_IDLE_EN_M                         0x00000800</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a58a3705d01bcaaab098ca4bf4339b958">  424</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_IDLE_EN_S                                 11</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac467a65814aee7d8bb297142becf8c50">  425</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_IDLE_EN_IDLE                      0x00000800</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2371988988bc437860d6d7a61f463074">  426</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_IDLE_EN_NO_IDLE                   0x00000000</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">// Field:    [10] AHB_MST1_INCR_EN</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">// Burst length type of AHB transfer</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">// SPECIFIED                Fixed length bursts or single transfers</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">// UNSPECIFIED              Unspecified length burst transfers</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a978247802ce4e17e252c24c7705a313b">  434</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_INCR_EN                           0x00000400</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a96140fe58215a47d5ff8ea96e6b82712">  435</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_INCR_EN_BITN                              10</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a92dfd1805bd013906fec22d97765003c">  436</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_INCR_EN_M                         0x00000400</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#adf73be14bc85157bdfbed00cebf90c97">  437</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_INCR_EN_S                                 10</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac08fe87008ea6612a8cd2af4ded19dc6">  438</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_INCR_EN_SPECIFIED                 0x00000400</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a50163f6aa49a1f6ba142132eee698d32">  439</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_INCR_EN_UNSPECIFIED               0x00000000</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">// Field:     [9] AHB_MST1_LOCK_EN</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">// Locked transform on AHB</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">// LOCKED                   Transfers are locked</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">// NOT_LOCKED               Transfers are not locked</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a1d49993efe08014eac51adbab2eb6046">  447</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_LOCK_EN                           0x00000200</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4c41dba10e9eea4696becef5e9c23d39">  448</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_LOCK_EN_BITN                               9</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab68cf39d83b5f9fb71dabb928c56f8b9">  449</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_LOCK_EN_M                         0x00000200</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a05b0915226b60e3508794978563ca952">  450</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_LOCK_EN_S                                  9</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a78fbbe5391b3328664ece94eac7d534d">  451</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_LOCK_EN_LOCKED                    0x00000200</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5f6cf6b0b0c49465335b48a9325fb91b">  452</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_LOCK_EN_NOT_LOCKED                0x00000000</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">// Field:     [8] AHB_MST1_BIGEND</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">// Endianess for the AHB master</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">// BIG_ENDIAN               Big Endian</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">// LITTLE_ENDIAN            Little Endian</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab50a4e026b914c5fa57045367a348208">  460</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_BIGEND                            0x00000100</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4f6adb0ba6345eab364c4f20527a7e4c">  461</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_BIGEND_BITN                                8</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae3d17f0bd34a174e20955ec4c559eaaa">  462</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_BIGEND_M                          0x00000100</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4b027b1d6a08312b84c59fc7f69c21f7">  463</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_BIGEND_S                                   8</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a1d80c5a5a1659c920dd926ef79537bf4">  464</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_BIGEND_BIG_ENDIAN                 0x00000100</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af13a445068e76d2888cc28700ce14ec5">  465</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMABUSCFG_AHB_MST1_BIGEND_LITTLE_ENDIAN              0x00000000</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">// Register: CRYPTO_O_DMAPORTERR</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">// Field:    [12] AHB_ERR</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">// A 1 indicates that the Crypto peripheral has detected an AHB bus error</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab4ff03da8ae4538e1a28caf19eb5e383">  475</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAPORTERR_AHB_ERR                                   0x00001000</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6200c15c807fef21ea845a69b8bef791">  476</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAPORTERR_AHB_ERR_BITN                                      12</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aea3c9aa73bd23a5429fbbd6b0f31a341">  477</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAPORTERR_AHB_ERR_M                                 0x00001000</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a7969dfc31b7adf4502aaf89d29be982c">  478</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAPORTERR_AHB_ERR_S                                         12</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">// Field:     [9] LAST_CH</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">// Indicates which channel was serviced last (channel 0 or channel 1) by the</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">// AHB master port.</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a03310f39b10bb90e655799331bce4a8e">  484</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAPORTERR_LAST_CH                                   0x00000200</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a01974d2bee3f4e2adf01411979b7fae3">  485</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAPORTERR_LAST_CH_BITN                                       9</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a3a3dca71110bc3577edf2bef0b322a9a">  486</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAPORTERR_LAST_CH_M                                 0x00000200</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aea3d8807970c28bae53e7ac82fef799f">  487</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAPORTERR_LAST_CH_S                                          9</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">// Register: CRYPTO_O_DMAHWVER</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">// Field: [27:24] HW_MAJOR_VER</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">// Major version number</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6d946ac11392e43f4835167b74ac9621">  497</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAHWVER_HW_MAJOR_VER_W                                       4</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a9b9097aeb351bf76eef027ce48727649">  498</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAHWVER_HW_MAJOR_VER_M                              0x0F000000</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a51eef33c5de0b6d94c4b895a40fddea3">  499</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAHWVER_HW_MAJOR_VER_S                                      24</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">// Field: [23:20] HW_MINOR_VER</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">// Minor version number</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa327897acffc6b01943e7303696bd225">  504</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAHWVER_HW_MINOR_VER_W                                       4</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4d7761a5805fea798c60caa456bc6201">  505</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAHWVER_HW_MINOR_VER_M                              0x00F00000</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac9432ac2a4c39a94d0e5097e9ef75d67">  506</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAHWVER_HW_MINOR_VER_S                                      20</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">// Field: [19:16] HW_PATCH_LVL</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">// Patch level.</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aaa12aec82ec194cd836b1c32d8efbbeb">  511</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAHWVER_HW_PATCH_LVL_W                                       4</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0fb5d7cba401bf5c026cc8aafa7016c3">  512</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAHWVER_HW_PATCH_LVL_M                              0x000F0000</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4d718ad35de03c23a3ee95beb4425afb">  513</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAHWVER_HW_PATCH_LVL_S                                      16</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">// Field:  [15:8] VER_NUM_COMPL</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">// Bit-by-bit complement of the VER_NUM field bits.</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2b6740407480fb76f986403059d42b58">  518</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAHWVER_VER_NUM_COMPL_W                                      8</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a62fe910c72397a8d76f5cd6c0f785204">  519</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAHWVER_VER_NUM_COMPL_M                             0x0000FF00</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a7d106be4a21b0a03969830aa8a574789">  520</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAHWVER_VER_NUM_COMPL_S                                      8</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">// Field:   [7:0] VER_NUM</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">// Version number of the DMA Controller (209)</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a850dda58e514237f06d532959c55a5c0">  525</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAHWVER_VER_NUM_W                                            8</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afd2d18a3447d3a2812924eedf4de95bc">  526</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAHWVER_VER_NUM_M                                   0x000000FF</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4b4850b2c85daa89d6ab8da1fc8d737c">  527</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAHWVER_VER_NUM_S                                            0</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">// Register: CRYPTO_O_KEYWRITEAREA</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">// Field:     [7] RAM_AREA7</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">// Represents an area of 128 bits.</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">// Select the key store RAM area(s) where the key(s) needs to be written.</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">// Writing to multiple RAM locations is only possible when the selected RAM</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">// areas are sequential.</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">// SEL                      This RAM area is selected to be written</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">// NOT_SEL                  This RAM area is not selected to be written</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae8f0c8502c536a9a7f23d864376acbfc">  544</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA7                               0x00000080</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a8381aa7fc4f7de4365f1251f133e28c3">  545</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA7_BITN                                   7</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a1dea82f0026d909d71b05b1031fa04d5">  546</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA7_M                             0x00000080</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afdf04219b795635cd30d7fde649242e5">  547</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA7_S                                      7</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#abe67e3cd9b3e12e85b24bd72c6b55452">  548</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA7_SEL                           0x00000080</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afe62a2dd213ee5239de561148e8f0f95">  549</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA7_NOT_SEL                       0x00000000</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">// Field:     [6] RAM_AREA6</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">// Represents an area of 128 bits.</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">// Select the key store RAM area(s) where the key(s) needs to be written.</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">// Writing to multiple RAM locations is only possible when the selected RAM</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">// areas are sequential.</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">// SEL                      This RAM area is selected to be written</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">// NOT_SEL                  This RAM area is not selected to be written</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aba2dff9d771af829875eb0e5b656bd03">  561</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA6                               0x00000040</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ad15ac92371f57524a4de838fec114628">  562</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA6_BITN                                   6</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae00837fbe43e1b64d1c468f4388e89e4">  563</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA6_M                             0x00000040</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a174fedcd9da2c733bb29e8fdbb9cdc4e">  564</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA6_S                                      6</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a29480d0493a0005adb06f62fc18cc1df">  565</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA6_SEL                           0x00000040</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0e93a2a360ef94704fe501d98c13b6eb">  566</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA6_NOT_SEL                       0x00000000</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">// Field:     [5] RAM_AREA5</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">// Represents an area of 128 bits.</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">// Select the key store RAM area(s) where the key(s) needs to be written.</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">// Writing to multiple RAM locations is only possible when the selected RAM</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">// areas are sequential.</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">// SEL                      This RAM area is selected to be written</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">// NOT_SEL                  This RAM area is not selected to be written</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae7b4c8de8b0019e4d6755c4a6246ebd8">  578</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA5                               0x00000020</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aacf3f09dda234bc4be0cfdc2ae890a44">  579</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA5_BITN                                   5</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ace3514a9249c5b0046ad5aed77b0dcbd">  580</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA5_M                             0x00000020</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aed5ae090c2ce494d8385decaad79f5f0">  581</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA5_S                                      5</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#abd08abc1f9c467894045b43e2ab71f89">  582</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA5_SEL                           0x00000020</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5f8e8dea7c17df4ac3b623bdea39bb62">  583</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA5_NOT_SEL                       0x00000000</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">// Field:     [4] RAM_AREA4</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">// Represents an area of 128 bits.</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">// Select the key store RAM area(s) where the key(s) needs to be written.</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">// Writing to multiple RAM locations is only possible when the selected RAM</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">// areas are sequential.</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">// SEL                      This RAM area is selected to be written</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">// NOT_SEL                  This RAM area is not selected to be written</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a37c0f20f738cb3150b981d340e6bbf1c">  595</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA4                               0x00000010</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a8952af04ec1b32eba3db1a776c2892c3">  596</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA4_BITN                                   4</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac708d80493f5b65dc24f81417905d497">  597</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA4_M                             0x00000010</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6ce6c7a76cedd6e590ba7a752fcda689">  598</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA4_S                                      4</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a447aeab9f9feead9abc3350d2371c87b">  599</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA4_SEL                           0x00000010</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa0031078c0c77f648b03026e48097e94">  600</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA4_NOT_SEL                       0x00000000</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">// Field:     [3] RAM_AREA3</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">// Represents an area of 128 bits.</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">// Select the key store RAM area(s) where the key(s) needs to be written.</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">// Writing to multiple RAM locations is only possible when the selected RAM</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">// areas are sequential.</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">// SEL                      This RAM area is selected to be written</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">// NOT_SEL                  This RAM area is not selected to be written</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a89c73e994bedad4671eb67e6872167b9">  612</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA3                               0x00000008</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af4c075333de798aad4cd8fd7d43794ac">  613</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA3_BITN                                   3</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a37fea3f15e2c1da97ee81c363ae23de2">  614</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA3_M                             0x00000008</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4070f039a086d26235026d610a66b23f">  615</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA3_S                                      3</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a75cb30831122c190581f5ea38d3d0f8b">  616</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA3_SEL                           0x00000008</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a9dbb8f1d917cde6db0f705d24b903423">  617</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA3_NOT_SEL                       0x00000000</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">// Field:     [2] RAM_AREA2</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">// Represents an area of 128 bits.</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">// Select the key store RAM area(s) where the key(s) needs to be written.</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">// Writing to multiple RAM locations is only possible when the selected RAM</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">// areas are sequential.</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">// SEL                      This RAM area is selected to be written</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">// NOT_SEL                  This RAM area is not selected to be written</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a7e22bb2694e7f3a1639d99d9e1fdeb5a">  629</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA2                               0x00000004</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4f887b1ebe3381d63d14cddb1bfd124c">  630</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA2_BITN                                   2</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab89851b037f400c6d5df19dc5c7b7b93">  631</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA2_M                             0x00000004</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae6021065f55d0e4b9a9658fea55c5a1b">  632</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA2_S                                      2</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a48566faa44fb84fb5b5defb0b6acb0bd">  633</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA2_SEL                           0x00000004</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a9e982a550449d919cd8f58b2f1d965b3">  634</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA2_NOT_SEL                       0x00000000</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">// Field:     [1] RAM_AREA1</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">// Represents an area of 128 bits.</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">// Select the key store RAM area(s) where the key(s) needs to be written.</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">// Writing to multiple RAM locations is only possible when the selected RAM</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">// areas are sequential.</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">// SEL                      This RAM area is selected to be written</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">// NOT_SEL                  This RAM area is not selected to be written</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a83db81b60b8ec7dd01185a954d30ba10">  646</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA1                               0x00000002</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a46b459cfd355a06c926b89718e08f510">  647</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA1_BITN                                   1</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0dc6c9dae504f191961249117061c6bc">  648</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA1_M                             0x00000002</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a08af218d7206a76106e86df96f1902bd">  649</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA1_S                                      1</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a06a2c7553b2cfa1baa8834343f0362b0">  650</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA1_SEL                           0x00000002</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#adf99901843cf9807d1ecd49b026519cf">  651</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA1_NOT_SEL                       0x00000000</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">// Field:     [0] RAM_AREA0</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">// Represents an area of 128 bits.</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">// Select the key store RAM area(s) where the key(s) needs to be written.</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">// Writing to multiple RAM locations is only possible when the selected RAM</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">// areas are sequential.</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">// SEL                      This RAM area is selected to be written</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">// NOT_SEL                  This RAM area is not selected to be written</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6bd828cdf302048922260794fbd24293">  663</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA0                               0x00000001</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a05ea67e1fb0ea615cdd127d78938c891">  664</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA0_BITN                                   0</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a816054274ee41fe848162705dca28755">  665</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA0_M                             0x00000001</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5107c0ea5d825461cb4df879406b4993">  666</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA0_S                                      0</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac2484dec8379a925a436418c26ef9129">  667</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA0_SEL                           0x00000001</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#acab1e38758bd924233dac6077193ea87">  668</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITEAREA_RAM_AREA0_NOT_SEL                       0x00000000</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">// Register: CRYPTO_O_KEYWRITTENAREA</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">// Field:     [7] RAM_AREA_WRITTEN7</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">// On read this bit returns the key area written status.</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">// This bit can be reset by writing a 1.</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">// Note: This register will be reset on a soft reset initiated by writing to</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">// DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">// store memory.</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">// WRITTEN                  This RAM area is written with valid key</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">// NOT_WRITTEN              This RAM area is not written with valid key</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac35eaaa0c94f3a3e39dc84944a84bd53">  689</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN7                     0x00000080</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4b37a2599debd5b5ff5b4e3927374161">  690</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN7_BITN                         7</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5100e08135e347679beae406358907ba">  691</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN7_M                   0x00000080</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af248995a39d8831907c45aeefba0ceaf">  692</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN7_S                            7</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aaf44c3edb6f0f4817bdaf21c461f486d">  693</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN7_WRITTEN             0x00000080</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afd9f28f907ec47338abd0a8c1c6a530d">  694</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN7_NOT_WRITTEN         0x00000000</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">// Field:     [6] RAM_AREA_WRITTEN6</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">// On read this bit returns the key area written status.</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">// This bit can be reset by writing a 1.</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">// Note: This register will be reset on a soft reset initiated by writing to</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">// DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">// store memory.</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">// WRITTEN                  This RAM area is written with valid key</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">// NOT_WRITTEN              This RAM area is not written with valid key</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5df84a9b3e241929b71bc1ce5ccce7c7">  710</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN6                     0x00000040</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a9ce3c297c900bfde9159bc7f5aadec1a">  711</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN6_BITN                         6</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0742a675081304e2fac1bd215246776e">  712</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN6_M                   0x00000040</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a70957327202edee00134b5b27e9564d7">  713</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN6_S                            6</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a8ef86e9dd187dccf892132b0f9ab65c1">  714</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN6_WRITTEN             0x00000040</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a1731e5f0ddb1e89542a2aa0ac3a8a823">  715</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN6_NOT_WRITTEN         0x00000000</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">// Field:     [5] RAM_AREA_WRITTEN5</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">// On read this bit returns the key area written status.</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">// This bit can be reset by writing a 1.</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">// Note: This register will be reset on a soft reset initiated by writing to</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">// DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">// store memory.</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">// WRITTEN                  This RAM area is written with valid key</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">// NOT_WRITTEN              This RAM area is not written with valid key</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a48f2b3136ab641d11a311687d86a9f00">  731</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN5                     0x00000020</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae3d5f4f78c62ce43cf6c63a2a749a5ee">  732</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN5_BITN                         5</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa2842126c09b0d9d2bfa4d06cd03bab5">  733</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN5_M                   0x00000020</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a1baf20f0518dfae2190ce817e82b8287">  734</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN5_S                            5</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a8966d806a356f62badbdb5ff6ed552af">  735</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN5_WRITTEN             0x00000020</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a9c1e7d4ef7ec2c6e0158cdd823393eb7">  736</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN5_NOT_WRITTEN         0x00000000</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">// Field:     [4] RAM_AREA_WRITTEN4</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">// On read this bit returns the key area written status.</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">// This bit can be reset by writing a 1.</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">// Note: This register will be reset on a soft reset initiated by writing to</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">// DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">// store memory.</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">// WRITTEN                  This RAM area is written with valid key</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">// NOT_WRITTEN              This RAM area is not written with valid key</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2d47736e04cf8bb81050bdeb364e7e94">  752</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN4                     0x00000010</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a38e4806a43ccb796396c3008e30097b9">  753</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN4_BITN                         4</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a3f0684e504567fe61fd290ffe1ae1494">  754</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN4_M                   0x00000010</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a22be9c77a52a5b55fbc506c2fbd9c127">  755</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN4_S                            4</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a22999927e60cb2269b08d80851951cce">  756</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN4_WRITTEN             0x00000010</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a9fc9b708a3925beed8b159d00d98acce">  757</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN4_NOT_WRITTEN         0x00000000</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">// Field:     [3] RAM_AREA_WRITTEN3</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">// On read this bit returns the key area written status.</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">// This bit can be reset by writing a 1.</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">// Note: This register will be reset on a soft reset initiated by writing to</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">// DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">// store memory.</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">// WRITTEN                  This RAM area is written with valid key</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">// NOT_WRITTEN              This RAM area is not written with valid key</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a9c6774da5dac946b3886a7c2e0030e41">  773</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN3                     0x00000008</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a7844849ef90a0915ad9f2c53accf0f69">  774</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN3_BITN                         3</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a16218543e4c7842c3e6441887da415e4">  775</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN3_M                   0x00000008</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0edd079790bba653808b8bc00b7047e5">  776</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN3_S                            3</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6dd431c62657dbb2f15c71d81b848293">  777</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN3_WRITTEN             0x00000008</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6316af340c7a22650cfce2cca8a851f3">  778</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN3_NOT_WRITTEN         0x00000000</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">// Field:     [2] RAM_AREA_WRITTEN2</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">// On read this bit returns the key area written status.</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">// This bit can be reset by writing a 1.</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">// Note: This register will be reset on a soft reset initiated by writing to</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">// DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">// store memory.</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">// WRITTEN                  This RAM area is written with valid key</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">// NOT_WRITTEN              This RAM area is not written with valid key</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a63cfefc933579538a40e07e33467792d">  794</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN2                     0x00000004</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a01e8a43e7314ea6dcb60a54bfd76f8ec">  795</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN2_BITN                         2</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4c93a31dc65ab9272cbb9a301ebe5d07">  796</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN2_M                   0x00000004</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a93961857d3a1ed4b1053e2f87395aeb0">  797</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN2_S                            2</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af92aa108d8221eb3874ac9d82063a530">  798</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN2_WRITTEN             0x00000004</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#adaf8417fe29de6b1569a661b5e590567">  799</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN2_NOT_WRITTEN         0x00000000</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">// Field:     [1] RAM_AREA_WRITTEN1</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">// On read this bit returns the key area written status.</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">// This bit can be reset by writing a 1.</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">// Note: This register will be reset on a soft reset initiated by writing to</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">// DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">// store memory.</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">// WRITTEN                  This RAM area is written with valid key</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">// NOT_WRITTEN              This RAM area is not written with valid key</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0641ed1382ed5f7d55c013ea4055be3a">  815</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN1                     0x00000002</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aed034821956db8136e2943dc726b6081">  816</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN1_BITN                         1</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a7a31bc4d9640472f646b5f37b8d8fdd9">  817</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN1_M                   0x00000002</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2912c9709a9467d3d32aafebc215546f">  818</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN1_S                            1</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#adaa02e1eefe501332f3d013b0d42e4f8">  819</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN1_WRITTEN             0x00000002</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a10d80e1bd8073b34ff143491c70fe98b">  820</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN1_NOT_WRITTEN         0x00000000</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">// Field:     [0] RAM_AREA_WRITTEN0</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">// On read this bit returns the key area written status.</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">// This bit can be reset by writing a 1.</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">// Note: This register will be reset on a soft reset initiated by writing to</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">// DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">// store memory.</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">// WRITTEN                  This RAM area is written with valid key</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">// NOT_WRITTEN              This RAM area is not written with valid key</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">//                          information</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac2b4a4e540117a4b750168a11e0305b1">  837</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN0                     0x00000001</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a69e46d9035ce2a74d07bb3990277c40f">  838</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN0_BITN                         0</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aeaec422cea7112a45f23d68f050f3894">  839</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN0_M                   0x00000001</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af0dcf35efa590ef196dc69110d1a7efb">  840</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN0_S                            0</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a938136238aa0773688c01f337c66d18e">  841</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN0_WRITTEN             0x00000001</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af26259300672b744bc27c1d09e0504e3">  842</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYWRITTENAREA_RAM_AREA_WRITTEN0_NOT_WRITTEN         0x00000000</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">// Register: CRYPTO_O_KEYSIZE</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">// Field:   [1:0] SIZE</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">// Key size</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">// When writing to this register, KEYWRITTENAREA will be reset.</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">// Note: For the Crypto peripheral this field is fixed to 128 bits. For</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">// software compatibility KEYWRITTENAREA will  be reset when writing to this</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">// 256_BIT                  Not supported</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">// 192_BIT                  Not supported</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">// 128_BIT                  128 bits</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af54ad0aeebf9f8ad9f40fd468eeff9a1">  862</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYSIZE_SIZE_W                                                2</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2534fab713231ff801591a0efb2ba800">  863</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYSIZE_SIZE_M                                       0x00000003</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a083a9b3546d17c99eb115b9af9c09217">  864</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYSIZE_SIZE_S                                                0</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae2ecff3bc25d4d2c7bde8e4438f5e17c">  865</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYSIZE_SIZE_256_BIT                                 0x00000003</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aea05090f765f5039d4982ea735542308">  866</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYSIZE_SIZE_192_BIT                                 0x00000002</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a1d42986ecb88de6205e06387a670bf40">  867</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYSIZE_SIZE_128_BIT                                 0x00000001</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">// Register: CRYPTO_O_KEYREADAREA</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">// Field:    [31] BUSY</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">// Key store operation busy status flag (read only)</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">// 0: operation is completed.</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">// 1: operation is not completed and the key store is busy.</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2c1284872930316d55b8c0ea354a95fb">  880</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_BUSY                                     0x80000000</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac6b87412889cfa598663e7d8a56f423e">  881</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_BUSY_BITN                                        31</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6fcb76a5744776ae6ba05e38311e65de">  882</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_BUSY_M                                   0x80000000</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac60b155d000f5c722d111717205c7126">  883</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_BUSY_S                                           31</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">// Field:   [3:0] RAM_AREA</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">// Selects the area of the key store RAM from where the key needs to be read</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">// that will be written to the AES engine.</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">// Only RAM areas that contain valid written keys can be selected.</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">// NO_RAM                   No RAM</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">// RAM_AREA7                RAM Area 7</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">// RAM_AREA6                RAM Area 6</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">// RAM_AREA5                RAM Area 5</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">// RAM_AREA4                RAM Area 4</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">// RAM_AREA3                RAM Area 3</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">// RAM_AREA2                RAM Area 2</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">// RAM_AREA1                RAM Area 1</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">// RAM_AREA0                RAM Area 0</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#acc0aab56cfb70ca3ed67610a9ddb30d5">  901</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_RAM_AREA_W                                        4</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a3786600851bdb7362cd930a8073b5aef">  902</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_RAM_AREA_M                               0x0000000F</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a7813c4f113ccf0f0158cb224fa18ee16">  903</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_RAM_AREA_S                                        0</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afa8d63c17b718b0d466890e4740e6f0d">  904</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_RAM_AREA_NO_RAM                          0x00000008</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a30488d50e122f523bb34749dad74b7c0">  905</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_RAM_AREA_RAM_AREA7                       0x00000007</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac55d63eb51da75df30763777626132b9">  906</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_RAM_AREA_RAM_AREA6                       0x00000006</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af2472dc594cac45dbe7da40846385b3e">  907</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_RAM_AREA_RAM_AREA5                       0x00000005</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a348e699584bd4cc4753c5d6115436bc3">  908</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_RAM_AREA_RAM_AREA4                       0x00000004</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#acb212d1f5442b8d6a486fdb2f8ceed29">  909</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_RAM_AREA_RAM_AREA3                       0x00000003</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a8d84fbdf66389eaae509793203170b59">  910</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_RAM_AREA_RAM_AREA2                       0x00000002</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ad1972f5ebb7ffeeb61d660c3ce9c2428">  911</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_RAM_AREA_RAM_AREA1                       0x00000001</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a55ccab7ba76853159832c86f8f970bdc">  912</a></span>&#160;<span class="preprocessor">#define CRYPTO_KEYREADAREA_RAM_AREA_RAM_AREA0                       0x00000000</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">// Register: CRYPTO_O_AESKEY20</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">// Field:  [31:0] KEY2</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">// AESKEY2.* bits 31+x:0+x or AES_GHASH_H.* bits 31+x:0+x, where x = 0, 32, 64,</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">// 96 ordered from the LSW entry of this 4-deep register array.</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">// The interpretation of this field depends on the crypto operation mode.</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a1a3c15f1faba8fa6153294e7dbd4aa24">  924</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY20_KEY2_W                                              32</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a7e00ef01ab99e98845d0f51342cd3598">  925</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY20_KEY2_M                                      0xFFFFFFFF</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac770ffcb1f01d2eb663a8d82d42078f0">  926</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY20_KEY2_S                                               0</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">// Register: CRYPTO_O_AESKEY21</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">// Field:  [31:0] KEY2</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">// AESKEY2.* bits 31+x:0+x or AES_GHASH_H.* bits 31+x:0+x, where x = 0, 32, 64,</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">// 96 ordered from the LSW entry of this 4-deep register array.</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">// The interpretation of this field depends on the crypto operation mode.</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa6fcec93ed62539d0872f471fff0ed17">  938</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY21_KEY2_W                                              32</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a311416aafa4613b2b5cb26eb7a2689b9">  939</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY21_KEY2_M                                      0xFFFFFFFF</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa3ba2f64175f3021547787e7b86a8b53">  940</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY21_KEY2_S                                               0</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">// Register: CRYPTO_O_AESKEY22</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">// Field:  [31:0] KEY2</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">// AESKEY2.* bits 31+x:0+x or AES_GHASH_H.* bits 31+x:0+x, where x = 0, 32, 64,</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">// 96 ordered from the LSW entry of this 4-deep register array.</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">// The interpretation of this field depends on the crypto operation mode.</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6cd1a53576e32d7b0963cdb9e02e9421">  952</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY22_KEY2_W                                              32</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab7204d73077f8405d731e9bb1d4987aa">  953</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY22_KEY2_M                                      0xFFFFFFFF</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#abd9c3966ee550e3af368b12d48a3fac4">  954</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY22_KEY2_S                                               0</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">// Register: CRYPTO_O_AESKEY23</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">// Field:  [31:0] KEY2</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">// AESKEY2.* bits 31+x:0+x or AES_GHASH_H.* bits 31+x:0+x, where x = 0, 32, 64,</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">// 96 ordered from the LSW entry of this 4-deep register array.</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">// The interpretation of this field depends on the crypto operation mode.</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afd5eff6173ebfdee7d912d45e8ebc6ec">  966</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY23_KEY2_W                                              32</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af0fd7b8902fc3ea0aa305525db965730">  967</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY23_KEY2_M                                      0xFFFFFFFF</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6ab6986fe3d1aa94eb011d93dbf415cb">  968</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY23_KEY2_S                                               0</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">// Register: CRYPTO_O_AESKEY30</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">// Field:  [31:0] KEY3</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">// AESKEY3.* bits 31+x:0+x or AESKEY2.* bits 159+x:128+x, where x = 0, 32, 64,</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">// 96 ordered from the LSW entry of this 4-deep register arrary.</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">// The interpretation of this field depends on the crypto operation mode.</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a379eae8b34e79e73eab857f403c86220">  980</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY30_KEY3_W                                              32</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6ef2b6178cebaaccf24db255ee489639">  981</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY30_KEY3_M                                      0xFFFFFFFF</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ad83650222416a1220675ad12a2f12cd3">  982</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY30_KEY3_S                                               0</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">// Register: CRYPTO_O_AESKEY31</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">// Field:  [31:0] KEY3</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">// AESKEY3.* bits 31+x:0+x or AESKEY2.* bits 159+x:128+x, where x = 0, 32, 64,</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">// 96 ordered from the LSW entry of this 4-deep register arrary.</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">// The interpretation of this field depends on the crypto operation mode.</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a196197ad4d49c6fb1ea81528b064aebc">  994</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY31_KEY3_W                                              32</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a297cbb4021c994341d5cabdfea8d6615">  995</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY31_KEY3_M                                      0xFFFFFFFF</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a7bf57fe60da4ed46d236ad378c68507f">  996</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY31_KEY3_S                                               0</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">// Register: CRYPTO_O_AESKEY32</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">// Field:  [31:0] KEY3</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">// AESKEY3.* bits 31+x:0+x or AESKEY2.* bits 159+x:128+x, where x = 0, 32, 64,</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">// 96 ordered from the LSW entry of this 4-deep register arrary.</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">// The interpretation of this field depends on the crypto operation mode.</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a8452063ce62e120691cee1c025987d24"> 1008</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY32_KEY3_W                                              32</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a217aeed29d3bdff8877cbd7d2f91894a"> 1009</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY32_KEY3_M                                      0xFFFFFFFF</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ad915cbe0da79cdc10e0d4886160e5c6b"> 1010</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY32_KEY3_S                                               0</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">// Register: CRYPTO_O_AESKEY33</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">// Field:  [31:0] KEY3</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">// AESKEY3.* bits 31+x:0+x or AESKEY2.* bits 159+x:128+x, where x = 0, 32, 64,</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">// 96 ordered from the LSW entry of this 4-deep register arrary.</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">// The interpretation of this field depends on the crypto operation mode.</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a9d65cd671f2bff5d5f50d4ed71209add"> 1022</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY33_KEY3_W                                              32</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a8d238d22b4e669cb7d0855e4d484d9f6"> 1023</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY33_KEY3_M                                      0xFFFFFFFF</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a3371a55f4af548094a5b01ddcaf35884"> 1024</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESKEY33_KEY3_S                                               0</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">// Register: CRYPTO_O_AESIV0</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">// Field:  [31:0] IV</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">// The interpretation of this field depends on the crypto operation mode.</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af9e5c7c193757a21cf6c6a9a36503e2b"> 1034</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESIV0_IV_W                                                  32</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0a1bfbbd1f0dc0d3783f5255082c7388"> 1035</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESIV0_IV_M                                          0xFFFFFFFF</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae419888e8caf68acf3c135690dec44eb"> 1036</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESIV0_IV_S                                                   0</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">// Register: CRYPTO_O_AESIV1</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">// Field:  [31:0] IV</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">// The interpretation of this field depends on the crypto operation mode.</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a9c99f0adf1cec80840593c5a6ee42f7f"> 1046</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESIV1_IV_W                                                  32</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afa444e239d7ee214a6ba981873d49063"> 1047</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESIV1_IV_M                                          0xFFFFFFFF</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a66d00f1ed4f7fe064b6a5cb2bf876b01"> 1048</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESIV1_IV_S                                                   0</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">// Register: CRYPTO_O_AESIV2</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">// Field:  [31:0] IV</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">// The interpretation of this field depends on the crypto operation mode.</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a00d8be6f2dd996574ea68f9e0d17d637"> 1058</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESIV2_IV_W                                                  32</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab72c4852cc00fe16567fd8cab18c4461"> 1059</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESIV2_IV_M                                          0xFFFFFFFF</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac798bf46cd3da3673617e66a695b61a8"> 1060</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESIV2_IV_S                                                   0</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">// Register: CRYPTO_O_AESIV3</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">// Field:  [31:0] IV</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">// The interpretation of this field depends on the crypto operation mode.</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aad6f3048cc035cbf18ce958ca1fdee66"> 1070</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESIV3_IV_W                                                  32</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4e7fa06147a2c8d5e4cb7f34442ca8ad"> 1071</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESIV3_IV_M                                          0xFFFFFFFF</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a19fefb84d137dc7dcb19c851646f22d3"> 1072</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESIV3_IV_S                                                   0</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">// Register: CRYPTO_O_AESCTL</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">// Field:    [31] CONTEXT_RDY</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">// If 1, this status bit indicates that the context data registers can be</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">// overwritten and the Host is permitted to write the next context.  Writing a</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">// context means writing either a mode, the crypto length or</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">// AESDATALEN1.LEN_MSW, AESDATALEN0.LEN_LSW length registers</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a685d4a1dd7adb10232a7b4096f0ae75d"> 1085</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CONTEXT_RDY                                   0x80000000</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aaf2d3e2d54746a4d75b92c8c113634c2"> 1086</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CONTEXT_RDY_BITN                                      31</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0988091014d4b2bdb6aa5addcf1fa8ce"> 1087</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CONTEXT_RDY_M                                 0x80000000</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae3164ca74d8884aed9ab97fd9f7b7011"> 1088</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CONTEXT_RDY_S                                         31</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">// Field:    [30] SAVED_CONTEXT_RDY</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">// If read as 1, this status bit indicates that an AES authentication TAG</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">// and/or IV block(s) is/are available for the Host to retrieve. This bit is</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">// only asserted if SAVE_CONTEXT is set to 1. The bit is mutually exclusive</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">// with CONTEXT_RDY.</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">// Writing 1 clears the bit to zero, indicating the Crypto peripheral can start</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">// its next operation. This bit is also cleared when the 4th word of the output</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">// TAG and/or IV is read.</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">// Note: All other mode bit writes will be ignored when this mode bit is</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">// written with 1.</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">// Note: This bit is controlled automatically by the Crypto peripheral for TAG</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">// read DMA operations.</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">// For typical use, this bit does NOT need to be written, but is used for</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">// status reading only. In this case, this status bit is automatically</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">// maintained by the Crypto peripheral.</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa9aef73b68188e4243bdd3d1ce5ef049"> 1110</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_SAVED_CONTEXT_RDY                             0x40000000</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5d07c7b3004e3ee21efb8d02b3c2992e"> 1111</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_SAVED_CONTEXT_RDY_BITN                                30</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a36ca6352382ee397d8dc5971fc90f3fc"> 1112</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_SAVED_CONTEXT_RDY_M                           0x40000000</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a993c536c8f460ce2b01d825bfe321604"> 1113</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_SAVED_CONTEXT_RDY_S                                   30</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">// Field:    [29] SAVE_CONTEXT</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">// IV must be read before the AES engine can start a new operation.</span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae3cf8f646df17d7e8a68136a0e0241a2"> 1118</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_SAVE_CONTEXT                                  0x20000000</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a52b8fd5a4932bddbd3c0591aafdecd72"> 1119</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_SAVE_CONTEXT_BITN                                     29</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae212e9d3e0251e1c557316841b12ebf9"> 1120</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_SAVE_CONTEXT_M                                0x20000000</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae6be04418aba915909b9ada4466b41cb"> 1121</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_SAVE_CONTEXT_S                                        29</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">// Field: [24:22] CCM_M</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">// Defines M that indicates the length of the authentication field for CCM</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">// operations; the authentication field length equals two times the value of</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">// CCM_M plus one.</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">// Note: The Crypto peripheral always returns a 128-bit authentication field,</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">// of which the M least significant bytes are valid. All values are supported.</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a54334094112c00fdf5a72cea5b396293"> 1130</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CCM_M_W                                                3</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aaac9ee1004dbb09b1147d0f318edf636"> 1131</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CCM_M_M                                       0x01C00000</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a59e4cef7e584f55278b42a30992a8359"> 1132</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CCM_M_S                                               22</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">// Field: [21:19] CCM_L</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">// Defines L that indicates the width of the length field for CCM operations;</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">// the length field in bytes equals the value of CMM_L plus one. All values are</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">// supported.</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa295a2f2d912ddc0987e67dd5c284150"> 1139</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CCM_L_W                                                3</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afb386c4de5ba26f260e7aada3206200c"> 1140</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CCM_L_M                                       0x00380000</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac88803e0a7769d176afcd16b5ce8da99"> 1141</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CCM_L_S                                               19</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">// Field:    [18] CCM</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">// AES-CCM mode enable.</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">// AES-CCM is a combined mode, using AES for both authentication and</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">// encryption.</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">// Note: Selecting AES-CCM mode requires writing of AESDATALEN1.LEN_MSW and</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">// AESDATALEN0.LEN_LSW  after all other registers.</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">// Note: The CTR mode bit in this register must also be set to 1 to enable</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">// AES-CTR; selecting other AES modes than CTR mode is invalid.</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ade6210e14272e19f472ca72fd34c3fb8"> 1152</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CCM                                           0x00040000</span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a71d8258f06d99833322b69ad1b737b93"> 1153</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CCM_BITN                                              18</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#abff65fd1aa52c863ab489f40d3c25c03"> 1154</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CCM_M                                         0x00040000</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac0dc2e0864b5d81df7fceac6ccb19d44"> 1155</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CCM_S                                                 18</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">// Field:    [15] CBC_MAC</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">// MAC mode enable.</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">// The DIR bit must be set to 1 for this mode.</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">// Selecting this mode requires writing the AESDATALEN1.LEN_MSW and</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">// AESDATALEN0.LEN_LSW registers after all other registers.</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a034aadf90eea5ce6ec547842c20691c0"> 1163</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CBC_MAC                                       0x00008000</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4500560d7779c2b8cf9c193569b05421"> 1164</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CBC_MAC_BITN                                          15</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a58926ee550fbb74a36a36746afbab89d"> 1165</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CBC_MAC_M                                     0x00008000</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ade0a682f6e259e1d57d454e6a9ac1840"> 1166</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CBC_MAC_S                                             15</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">// Field:   [8:7] CTR_WIDTH</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">// Specifies the counter width for AES-CTR mode</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">// 128_BIT                  128 bits</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">// 96_BIT                   96 bits</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">// 64_BIT                   64 bits</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">// 32_BIT                   32 bits</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a9c9c8ccf582062f6e8e00290063a881f"> 1176</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CTR_WIDTH_W                                            2</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac168f0be4616111844e1b1aa3d6d5799"> 1177</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CTR_WIDTH_M                                   0x00000180</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af6d9b09475b131ef1100408792d9b94d"> 1178</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CTR_WIDTH_S                                            7</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#acf973902debd3e704325e460bba9bfec"> 1179</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CTR_WIDTH_128_BIT                             0x00000180</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ad3b31d0b4dc2dcd34008e72dec9f63a1"> 1180</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CTR_WIDTH_96_BIT                              0x00000100</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4b8d1d2532607bc1207ec6737c230d2b"> 1181</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CTR_WIDTH_64_BIT                              0x00000080</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a455ea1860a3f1cf66e936fd3433414c7"> 1182</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CTR_WIDTH_32_BIT                              0x00000000</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">// Field:     [6] CTR</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">// AES-CTR mode enable</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">// This bit must also be set for CCM, when encryption/decryption is required.</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a01bdbe9b7ea0ed1277f3ade221e4229d"> 1188</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CTR                                           0x00000040</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a096d52afb765d0df1358b050eaed8f79"> 1189</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CTR_BITN                                               6</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a260da6fc96a0fbf6febfc639a93dd4ec"> 1190</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CTR_M                                         0x00000040</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a39a4a33762817dbfe92390ba1327f907"> 1191</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CTR_S                                                  6</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">// Field:     [5] CBC</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">// CBC mode enable</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a8ca1b71ba2bf39f630d3f24098ba1e68"> 1196</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CBC                                           0x00000020</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5b35befa85e7f04ec551a57b3db5af6b"> 1197</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CBC_BITN                                               5</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aee54a9c5cfe061542b112b91fb7bc98b"> 1198</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CBC_M                                         0x00000020</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a600b217186da7f9e8efedc6f36ebee39"> 1199</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_CBC_S                                                  5</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">// Field:   [4:3] KEY_SIZE</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">// This field specifies the key size.</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">// The key size is automatically configured when a new key is loaded via the</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">// key store module.</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">// 00 = N/A - reserved</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">// 01 = 128 bits</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">// 10 = N/A - reserved</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">// 11 = N/A - reserved</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">// For the Crypto peripheral this field is fixed to 128 bits.</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#acf8e1fdbaee14b2df82214c43b8ae871"> 1211</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_KEY_SIZE_W                                             2</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa327259a071168d139849f3890dbf1db"> 1212</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_KEY_SIZE_M                                    0x00000018</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab3b4558320e0c22fbf1a1ef3ef98cd10"> 1213</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_KEY_SIZE_S                                             3</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">// Field:     [2] DIR</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">// Direction.</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">// 0 : Decrypt operation is performed.</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">// 1 : Encrypt operation is performed.</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">// This bit must be written with a 1 when CBC-MAC is selected.</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab569d79b62461adfef9bc1dc5630c94f"> 1222</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_DIR                                           0x00000004</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a425065a61c66104d4583594c75bd8d53"> 1223</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_DIR_BITN                                               2</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aecad16b91c67dedf3fd13320e31811dc"> 1224</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_DIR_M                                         0x00000004</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac9e76f124652ba1d2dd4090ca8aa74a5"> 1225</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_DIR_S                                                  2</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">// Field:     [1] INPUT_RDY</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">// If read as 1, this status bit indicates that the 16-byte AES input buffer is</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">// empty. The Host is permitted to write the next block of data.</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">// Writing a 0 clears the bit to zero and indicates that the AES engine can use</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">// the provided input data block.</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">// Writing a 1 to this bit will be ignored.</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">// Note: For DMA operations, this bit is automatically controlled by the Crypto</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">// peripheral.</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">// After reset, this bit is 0. After writing a context (note 1), this bit will</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">// become 1.</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">// For typical use, this bit does NOT need to be written, but is used for</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">// status reading only. In this case, this status bit is automatically</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment">// maintained by the Crypto peripheral.</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aca53db81211035ff6269d14578a18521"> 1245</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_INPUT_RDY                                     0x00000002</span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4753ace228f0d6272f7353f66a581df5"> 1246</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_INPUT_RDY_BITN                                         1</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a72fed77d9b35703c92441642e33a6dec"> 1247</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_INPUT_RDY_M                                   0x00000002</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6cda102235435b091cd53a77a8f86b7c"> 1248</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_INPUT_RDY_S                                            1</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">// Field:     [0] OUTPUT_RDY</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">// If read as 1, this status bit indicates that an AES output block is</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">// available to be retrieved by the Host.</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">// Writing a 0 clears the bit to zero and indicates that output data is read by</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">// the Host. The AES engine can provide a next output data block.</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">// Writing a 1 to this bit will be ignored.</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">// Note: For DMA operations, this bit is automatically controlled by the Crypto</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">// peripheral.</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">// For typical use, this bit does NOT need to be written, but is used for</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">// status reading only. In this case, this status bit is automatically</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">// maintained by the Crypto peripheral.</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6a37e54cdfb3819ab54fc8026c92518b"> 1266</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_OUTPUT_RDY                                    0x00000001</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a93564ab5479ba29b36080ad98bd9663b"> 1267</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_OUTPUT_RDY_BITN                                        0</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a121a868297db4f22d14c142c94852b95"> 1268</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_OUTPUT_RDY_M                                  0x00000001</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afea1fca0dcbdc3ca93adbc347b8af205"> 1269</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESCTL_OUTPUT_RDY_S                                           0</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">// Register: CRYPTO_O_AESDATALEN0</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">// Field:  [31:0] LEN_LSW</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">// Used to write the Length values to the Crypto peripheral.</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">// This register contains bits [31:0] of the combined data length.</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#abae3412dd40ed663813243931da0ce0b"> 1281</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATALEN0_LEN_LSW_W                                        32</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af04fa6ab571ba0b0523754cbeaa7f873"> 1282</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATALEN0_LEN_LSW_M                                0xFFFFFFFF</span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6515438b66600c22ecbe7cff7a516512"> 1283</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATALEN0_LEN_LSW_S                                         0</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">// Register: CRYPTO_O_AESDATALEN1</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">// Field:  [28:0] LEN_MSW</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">// Bits [60:32] of the combined data length.</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">// Bits [60:0] of the crypto length registers AESDATALEN1 and AESDATALEN0 store</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">// the cryptographic data length in bytes for all modes. Once processing with</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">// this context is started, this length decrements to zero. Data lengths up to</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">// (2^61 - 1) bytes are allowed.</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">// For GCM, any value up to 2^36 - 32 bytes can be used. This is because a</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">// 32-bit counter mode is used; the maximum number of 128-bit blocks is 2^32 -</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">// 2, resulting in a maximum number of bytes of 2^36 - 32.</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">// Writing to this register triggers the engine to start using this context.</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">// This is valid for all modes except GCM and CCM.</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment">// Note: For the combined modes (GCM and CCM), this length does not include the</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment">// authentication only data; the authentication length is specified in the</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">// AESAUTHLEN.LEN.</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">// All modes must have a length &gt; 0. For the combined modes, it is allowed to</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">// have one of the lengths equal to zero.</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">// For the basic encryption modes (ECB/CBC/CTR) it is allowed to program zero</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">// to the length field; in that case the length is assumed infinite.</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">// All data must be byte (8-bit) aligned for stream cipher modes; bit aligned</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">// data streams are not supported by the Crypto peripheral. For block cipher</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">// modes, the data length must be programmed in multiples of the block cipher</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">// size, 16 bytes.</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afbd703b555906bf3626b27c5b3b45172"> 1314</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATALEN1_LEN_MSW_W                                        29</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afcfd0027820ab79f3e9b28823c65a9ab"> 1315</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATALEN1_LEN_MSW_M                                0x1FFFFFFF</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a48dc9da10f06a1b1c9000bc424abf607"> 1316</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATALEN1_LEN_MSW_S                                         0</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">// Register: CRYPTO_O_AESAUTHLEN</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">// Field:  [31:0] LEN</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">// Authentication data length in bytes for combined mode, CCM only.</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">// Supported AAD-lengths for CCM are from 0 to (216 - 28) bytes. Once</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">// processing with this context is started, this length decrements to zero.</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">// Writing this register triggers the engine to start using this context for</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">// CCM.</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2b278aae42a6904d4c3c7959ac03d3d3"> 1330</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESAUTHLEN_LEN_W                                             32</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a482d967605c07ef0047e3a1e9d431da3"> 1331</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESAUTHLEN_LEN_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab163ab16bcde61733ca33fb70425d073"> 1332</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESAUTHLEN_LEN_S                                              0</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment">// Register: CRYPTO_O_AESDATAOUT0</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">// Field:  [31:0] DATA</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment">// Data register 0 for output block data from the Crypto peripheral.</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">// These bits = AES Output Data[31:0] of {127:0]</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">// For normal operations, this register is not used, since data input and</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">// output is transferred from and to the AES engine via DMA.</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">// For a Host read operation, these registers contain the 128-bit output block</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">// from the latest AES operation. Reading from a word-aligned offset within</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">// this address range will read one word (4 bytes) of data out the 4-word deep</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">// (16 bytes = 128-bits AES block) data output buffer. The words (4 words, one</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">// full block) should be read before the core will move the next block to the</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">// data output buffer. To empty the data output buffer, AESCTL.OUTPUT_RDY must</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">// be written.</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">// For the modes with authentication (CBC-MAC, GCM and CCM), the invalid</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">// (message) bytes/words can be written with any data.</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">// Note: The AAD / authentication only data is not copied to the output buffer</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">// but only used for authentication.</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a250df5602263bd4a19356afb1809a19a"> 1359</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAOUT0_DATA_W                                           32</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af70bc68cb236b00c63e633b6fce900cf"> 1360</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAOUT0_DATA_M                                   0xFFFFFFFF</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afca81541a161f7c5c730aeeabd38acf1"> 1361</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAOUT0_DATA_S                                            0</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">// Register: CRYPTO_O_AESDATAIN0</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">// Field:  [31:0] DATA</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">// Data registers for input block data to the Crypto peripheral.</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">// These bits = AES Input Data[31:0]  of [127:0]</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">// For normal operations, this register is not used, since data input and</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">// output is transferred from and to the AES engine via DMA.</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">// For a Host write operation, these registers must be written with the 128-bit</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">// input block for the next AES operation. Writing at a word-aligned offset</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">// within this address range will store the word (4 bytes) of data into the</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">// corresponding position of 4-word deep (16 bytes = 128-bit AES block) data</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">// input buffer. This buffer is used for the next AES operation. If the last</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">// data block is not completely filled with valid data (see notes below), it is</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment">// allowed to write only the words with valid data. Next AES operation is</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">// triggered by writing to AESCTL.INPUT_RDY.</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">// Note: AES typically operates on 128 bits block multiple input data. The CTR,</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">// GCM and CCM modes form an exception. The last block of a CTR-mode message</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">// may contain less than 128 bits (refer to [NIST 800-38A]): 0 &lt; n &lt;= 128 bits.</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">// For GCM/CCM, the last block of both AAD and message data may contain less</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">// than 128 bits (refer to [NIST 800-38D]). The Crypto peripheral automatically</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">// pads or masks misaligned ending data blocks with zeroes for GCM, CCM and</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment">// CBC-MAC. For CTR mode, the remaining data in an unaligned data block is</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">// ignored.</span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa91ad9c2d7ce2d1d95fe6f05de935803"> 1393</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAIN0_DATA_W                                            32</span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a3e5c2bdfe6cc806a74f6ee2ad9625186"> 1394</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAIN0_DATA_M                                    0xFFFFFFFF</span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0fcc1ee8ae9ae2d0a27889dd7a061395"> 1395</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAIN0_DATA_S                                             0</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment">// Register: CRYPTO_O_AESDATAOUT1</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">// Field:  [31:0] DATA</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment">// Data registers for output block data from the Crypto peripheral.</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment">// These bits = AES Output Data[63:32] of [127:0]</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment">// For normal operations, this register is not used, since data input and</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment">// output is transferred from and to the AES engine via DMA.</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment">// For a Host read operation, these registers contain the 128-bit output block</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment">// from the latest AES operation. Reading from a word-aligned offset within</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">// this address range will read one word (4 bytes) of data out the 4-word deep</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">// (16 bytes = 128-bits AES block) data output buffer. The words (4 words, one</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment">// full block) should be read before the core will move the next block to the</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">// data output buffer. To empty the data output buffer, AESCTL.OUTPUT_RDY must</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment">// be written.</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment">// For the modes with authentication (CBC-MAC, GCM and CCM), the invalid</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">// (message) bytes/words can be written with any data.</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment">// Note: The AAD / authentication only data is not copied to the output buffer</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">// but only used for authentication.</span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af8544f09590b12320dc72e0015b3c28a"> 1422</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAOUT1_DATA_W                                           32</span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a8057172d7537f448d40ddc1191a3e0e5"> 1423</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAOUT1_DATA_M                                   0xFFFFFFFF</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a3592519db90bdfc4c573d9e7b3f0dfcb"> 1424</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAOUT1_DATA_S                                            0</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">// Register: CRYPTO_O_AESDATAIN1</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment">// Field:  [31:0] DATA</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">// Data registers for input block data to the Crypto peripheral.</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">// These bits = AES Input Data[63:32]  of [127:0]</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">// For normal operations, this register is not used, since data input and</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">// output is transferred from and to the AES engine via DMA.</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment">// For a Host write operation, these registers must be written with the 128-bit</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment">// input block for the next AES operation. Writing at a word-aligned offset</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment">// within this address range will store the word (4 bytes) of data into the</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment">// corresponding position of 4-word deep (16 bytes = 128-bit AES block) data</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">// input buffer. This buffer is used for the next AES operation. If the last</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment">// data block is not completely filled with valid data (see notes below), it is</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">// allowed to write only the words with valid data. Next AES operation is</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">// triggered by writing to AESCTL.INPUT_RDY.</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment">// Note: AES typically operates on 128 bits block multiple input data. The CTR,</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment">// GCM and CCM modes form an exception. The last block of a CTR-mode message</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">// may contain less than 128 bits (refer to [NIST 800-38A]): 0 &lt; n &lt;= 128 bits.</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">// For GCM/CCM, the last block of both AAD and message data may contain less</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">// than 128 bits (refer to [NIST 800-38D]). The Crypto peripheral automatically</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">// pads or masks misaligned ending data blocks with zeroes for GCM, CCM and</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">// CBC-MAC. For CTR mode, the remaining data in an unaligned data block is</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">// ignored.</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af826ce1ec51e101b22e4cb923b15578c"> 1456</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAIN1_DATA_W                                            32</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa656d3fe3884bc16815c811da43fd30c"> 1457</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAIN1_DATA_M                                    0xFFFFFFFF</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a66288d325ebff96da98b37312a29828a"> 1458</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAIN1_DATA_S                                             0</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment">// Register: CRYPTO_O_AESDATAOUT2</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">// Field:  [31:0] DATA</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment">// Data registers for output block data from the Crypto peripheral.</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">// These bits = AES Output Data[95:64] of [127:0]</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">// For normal operations, this register is not used, since data input and</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">// output is transferred from and to the AES engine via DMA.</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">// For a Host read operation, these registers contain the 128-bit output block</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">// from the latest AES operation. Reading from a word-aligned offset within</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">// this address range will read one word (4 bytes) of data out the 4-word deep</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">// (16 bytes = 128-bits AES block) data output buffer. The words (4 words, one</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">// full block) should be read before the core will move the next block to the</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">// data output buffer. To empty the data output buffer, AESCTL.OUTPUT_RDY must</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">// be written.</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">// For the modes with authentication (CBC-MAC, GCM and CCM), the invalid</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">// (message) bytes/words can be written with any data.</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">// Note: The AAD / authentication only data is not copied to the output buffer</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">// but only used for authentication.</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac20a7dff2f7178f41b537e873ee9e6a6"> 1485</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAOUT2_DATA_W                                           32</span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2e18dfafcc1fc9696fa4b04271478c92"> 1486</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAOUT2_DATA_M                                   0xFFFFFFFF</span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a933012621d8fa14a9f89e47099cdb8a2"> 1487</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAOUT2_DATA_S                                            0</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment">// Register: CRYPTO_O_AESDATAIN2</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment">// Field:  [31:0] DATA</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment">// Data registers for input block data to the Crypto peripheral.</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="comment">// These bits = AES Input Data[95:64]  of [127:0]</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment">// For normal operations, this register is not used, since data input and</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">// output is transferred from and to the AES engine via DMA.</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">// For a Host write operation, these registers must be written with the 128-bit</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment">// input block for the next AES operation. Writing at a word-aligned offset</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">// within this address range will store the word (4 bytes) of data into the</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">// corresponding position of 4-word deep (16 bytes = 128-bit AES block) data</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">// input buffer. This buffer is used for the next AES operation. If the last</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">// data block is not completely filled with valid data (see notes below), it is</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">// allowed to write only the words with valid data. Next AES operation is</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">// triggered by writing to AESCTL.INPUT_RDY.</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">// Note: AES typically operates on 128 bits block multiple input data. The CTR,</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">// GCM and CCM modes form an exception. The last block of a CTR-mode message</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment">// may contain less than 128 bits (refer to [NIST 800-38A]): 0 &lt; n &lt;= 128 bits.</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">// For GCM/CCM, the last block of both AAD and message data may contain less</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">// than 128 bits (refer to [NIST 800-38D]). The Crypto peripheral automatically</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">// pads or masks misaligned ending data blocks with zeroes for GCM, CCM and</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">// CBC-MAC. For CTR mode, the remaining data in an unaligned data block is</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">// ignored.</span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a69a6d2e690917b296a150ad8b53ba787"> 1519</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAIN2_DATA_W                                            32</span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a84aff2c0fbdd2c84c02f4757eba2b982"> 1520</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAIN2_DATA_M                                    0xFFFFFFFF</span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a39b146cbcdf7a012ec4588985db0760f"> 1521</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAIN2_DATA_S                                             0</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment">// Register: CRYPTO_O_AESDATAOUT3</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment">// Field:  [31:0] DATA</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">// Data registers for output block data from the Crypto peripheral.</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment">// These bits = AES Output Data[127:96] of [127:0]</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment">// For normal operations, this register is not used, since data input and</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment">// output is transferred from and to the AES engine via DMA.</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment">// For a Host read operation, these registers contain the 128-bit output block</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">// from the latest AES operation. Reading from a word-aligned offset within</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">// this address range will read one word (4 bytes) of data out the 4-word deep</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">// (16 bytes = 128-bits AES block) data output buffer. The words (4 words, one</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">// full block) should be read before the core will move the next block to the</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">// data output buffer. To empty the data output buffer, AESCTL.OUTPUT_RDY must</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">// be written.</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment">// For the modes with authentication (CBC-MAC, GCM and CCM), the invalid</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">// (message) bytes/words can be written with any data.</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment">// Note: The AAD / authentication only data is not copied to the output buffer</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment">// but only used for authentication.</span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5241f021d6aae535b50a709d0194968e"> 1548</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAOUT3_DATA_W                                           32</span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afc43095d033fc18b5d7b62f4cc772453"> 1549</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAOUT3_DATA_M                                   0xFFFFFFFF</span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aea73ecdd45d2ae3babcfd77838a59342"> 1550</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAOUT3_DATA_S                                            0</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">// Register: CRYPTO_O_AESDATAIN3</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">// Field:  [31:0] DATA</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">// Data registers for input block data to the Crypto peripheral.</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment">// These bits = AES Input Data[127:96] of [127:0]</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment">// For normal operations, this register is not used, since data input and</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment">// output is transferred from and to the AES engine via DMA.</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment">// For a Host write operation, these registers must be written with the 128-bit</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">// input block for the next AES operation. Writing at a word-aligned offset</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="comment">// within this address range will store the word (4 bytes) of data into the</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">// corresponding position of 4-word deep (16 bytes = 128-bit AES block) data</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">// input buffer. This buffer is used for the next AES operation. If the last</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">// data block is not completely filled with valid data (see notes below), it is</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">// allowed to write only the words with valid data. Next AES operation is</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">// triggered by writing to AESCTL.INPUT_RDY.</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment">// Note: AES typically operates on 128 bits block multiple input data. The CTR,</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment">// GCM and CCM modes form an exception. The last block of a CTR-mode message</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment">// may contain less than 128 bits (refer to [NIST 800-38A]): 0 &lt; n &lt;= 128 bits.</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">// For GCM/CCM, the last block of both AAD and message data may contain less</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">// than 128 bits (refer to [NIST 800-38D]). The Crypto peripheral automatically</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">// pads or masks misaligned ending data blocks with zeroes for GCM, CCM and</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">// CBC-MAC. For CTR mode, the remaining data in an unaligned data block is</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">// ignored.</span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a3ff46d543c1af1bbe07feb874be73709"> 1582</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAIN3_DATA_W                                            32</span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aed9de72ec52a1dcca889de600c1af1b8"> 1583</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAIN3_DATA_M                                    0xFFFFFFFF</span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a882767dd2bbbbf6fdd526a740cc0c9b2"> 1584</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESDATAIN3_DATA_S                                             0</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">// Register: CRYPTO_O_AESTAGOUT0</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">// Field:  [31:0] TAG</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">// This register contains the authentication TAG for the combined and</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">// authentication-only modes.</span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa3dd59277677dcd499d4fbc1d525e9ee"> 1595</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESTAGOUT0_TAG_W                                             32</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a379d910cdeced67393f86e4373a57ac8"> 1596</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESTAGOUT0_TAG_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a9517a305c6b4555fec4b988f16ec174a"> 1597</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESTAGOUT0_TAG_S                                              0</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">// Register: CRYPTO_O_AESTAGOUT1</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment">// Field:  [31:0] TAG</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">// This register contains the authentication TAG for the combined and</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="comment">// authentication-only modes.</span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a74f915db566b2536b21ab2596148108e"> 1608</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESTAGOUT1_TAG_W                                             32</span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a7126b78531cc455523ef0fd710174796"> 1609</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESTAGOUT1_TAG_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac69cbc2e750a31373de2077d015aac0b"> 1610</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESTAGOUT1_TAG_S                                              0</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment">// Register: CRYPTO_O_AESTAGOUT2</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">// Field:  [31:0] TAG</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">// This register contains the authentication TAG for the combined and</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment">// authentication-only modes.</span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a1652ceedd822c453bc9835dc34c3fde5"> 1621</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESTAGOUT2_TAG_W                                             32</span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae79a89bf38f35b59d03af06b10d73eff"> 1622</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESTAGOUT2_TAG_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a8d882fd74abda6c83d29594a52d6911b"> 1623</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESTAGOUT2_TAG_S                                              0</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">// Register: CRYPTO_O_AESTAGOUT3</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">// Field:  [31:0] TAG</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment">// This register contains the authentication TAG for the combined and</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">// authentication-only modes.</span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a512536dd8cc7c5807fef4d7e0f8a53c7"> 1634</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESTAGOUT3_TAG_W                                             32</span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a81560a1b6f3c38fc415c0085331275cd"> 1635</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESTAGOUT3_TAG_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a84194ab9e2d4cf34932e9514bafc3585"> 1636</a></span>&#160;<span class="preprocessor">#define CRYPTO_AESTAGOUT3_TAG_S                                              0</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment">// Register: CRYPTO_O_ALGSEL</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment">// Field:    [31] TAG</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment">// If this bit is cleared to 0, the DMA operation involves only data.</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">// If this bit is set, the DMA operation includes a TAG (Authentication Result</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">// / Digest).</span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a74d8b13793e2b99c3020103a6defe1ee"> 1648</a></span>&#160;<span class="preprocessor">#define CRYPTO_ALGSEL_TAG                                           0x80000000</span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#abea70e98135d59c8971da954a26a5f28"> 1649</a></span>&#160;<span class="preprocessor">#define CRYPTO_ALGSEL_TAG_BITN                                              31</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae6d45264c74b8be32c0aab4cde757736"> 1650</a></span>&#160;<span class="preprocessor">#define CRYPTO_ALGSEL_TAG_M                                         0x80000000</span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2697bdd29b9e74a1e90cfa221476f112"> 1651</a></span>&#160;<span class="preprocessor">#define CRYPTO_ALGSEL_TAG_S                                                 31</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment">// Field:     [1] AES</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">// If set to 1,  the AES data is loaded via DMA</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">// Both Read and Write maximum transfer size to DMA engine is set to 16 bytes</span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a63576343c3281b8df9291ea55fe58ac6"> 1657</a></span>&#160;<span class="preprocessor">#define CRYPTO_ALGSEL_AES                                           0x00000002</span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a16940d3829bb1d5053fb61808487a363"> 1658</a></span>&#160;<span class="preprocessor">#define CRYPTO_ALGSEL_AES_BITN                                               1</span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a1b34c9578f79178f5d60900a634413eb"> 1659</a></span>&#160;<span class="preprocessor">#define CRYPTO_ALGSEL_AES_M                                         0x00000002</span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a3b8d19270e7732532a6c995a59203051"> 1660</a></span>&#160;<span class="preprocessor">#define CRYPTO_ALGSEL_AES_S                                                  1</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment">// Field:     [0] KEY_STORE</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment">// If set to 1, selects the Key Store to be loaded via DMA.</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment">// The maximum transfer size to DMA engine is set to 32 bytes (however</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">// transfers of 16, 24 and 32 bytes are allowed)</span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa68c50da516d2147ddc60e04e5299d58"> 1667</a></span>&#160;<span class="preprocessor">#define CRYPTO_ALGSEL_KEY_STORE                                     0x00000001</span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5c1b568c202444d63784deb2228ba44a"> 1668</a></span>&#160;<span class="preprocessor">#define CRYPTO_ALGSEL_KEY_STORE_BITN                                         0</span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a49edf24979add4a0322d9206182529ea"> 1669</a></span>&#160;<span class="preprocessor">#define CRYPTO_ALGSEL_KEY_STORE_M                                   0x00000001</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a80c6c75621c2a13a0932f00e5d7b9a4b"> 1670</a></span>&#160;<span class="preprocessor">#define CRYPTO_ALGSEL_KEY_STORE_S                                            0</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">// Register: CRYPTO_O_DMAPROTCTL</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">// Field:     [0] EN</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">// Select AHB transfer protection control for DMA transfers using the key store</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment">// area as destination.</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment">// 0 : transfers use &#39;USER&#39; type access.</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">// 1 : transfers use &#39;PRIVILEGED&#39; type access.</span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a83ee498f410668609ee97ee8e25f13ab"> 1683</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAPROTCTL_EN                                        0x00000001</span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a08293ed56867604260d983bae6a1043e"> 1684</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAPROTCTL_EN_BITN                                            0</span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab744de14b35fc1db463cf579c5f255c0"> 1685</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAPROTCTL_EN_M                                      0x00000001</span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ad56087525923d9b5ceff130fdd37ea12"> 1686</a></span>&#160;<span class="preprocessor">#define CRYPTO_DMAPROTCTL_EN_S                                               0</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">// Register: CRYPTO_O_SWRESET</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">// Field:     [0] RESET</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">// If this bit is set to 1, the following modules are reset:</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">// - Master control internal state is reset. That includes interrupt, error</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">// status register and result available interrupt generation FSM.</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">// - Key store module state is reset. That includes clearing the Written Area</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">// flags; therefore the keys must be reloaded to the key store module.</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">// Writing 0 has no effect.</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment">// The bit is self cleared after executing the reset.</span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa85f26c350a95b8d8ebdfeb0fe4b9b5e"> 1702</a></span>&#160;<span class="preprocessor">#define CRYPTO_SWRESET_RESET                                        0x00000001</span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a51c339a375f86fab023fde5a93edd8e5"> 1703</a></span>&#160;<span class="preprocessor">#define CRYPTO_SWRESET_RESET_BITN                                            0</span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab8c490ac011ae2f5de5f135df5b78f8f"> 1704</a></span>&#160;<span class="preprocessor">#define CRYPTO_SWRESET_RESET_M                                      0x00000001</span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0cbac6276f797c263629e6bdb8815f50"> 1705</a></span>&#160;<span class="preprocessor">#define CRYPTO_SWRESET_RESET_S                                               0</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">// Register: CRYPTO_O_IRQTYPE</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment">// Field:     [0] IEN</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment">// Interrupt enable. This bit must be set to 1 to enable interrupts from the</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment">// Crypto peripheral.</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment">// 0 : All interrupts are disabled enabled.</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment">// 1 : All interrupts are enabled.</span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4040f36681f3e4ca5577cc3b783c8092"> 1718</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQTYPE_IEN                                          0x00000001</span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a037b7d9426d7ed0bd782ac26fb7bde39"> 1719</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQTYPE_IEN_BITN                                              0</span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2b0dca0f784b7086c70fd79fa8b46966"> 1720</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQTYPE_IEN_M                                        0x00000001</span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a84ab1f409b58e6b686884342440a1115"> 1721</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQTYPE_IEN_S                                                 0</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="comment">// Register: CRYPTO_O_IRQEN</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment">// Field:     [1] DMA_IN_DONE</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">// This bit enables IRQSTAT.DMA_IN_DONE as source for IRQ.</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a38aa90082c417fd445cdc1416ea9d79d"> 1731</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQEN_DMA_IN_DONE                                    0x00000002</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a383fea2631b4fa705c31a1788293338c"> 1732</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQEN_DMA_IN_DONE_BITN                                        1</span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0c6b52e5729651f434ecfe037cad4b03"> 1733</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQEN_DMA_IN_DONE_M                                  0x00000002</span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af6a7fd6c230f0fdfd34b38c4a9eed3ce"> 1734</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQEN_DMA_IN_DONE_S                                           1</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment">// Field:     [0] RESULT_AVAIL</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment">// This bit enables IRQSTAT.RESULT_AVAIL as source for IRQ.</span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a8703dac128eae08bae5fe39cdd16dfc6"> 1739</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQEN_RESULT_AVAIL                                   0x00000001</span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ad11bc0f00bd104ceed161cd4ca594ba2"> 1740</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQEN_RESULT_AVAIL_BITN                                       0</span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af32b93b1755498bef2d722f3c1ff0e89"> 1741</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQEN_RESULT_AVAIL_M                                 0x00000001</span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae143c75c2d94d3156cef4f13012f7b96"> 1742</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQEN_RESULT_AVAIL_S                                          0</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment">// Register: CRYPTO_O_IRQCLR</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment">// Field:    [31] DMA_BUS_ERR</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment">// If 1 is written to this bit, IRQSTAT.DMA_BUS_ERR is cleared.</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2418724201630bc77ae186dcb1e57c84"> 1752</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_DMA_BUS_ERR                                   0x80000000</span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aaf555030c65f5f4d6da6439e98c1f54e"> 1753</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_DMA_BUS_ERR_BITN                                      31</span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a796ab4e4e4e5400a7cfd1ca67ff605a5"> 1754</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_DMA_BUS_ERR_M                                 0x80000000</span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae54120e61254058620e37b134c6235e5"> 1755</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_DMA_BUS_ERR_S                                         31</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment">// Field:    [30] KEY_ST_WR_ERR</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment">// If 1 is written to this bit, IRQSTAT.KEY_ST_WR_ERR is cleared.</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ad868fed2508532235604f35c4ee17009"> 1760</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_KEY_ST_WR_ERR                                 0x40000000</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a09def4bc0a0af1f754b5640e90d98455"> 1761</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_KEY_ST_WR_ERR_BITN                                    30</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af7d7a9ff2a0ef2e1f36a595688c07f62"> 1762</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_KEY_ST_WR_ERR_M                               0x40000000</span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5cc7b2404b355ffa539c07bf86a5e13b"> 1763</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_KEY_ST_WR_ERR_S                                       30</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">// Field:    [29] KEY_ST_RD_ERR</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">// If 1 is written to this bit, IRQSTAT.KEY_ST_RD_ERR is cleared.</span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a9a4234ca0672a078a708d687027063b6"> 1768</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_KEY_ST_RD_ERR                                 0x20000000</span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a19ff518b26630c0cb12a22cc6b74aee0"> 1769</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_KEY_ST_RD_ERR_BITN                                    29</span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab0a23159cb2d28ea3aedaef43bc9a92c"> 1770</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_KEY_ST_RD_ERR_M                               0x20000000</span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ace3080f62fe249b3447597f22ebfd97d"> 1771</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_KEY_ST_RD_ERR_S                                       29</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment">// Field:     [1] DMA_IN_DONE</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment">// If 1 is written to this bit, IRQSTAT.DMA_IN_DONE is cleared.</span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a77095a2342e96cadfd0277f359c8ac57"> 1776</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_DMA_IN_DONE                                   0x00000002</span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#afffc21950ffcfaf2506ed45ecbdfb158"> 1777</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_DMA_IN_DONE_BITN                                       1</span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#acbdeec63a39c2a92c7ffc69535e122fd"> 1778</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_DMA_IN_DONE_M                                 0x00000002</span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5f72b290f1d3b52757d473b04ef36fbf"> 1779</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_DMA_IN_DONE_S                                          1</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">// Field:     [0] RESULT_AVAIL</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment">// If 1 is written to this bit, IRQSTAT.RESULT_AVAIL is cleared.</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2789a49a28977ed4b54e9f07befb9d0b"> 1784</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_RESULT_AVAIL                                  0x00000001</span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aa2a62690eb4f20e1b54b8725d22fdd38"> 1785</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_RESULT_AVAIL_BITN                                      0</span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5e5a43c94c9beed16626f9d5fb795483"> 1786</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_RESULT_AVAIL_M                                0x00000001</span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a31397f74457f45e15dd69de6949cc0b9"> 1787</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQCLR_RESULT_AVAIL_S                                         0</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment">// Register: CRYPTO_O_IRQSET</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">// Field:     [1] DMA_IN_DONE</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">// If 1 is written to this bit, IRQSTAT.DMA_IN_DONE is set.</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">// Writing 0 has no effect.</span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2df9e53eb7bf0148bc9dc8bedc674683"> 1798</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSET_DMA_IN_DONE                                   0x00000002</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ad7b473e310c1e8d9152393c2934949fd"> 1799</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSET_DMA_IN_DONE_BITN                                       1</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ab096e4be60cf2647ff364ddcb60a91aa"> 1800</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSET_DMA_IN_DONE_M                                 0x00000002</span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a90e3d38cb0901db7acaa88defe9b0daf"> 1801</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSET_DMA_IN_DONE_S                                          1</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">// Field:     [0] RESULT_AVAIL</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">// If 1 is written to this bit, IRQSTAT.RESULT_AVAIL is set.</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">// Writing 0 has no effect.</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aaf5a9dc83770c67c71ba211ecd98f9b8"> 1807</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSET_RESULT_AVAIL                                  0x00000001</span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a87bfa98ed3c0303d14e7a9258709b24d"> 1808</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSET_RESULT_AVAIL_BITN                                      0</span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5831eae38c6d39292e02e42ff416edc0"> 1809</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSET_RESULT_AVAIL_M                                0x00000001</span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a83965b45d3a7e265357e56ed568217f2"> 1810</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSET_RESULT_AVAIL_S                                         0</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment">// Register: CRYPTO_O_IRQSTAT</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment">// Field:    [31] DMA_BUS_ERR</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment">// This bit is set when a DMA bus error is detected during a DMA operation. The</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment">// value of this register is held until it is cleared via IRQCLR.DMA_BUS_ERR</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment">// Note: This error is asserted if an error is detected on the AHB master</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">// interface during a DMA operation.</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">// Note: This is not an interrupt source.</span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5250483676fcea075e428b491394f18b"> 1824</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_DMA_BUS_ERR                                  0x80000000</span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a36bc0a97e1a9a5d23bcfaf39e8252873"> 1825</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_DMA_BUS_ERR_BITN                                     31</span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a84d46a6d8bf7db518d8090d096c73423"> 1826</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_DMA_BUS_ERR_M                                0x80000000</span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a8b7b9d2279f10668fb0675131c05d399"> 1827</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_DMA_BUS_ERR_S                                        31</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment">// Field:    [30] KEY_ST_WR_ERR</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="comment">// This bit is set when a write error is detected during the DMA write</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">// operation to the key store memory. The value of this register is held until</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">// it is cleared via IRQCLR.KEY_ST_WR_ERR</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment">// Note: This error is asserted if a DMA operation does not cover a full key</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">// area or more areas are written than expected.</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment">// Note: This is not an interrupt source.</span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#acb1ebd1a81c1b7d94cc650a097daaefa"> 1837</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_KEY_ST_WR_ERR                                0x40000000</span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a22b37b24f66ca53de889949603dc5435"> 1838</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_KEY_ST_WR_ERR_BITN                                   30</span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a29e73b3e95155a46817cba2b97f355f1"> 1839</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_KEY_ST_WR_ERR_M                              0x40000000</span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a7f0f796b96c4efb7dbb820e346839c69"> 1840</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_KEY_ST_WR_ERR_S                                      30</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment">// Field:    [29] KEY_ST_RD_ERR</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">// This bit will be set when a read error is detected during the read of a key</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment">// from the key store, while copying it to the AES engine. The value of this</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">// register is held until it is cleared via IRQCLR.KEY_ST_RD_ERR.</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">// Note: This error is asserted if a key location is selected in the key store</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">// that is not available.</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment">// Note: This is not an interrupt source.</span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ad0db3985b012d2909d6efce0b152c27b"> 1850</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_KEY_ST_RD_ERR                                0x20000000</span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a2cea83a668b1868c078afb49018d4a16"> 1851</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_KEY_ST_RD_ERR_BITN                                   29</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aad584ce2bf3c906c3d2545d9afe911e1"> 1852</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_KEY_ST_RD_ERR_M                              0x20000000</span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#adc50001159df09897a8fdfc0bfcdb539"> 1853</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_KEY_ST_RD_ERR_S                                      29</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">// Field:     [1] DMA_IN_DONE</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">// This bit returns the status of DMA data in done interrupt.</span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae2053fb9c413decfae0339449e39484f"> 1858</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_DMA_IN_DONE                                  0x00000002</span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a011d5046fd0f3366d3f0fa525291a16c"> 1859</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_DMA_IN_DONE_BITN                                      1</span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a43e5fe6e0e358ddc9a38d826e7d112c4"> 1860</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_DMA_IN_DONE_M                                0x00000002</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a023b499c2321f7b54d2e454ee3a70696"> 1861</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_DMA_IN_DONE_S                                         1</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment">// Field:     [0] RESULT_AVAIL</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment">// This bit is set high when the Crypto peripheral has a result available.</span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ae18cc37062676a610078a95d5e1c72ef"> 1866</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_RESULT_AVAIL                                 0x00000001</span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a9b0bb67c05663bfb472959f3800b26bf"> 1867</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_RESULT_AVAIL_BITN                                     0</span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a3fbba45a4005ad961ff076951fc54f25"> 1868</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_RESULT_AVAIL_M                               0x00000001</span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#abe382034c921ba3654c95579559fa861"> 1869</a></span>&#160;<span class="preprocessor">#define CRYPTO_IRQSTAT_RESULT_AVAIL_S                                        0</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="comment">// Register: CRYPTO_O_HWVER</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment">// Field: [27:24] HW_MAJOR_VER</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment">// Major version number</span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a1405dcf7c6330c8011e61752daf0e276"> 1879</a></span>&#160;<span class="preprocessor">#define CRYPTO_HWVER_HW_MAJOR_VER_W                                          4</span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a02e600178330f48391a23b613e073545"> 1880</a></span>&#160;<span class="preprocessor">#define CRYPTO_HWVER_HW_MAJOR_VER_M                                 0x0F000000</span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ad99acc3fde4b1c75c700f07e6e0703d1"> 1881</a></span>&#160;<span class="preprocessor">#define CRYPTO_HWVER_HW_MAJOR_VER_S                                         24</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="comment">// Field: [23:20] HW_MINOR_VER</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment">// Minor version number</span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a81ffb64255481867d19fe5d8d7a8fd08"> 1886</a></span>&#160;<span class="preprocessor">#define CRYPTO_HWVER_HW_MINOR_VER_W                                          4</span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#af492dcf8db5feca53bded6e263cf429a"> 1887</a></span>&#160;<span class="preprocessor">#define CRYPTO_HWVER_HW_MINOR_VER_M                                 0x00F00000</span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5ec5fbe177c2816968f36947530c894b"> 1888</a></span>&#160;<span class="preprocessor">#define CRYPTO_HWVER_HW_MINOR_VER_S                                         20</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="comment">// Field: [19:16] HW_PATCH_LVL</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="comment">// Patch level, starts at 0 at first delivery of this version.</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a6d735790cb4d14efcd22d9e21f72f1e7"> 1893</a></span>&#160;<span class="preprocessor">#define CRYPTO_HWVER_HW_PATCH_LVL_W                                          4</span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#abd48ba13efe1ea3c2a55d00115279e26"> 1894</a></span>&#160;<span class="preprocessor">#define CRYPTO_HWVER_HW_PATCH_LVL_M                                 0x000F0000</span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#abf15e48df82694c397c421a969c9e92a"> 1895</a></span>&#160;<span class="preprocessor">#define CRYPTO_HWVER_HW_PATCH_LVL_S                                         16</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment">// Field:  [15:8] VER_NUM_COMPL</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment">// These bits simply contain the complement of VER_NUM (0x87), used by a driver</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment">// to ascertain that the Crypto peripheral register is indeed read.</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#aae9b7fc88e0df7b5bd10813faaab4e8e"> 1901</a></span>&#160;<span class="preprocessor">#define CRYPTO_HWVER_VER_NUM_COMPL_W                                         8</span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#ac60e70135097228a2b7faeac45403aaa"> 1902</a></span>&#160;<span class="preprocessor">#define CRYPTO_HWVER_VER_NUM_COMPL_M                                0x0000FF00</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a4bebb1059db7d92e87b69bb45cf488ab"> 1903</a></span>&#160;<span class="preprocessor">#define CRYPTO_HWVER_VER_NUM_COMPL_S                                         8</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="comment">// Field:   [7:0] VER_NUM</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">// The version number for the Crypto peripheral, this field contains the value</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment">// 120 (decimal) or 0x78.</span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0e6d767af27d2e6471299b0c6405eaab"> 1909</a></span>&#160;<span class="preprocessor">#define CRYPTO_HWVER_VER_NUM_W                                               8</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a0994f3a1ef5d631cb9921e86a469c357"> 1910</a></span>&#160;<span class="preprocessor">#define CRYPTO_HWVER_VER_NUM_M                                      0x000000FF</span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="hw__crypto_8h.html#a5adf0fe6402391bf1fbe27fb243ba068"> 1911</a></span>&#160;<span class="preprocessor">#define CRYPTO_HWVER_VER_NUM_S                                               0</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#endif // __CRYPTO__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:00 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
