// Generated by CIRCT 42e53322a
module alu_bit_select(	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:2:3
  input  [2:0] bsel,	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:2:32
  output [3:0] bs_out_high,	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:2:48
               bs_out_low	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:2:70
);

  wire _bsel_2;	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:22:11
  wire _bsel_1;	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:14:11
  wire _bsel_0;	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:9:10
  wire _GEN = ~_bsel_0 & ~_bsel_1;	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:4:10, :5:10, :6:10, :9:10, :14:11
  assign _bsel_0 = bsel[0];	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:9:10
  wire _GEN_0 = _bsel_0 & ~_bsel_1;	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:4:10, :9:10, :11:10, :14:11
  assign _bsel_1 = bsel[1];	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:14:11
  wire _GEN_1 = ~_bsel_0 & _bsel_1;	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:5:10, :9:10, :14:11, :16:11
  wire _GEN_2 = _bsel_0 & _bsel_1;	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:9:10, :14:11, :19:11
  assign _bsel_2 = bsel[2];	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:22:11
  assign bs_out_high =
    {_GEN_2 & _bsel_2, _GEN_1 & _bsel_2, _GEN_0 & _bsel_2, _GEN & _bsel_2};	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:6:10, :11:10, :16:11, :19:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :29:5
  assign bs_out_low =
    {_GEN_2 & ~_bsel_2, _GEN_1 & ~_bsel_2, _GEN_0 & ~_bsel_2, _GEN & ~_bsel_2};	// /tmp/tmp.VDbs2aFOpT/10132_N-GO_cores_AmstradCPC_common_az80_alu_bit_select.cleaned.mlir:6:10, :7:10, :8:10, :11:10, :13:10, :16:11, :18:11, :19:11, :21:11, :22:11, :28:11, :29:5
endmodule

